

Z-80 ASSEMBLER

DISK BLOCK ORGANIZATION

BLK NUM (Relative to Abase)	BLK NUM (currently)	DESCRIPTION
0	12	Register definitions
1	13	Special functions (including logical AND, OR)
2	14	8080 OP Codes
3	15	8080 OP Codes
4	16	Z-80 OP Codes ALA Rust
5	17	Z-80 OP Codes ALA TDL
6	18	Z-80 OP Codes ALA TDL
7	19	Z-80 OP Codes ALA TDL
8	20	Z-80 OP Codes ALA Rust
→ 9	21	Load List (Load this to get assembler)
	23	Test instructions set TEST0
	24	See Also TDL listings TEST1
	25	TEST2
	26	TEST3

$\langle 8 \text{ bit reg} \rangle = A, B, C, D, E, H, L, M$

(M is memory address pointed to by HL)

$\langle \text{from reg 8} \rangle = 8 \text{ bit reg}$

$\langle \text{to reg 8} \rangle = 8 \text{ bit reg}$

$\langle 16 \text{ bit registers} \rangle = BC, DE, HL, SP, X, Y$
referred to as:

B, D, H, SP, X, Y

$\langle \text{prog status word} \rangle = PSW$

$\langle \text{index reg} \rangle = X, Y$

$\langle \text{disp} \rangle = 8 \text{ bit value - displacement}$

$\langle nn \rangle = 16 \text{ bit value}$

$\langle n \rangle = 8 \text{ bit value}$

$\langle B \text{ or } D \rangle = \text{reg pair BC or DE}$

$\langle B, D, H, SP \rangle = \text{reg pair BC, DE, HL, or SP}$

$\langle B, D, H, PSW \rangle = \text{reg pair BC, DE, HL, or program status word}$

$\langle B, D, SP, X \rangle = \text{reg pair DC, DE, SP, or X}$

$\langle B, D, SP, Y \rangle = \text{reg pair BC, DE, SP, or Y}$

$\langle \text{bit num} \rangle = \text{a bit position in an 8 bit byte, where the bits are numbered from right to left 0 to 7}$

OP CODE FORMATS FOR TERSE ASSEMBLY

<u>TERSE</u>		<u>TDL</u>	
⟨from reg 8⟩	⟨to reg 8⟩	MOV,	MOV r,r
⟨disp⟩	⟨index reg⟩	⟨8 bit reg⟩ LDX,	MOV r,d (ii)
⟨8 bit reg⟩	⟨disp⟩	⟨index reg⟩ STX,	MOV d (ii),r
⟨n⟩	⟨8 bit reg⟩	MVI,	MVI r,n
⟨n⟩	⟨disp⟩	⟨index reg⟩ MVIX,	MVI d (ii),r
⟨nn⟩		LDA,	LDA nn
⟨nn⟩		STA,	STA nn
⟨B or D⟩		LDAX,	LDAX ZZ
⟨B or D⟩		STAX,	STAX ZZ
		LDAI,	LDAI
		LDAR,	LDAR
		STAI	STAI
		STAR	STAR

<u>TERSE</u>		<u>TDL</u>	
<nn>	<B,D,H,SP>	LXI,	LXI rr,nn
<nn>	<index reg>	LXIX,	LXI ii,nn
<nn>		LBCD,	LBCD nn
<nn>		LDED,	LDED nn
<nn>		LHLD,	LHLD nn
<nn>		LIXD,	LIXD nn
<nn>		LIYD,	LIYD nn
<nn>		LSPD,	LSPD nn
<nn>		SBCD,	SBCD nn
<nn>		SDED,	SDED nn
<nn>		SHLD,	SHLD nn
<nn>		SIXD,	SIXD nn
<nn>		SSPD,	SSPD nn
<nn>		SIYD,	SIYD nn

TERSE

⟨B,D,H,PSW⟩
⟨index reg⟩
⟨B,D,H,PSW⟩
⟨index reg⟩

TDL

SPHL,	SPHL
SPIX,	SPIX
SPIY,	SPIY
PUSH,	PUSH qq
PUSHX,	PUSH ii
POP,	POP qq
POPX,	POP ii

TERSETDL

XCHG,	XCHG
EXAF,	EXAF
EXX,	EXX
XTHL,	XTHL
XTIX	XTIX
XTIY,	XTIY
LDI,	LDI
LDIR,	LDIR
LDD,	LDD
LDDR,	LDDR
CCI,	CCI
CCIR,	CCIR
CCD,	CCD
CCDR,	CCDR

	<u>TERSE</u>	<u>TDL</u>
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ ADD, $\langle \text{index reg} \rangle$ ADDX, $\langle n \rangle$ ADI,	ADD r ADD d (ii) ADI n
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ ADC, $\langle \text{index reg} \rangle$ ADCX, $\langle n \rangle$ ACI,	ADC r ADC d (ii) ACI n
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ SUB, $\langle \text{index reg} \rangle$ SUBX, $\langle n \rangle$ SUI,	SUB r SUB d (ii) SUI n
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ SBB, $\langle \text{index reg} \rangle$ SBBX, $\langle n \rangle$ SBI,	SBB r SBB d (ii) SBI n
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ ANA, $\langle \text{index reg} \rangle$ ANAX, $\langle n \rangle$ ANI,	ANA r ANA d (ii) ANI n
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ ORA, $\langle \text{index reg} \rangle$ ORAX, $\langle n \rangle$ ORI,	ORA r ORA d (ii) ORI n
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ XRA, $\langle \text{index reg} \rangle$ XRAX, $\langle n \rangle$ XRI,	XRA r XRA d (ii) XRI n
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ CMP, $\langle \text{index reg} \rangle$ CMPX, $\langle n \rangle$ CPI,	CMP r CMP d (ii) CPI n

<u>TERSE</u>		<u>TDL</u>	
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ $\langle \text{index reg} \rangle$	INR, INRX,	INR r INR d (ii)
$\langle \text{disp} \rangle$	$\langle 8 \text{ bit reg} \rangle$ $\langle \text{index reg} \rangle$	DCR, DCRX,	DCR r DCR d (ii)

TERSETDL

DAA,	DAA
CMA,	CMA
NEG,	NEG
CMC,	CMC
STC,	STC
NOP,	NOP
HLT,	HLT
DI,	DI
EI,	EI
IMO,	IMO
IM1,	IM1
IM2,	IM2

TERSE

⟨B,D,H,SP⟩
⟨B,D,H,SP⟩
⟨B,D,H,SP⟩
⟨B,D,X,SP⟩
⟨B,D,Y,SP⟩
⟨B,D,H,SP⟩
⟨index reg⟩
⟨B,D,H,SP⟩
⟨index reg⟩

TDL

DAD,	DAD	rr
DADC,	DADC	rr
DSBC	DSBC	rr
DADX,	DADX	tt
DADY,	DADY	uu
INX,	INX	rr
INXX,	INX	ii
DCX,	DCX	rr
DCXX,	DCX	ii

TERSE

RLC,
RAL,
RRC,
RAR,

TDL

RLC
RAL
RRC
RAR

	<u>TERSE</u>	<u>TDL</u>
⟨disp⟩	⟨8 bit reg⟩ RLCR, ⟨index reg⟩ RLCX,	RLCR r RLCR ii
⟨disp⟩	⟨8 bit reg⟩ RALR, ⟨index reg⟩ RALX,	RALR r RALR ii
⟨disp⟩	⟨8 bit reg⟩ RRCR, ⟨index reg⟩ RRCX,	RRCR r RRCR ii
⟨disp⟩	⟨8 bit reg⟩ RARR, ⟨index reg⟩ RARX,	RARR r RARR ii
⟨disp⟩	⟨8 bit reg⟩ SLAR, ⟨index reg⟩ SLAX,	SLAR r SLAR ii
⟨disp⟩	⟨8 bit reg⟩ SRAR, ⟨index reg⟩ SRAX,	SRAR r SRAR ii
⟨disp⟩	⟨8 bit reg⟩ SRLR, ⟨index reg⟩ SRLX,	SRLR r SRLR ii
		RLD, RRD,

TERSETDL

$\langle \text{bit num} \rangle$	$\langle 8 \text{ bit reg} \rangle$	BIT,	BIT	b,r
$\langle \text{bit num} \rangle$	$\langle \text{disp} \rangle$	$\langle \text{index reg} \rangle$ BITX,	BIT	b,d (ii)
$\langle \text{bit num} \rangle$	$\langle 8 \text{ bit reg} \rangle$	SET,	SET	b,r
$\langle \text{bit num} \rangle$	$\langle \text{disp} \rangle$	$\langle \text{index reg} \rangle$ SETX,	SET	b,d (ii)
$\langle \text{bit num} \rangle$	$\langle 8 \text{ bit reg} \rangle$	RES,	RES	b,r
$\langle \text{bit num} \rangle$	$\langle \text{disp} \rangle$	$\langle \text{index reg} \rangle$ RESX,	RES	b,d (ii)

<u>TERSE</u>	<u>TDL</u>	
<nn>	JMP,	JMP nn
<nn>	JZ,	JZ nn
<nn>	JNZ,	JNZ nn
<nn>	JC,	JC nn
<nn>	JNC,	JNC nn
<nn>	JPO,	JPO nn
<nn>	JPE,	JPE nn
<nn>	JP,	JP nn
<nn>	JM,	JM nn
<n>	JMPR,	JMPR nn
<n>	JRZ,	JRZ nn
<n>	JRNZ	JRNZ nn
<n>	JRC,	JRC nn
<n>	JRNC,	JRNC nn
<n>	DJNZ,	DJNZ nn
	PCHL,	PCHL
	PCIX,	PCIX
	PCIY,	PCIY

TERSETDL

<code><nn></code>	CALL,	CALL	nn
<code><nn></code>	CZ,	CZ	nn
<code><nn></code>	CNZ,	CNZ	nn
<code><nn></code>	CC,	CC	nn
<code><nn></code>	CNC,	CNC	nn
<code><nn></code>	CPO,	CPO	nn
<code><nn></code>	CPE,	CPE	nn
<code><nn></code>	CP,	CP	nn
<code><nn></code>	CM,	CM	nn
	RET,	RET	
	RZ,	RZ	
	RNZ,	RNZ	
	RC,	RC	
	RNC,	RNC	
	RPO,	RPO	
	RPE,	RPE	
	RP,	RP	
	RM,	RM	
	RETI,	RETI	
	RETN,	RETN	
<code><n></code>	RST,	RST	n

TERSE<n>

<8 bit reg>

TDL

IN,	IN	n
INP,	INP	r
INI,	INI	
INIR,	INIR	
IND,	IND	
INDR,	INDR	

OUT,	OUT	n
OUTP,	OUTP	r
OUTI,	OUTI	
OUTIR,	OUTIR	
OUTD,	OUTD	
OUTDR,	OUTDR	