

TECHNICAL MANUAL
Volume 2

PBC 1002 Revision 1

RAYTHEON 250

RAYTHEON COMPUTER

(formerly Packard Bell Computer)

RAYTHEON

TECHNICAL MANUAL

Volume 2

PBC 1002 Revision 1



Packard Bell Computer

A SUBSIDIARY OF PACKARD BELL ELECTRONICS
1905 ARMACOST AVENUE • LOS ANGELES 25, CALIFORNIA

March 16, 1962

NOTICE

This document involves confidential PROPRIETARY information of Packard Bell Computer Corporation and all design, manufacturing, reproductions, use, and sale rights regarding the same are expressly reserved. It is submitted under a confidential relationship for a specified purpose, and the recipient, by accepting this document assumes custody and control and agrees that (a) this document will not be copied or reproduced in whole or in part, nor its contents revealed in any manner or to any person except to meet the purpose for which it was delivered, and (b) any special features peculiar to this design will not be incorporated in other projects.

When this document is not further required for the specific purposes for which it was submitted, the recipient agrees to return it.

PREFACE

This manual is provided for the use of technical personnel engaged in PB250 Computer installation, operation, checkout, and maintenance. It is assumed that such technical personnel are familiar with basic computer technology.

CONTENTS

	Page
Preface	
I. Description	1-1
A. General	1-1
B. Controls and Indicators	1-1
II. Installation	2-1
A. General	2-1
B. Installation Requirements	2-1
C. Precautions	2-6
III. Operation	3-1
A. General	3-1
B. Operating Procedure	3-1
IV. Maintenance and Troubleshooting	4-1
A. General	4-1
B. Marginal Checking	4-1
C. PROBE I Diagnostic Routine	4-3
D. Bootstrap Diagnostic Routines	4-42
E. Troubleshooting	4-64
F. Adjustment of Magnetostrictive Delay Lines	4-73
G. Test Point Functions	4-76
H. SA-100 Sinewave Amplifier	4-82

CONTENTS (Continued)

	Page
V. Parts List	5-1
VI. Logic Diagrams	6-1
VII. Engineering Drawings	7-1

FIGURES

		Page
1-1	PB250 Computer (Rack and Desk Mounted)	viii
1-2	PB250 Control Panel	1-2
1-3	PB250 Power Supply, Control Panel	1-2
1-4	Flexowriter Keyboard	1-7
2-1	PB250 Computer Space Requirements	2-3
4-1	PROBE I Diagnostic Routine (Flow Diagram)	4-34
4-2	Serial Binary Flexowriter Format (Bootstrap Diagnostic Routines)	4-63
4-3	Troubleshooting Sequence (Block Diagram)	4-65
4-4	Clocks and Pulse Counter Waveforms	4-68
4-5	Adjustment of Read Amplifier	4-73
4-6	Read Amplifier Gain Adjustment (Waveform)	4-74
4-7	Delay Line Adjustment	4-75
4-8	Test Points	4-77
4-9	Oscilloscope Format	4-81
4-10	SA-100 Sinewave Amplifier Schematic	4-83
4-11	SA-100 Clock Distribution	4-84
4-12	SA-100 Printed Wiring Assembly	4-86
5-1	PB250 Assembly	5-5
7-1	CD-100 Schematic	7-2
7-2	DG-100 Schematic	7-3
7-3	DG-101 Schematic	7-4

FIGURES (Continued)

	Page
7-4 DG-102 Schematic	7-5
7-5 EF-100 Schematic	7-6
7-6 EF-101 Schematic	7-7
7-7 FC-100 Schematic	7-8
7-8 GD-100 Schematic	7-9
7-9 MSR-1 Schematic	7-10
7-10 MSR-2 Schematic	7-11
7-11 TD-100 Schematic	7-12
7-12 TF-100 Schematic	7-13
7-13 XCG-101 Schematic	7-14
7-14 PB250 Module Location Diagram	7-15
7-15 PB250 DC Power Wiring Installation Drawing	7-17
7-16 PB250 Component Installation Drawing	7-19
7-17 PB250 Connector Location Diagram	7-20
7-18 PB250 AC Power Schematic	7-21
7-19 Indicators Schematic	7-22

TABLES

		Page
1-1	PB250 Controls and Indicators	1-3
1-2	PS-7 Power Supply Controls and Indicators	1-5
1-3	Flexowriter Controls and Indicators	1-8
4-1	PROBE I Diagnostic Routine	4-4
4-2	PROBE I Diagnostic Routine, Program Listing	4-14
4-3	Abbreviation Used in PROBE I Flow Diagram	4-33
4-4	Command List of Operations and Codes	4-43
4-5	Test Point Functions	4-76
4-6	SA-100 Specifications	4-85
5-1	PB250 Computer Assembly Parts List	5-2
6-1	Module Locations in Logic Diagrams	6-2
7-1	Engineering Drawings	7-1




Figure 1-1. PB250 Computer Rack and Desk Mounted

I. DESCRIPTION

A. GENERAL (Figure 1-1)

This publication comprises operating and maintenance instructions for the PB250 Computer manufactured by Packard Bell Computer, Los Angeles, California.

Detailed description and applicable leading particulars are contained in Volume I of this manual.

B. CONTROLS AND INDICATORS

The controls and indicators on the front panel of the PB250 are shown in Figure 1-2 and the applicable functions are described in Table 1-1. The controls and indicators on the front panel of the PS-7 Power Supply are shown in Figure 1-3 and the applicable functions are described in Table 1-2. The Flexowriter manual controls and indicators are shown in Figure 1-4 and the applicable functions are described in Table 1-3. For further information on the Flexowriter switches and keys refer to the vendor's manual, shipped with the Flexowriter.




Figure 1-2. PB250 Control Panel




Figure 1-3. PB250 Power Supply Control Panel

Table 1-1. (Sheet 1 of 2)
PB250 CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
OPERATION	Green	Within certain limitations, these six indicators specify which op code has been executed, i. e. ADD (command 14 in octal), LOAD A (command 05 in octal) etc. Using a light on to indicate 1 and a light off to indicate 0, the pattern 001100 represents the command ADD in binary format.
OPERAND	Green	These five indicators specify the line number portion of the address.
COMMAND	Green	These three indicators specify from which command line the commands are being executed.
O'FLOW	Green	This indicator is on when an overflow has occurred.
PARITY	Green	This indicator is on when a parity check error is present, or a halt occurs.

Table 1-1. (Sheet 2 of 2)
PB250 CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
FILL		This switch is used to load the bootstrap routine. When this switch is in the ON position, it sets up certain conditions which command the computer to read and store the bootstrap information into memory line one.
TEST 1		This switch is used in marginal testing of the computer circuitry (see Section IV).
TEST 2		This switch is also used in marginal testing of the computer circuitry (see Section IV).
POWER	White	This backlighted indicator switch is used to apply power to the computer, and remains lit as long as power is applied to the computer.

Table 1-2. (Sheet 1 of 2)

PS-7 POWER SUPPLY CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
Power Switch		This toggle switch is used to apply ac power to the computer POWER switch.
Indicating Lamp	Amber	The indicating lamp is lit when the PS-7 power switch is in the ON position.
Circuit Breaker Switches		The four magnetic circuit breaker switches provide circuit protection against overload of voltage supplies within the PS-7.
Output Voltage Meter		This meter is used in conjunction with the Voltage Selection Switch to check indicated voltages. The meter also is used in calibration of the +6 and -12-volt dc output voltages. When these voltages have been correctly adjusted, the needle will be in NOMINAL position. Other indications are plus or minus percentages of the nominal output voltage.

Table 1-2. (Sheet 2 of 2)

PS-7 POWER SUPPLY CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
Voltage Selection Switch		This four-position rotary switch allows selection of a particular voltage as shown on the switch.
12 V ADJUST 6 V ADJUST		These potentiometers are used to adjust the +6 or -12-volt output voltages to the required reading on the Output Voltage Meter.*

*For correct adjustment procedures, refer to Section II of PS-7G Power Supply Technical Manual PBC 3006.




Figure 1-4. Flexowriter Keyboard

Table 1-3. (Sheet 1 of 2)

FLEXOWRITER CONTROLS AND INDICATORS

Control or Indicator	Color	Function and/or Indication
ENABLE Switch		This switch is used to interrupt the PB250 computation process, and condition for use switches and keys of the Flexowriter.
BREAKPOINT Switch		This switch causes signals to be sent to the PB250 which may be tested by TES (Transfer on External Signal) command, and together with the ENABLE switch in down position will clear the parity flip-flop (PARITY indicator light lit, see Figure 1-2).
"I" Key		When the "I" key is operated with the ENABLE switch in down position, the PB250 will be set to execute the command in memory location 00001.
"C" Key		When the "C" key is operated with the ENABLE switch in down position, the PB250 will read and execute the next desired command,

Table 1-3. (Sheet 2 of 2)
FLEXOWRITER CONTROLS AND INDICATORS

Control or Indicator	Color	
"C" Key (Continued)		and then halt. The "C" key is referred to as the "single-cycle key."
Indicating Light	White	When the indicating light is lit, it indicates that the PB250 is ready to receive information.

B-1. ELAPSED TIME INDICATOR

The five digit elapsed time indicator is mounted above the computer master circuit breaker on the spine inside the computer. The indicator employs a synchronous motor for 50-60 cycles per second operation, and accuracy of the unit is determined by the regulation of the line frequency. Power consumption of this unit is approximately 3 watts at 115-volts ac and it will operate reliably within a voltage variation of $\pm 10\%$. Temperature rise of the motor is less than 45°C at rated voltage and frequency; tolerance on the reading, at 50-60 cycles per second, is ± 1 digit.

B-2. MASTER CIRCUIT BREAKER

The computer master circuit breaker is mounted below the elapsed time indicator on the spine inside the computer. The single pole circuit breaker has an electrical rating of 125-volts ac, 60 cycles per second, 0.020 amp to 50 amps. Circuit interruption may occur at 1% but must occur at 25% over the rated load.

II. INSTALLATION

A. GENERAL

This section of the manual covers the basic considerations pertinent to installation procedures for the PB250 Computer or computer system. The initial installation of the PB250 Computer is made by a customer service representative of Packard Bell Computer Corporation.

B. INSTALLATION REQUIREMENTS

The following paragraphs discuss the preinstallation, installation, and preoperational requirements for the PB250 Computer.

B-1. SPACE

The PB250 Computer has been constructed to occupy a minimum space, whether table or rack mounted. Figure 2-1 shows the typical space requirements of the PB250R. Both equipments require identical extension areas, but differ in height requirements.

Prior to the installation of computer or computer system, consideration must be given to the space required for storage of tapes, spare parts, tools, test equipment, and other miscellaneous equipment.

B-2. PREINSTALLATION

Before a decision is made on the precise location of the PB250 in the selected area, the following points should be observed.

- a) Ensure that computer programmer will have unobstructed view of the PB250 Computer and Flexowriter, and other associated equipment, from a given position.
- b) Ensure the existence of ample good lighting in the data processing area.
- c) Ensure isolation of the PB250 Computer from noisy machinery of manufacturing areas. Noise may distract the computer programmer and lead to possible errors.
- d) Ensure that the data processing area is restricted to authorized, qualified personnel. Ideal facilities are such that the computer programmer may work while completely free of any interruption or diverting influence.

B-3. TEST AND MAINTENANCE EQUIPMENT

In addition to the requirements contained in paragraph B-1, consideration must be given to the space required for test and maintenance equipment.

The following equipment is recommended for proper test and maintenance of the PB250 Computer.

- a) Oscilloscope. Tektronix Type 545A with 53C and CA Plug-In Units.
- b) Module Tester. Packard Bell, Type MT-I, for testing all modules and delay lines.
- c) Work Bench. To facilitate working on modules or units.
- d) Electrical Outlets. A sufficient number for connection of test equipment and soldering irons.




Figure 2-1. PB250 Computer Space Requirements

- e) Filing System. The initiation of a filing system will greatly assist the recording of modifications, changes or malfunctions of equipment. Reference to this record may help to establish a failure rate of the computer or computer system and provide data useful in troubleshooting.

Up-to-date schematics of the equipment should be readily available in the immediate vicinity of the computer. A system may be established in the field service group to cover modifications and changes which can be helpful to other field service engineers. A documentary paper detailing the latest changes should be published periodically and made available to all personnel concerned with the equipment.

B-4. ENVIRONMENT

For proper PB250 Computer operation, the ambient temperature in the data processing area must be between the limits 41[°]F and 113[°]F (5[°]C and 45[°]C). Most data processing areas are air-conditioned to maintain a stable temperature for the equipment.

B-5. POWER

Operating power for the PB250 Computer is a 115-volt, 60-cycle, single-phase input which should be free of transients and have reasonably good regulation. The computer operates satisfactorily between the parameters with line voltage variations between 100-volts ac and 125-volts ac (115-volts ac optimum) and under normal conditions, draws approximately 110 watts.

B-6. CABLING

Installation of the cables from the PB250 Computer and the Flexo-writer has been simplified by keying of the connectors. The cables consist of one input, one output, and two ac line cords. During installation of the

computer or computer system, it is preferable that interconnecting cables be run in channels beneath the floor level. This method ensures a neat system layout and eliminates possible hazards to personnel.

C. PRECAUTIONS

The following precautions must be observed when installing or operating the PB250 Computer.

- 1) If the unit is to be uncrated by other than a Packard Bell Computer representative, caution must be exercised when removing the base of the shipping crate. The large Phillips-head bolts must be removed one at a time and similarly replaced by the bolts supplied in the attached plastic bag. The one-by-one sequence is important because these bolts support the power supply.
- 2) Do not attempt to remove the balance weight from the base of the PB250R (rack-mounted) computer unless the computer has been securely bolted down.
- 3) Use caution in extending the PB250R Computer or Flexowriter from the rack frame.
- 4) Do not attempt to unlatch or open the sides of the computer until the unit has been fully extended.
- 5) Do not attempt to move the computer until the sides are closed and the front handles latched.

III. OPERATION

A. GENERAL

The PB250 Computer is designed to function efficiently as a systems component to connect directly with various items of peripheral equipment. These devices are fully described in Packard Bell Computer Technical Manuals as listed below.

1)	MTU-1	Magnetic Tape Unit	PBC 1014
2)	MTC-1	Magnetic Tape Control Unit	PBC 1015
3)	HSB-N	High-Speed Buffer Register	PBC 1007
4)	HSR-1	High-Speed Reader	PBC 1010
5)	HSP-1	High-Speed Punch	PBC 1009
6)	MX-1	Memory Extension	PBC 1011
7)	PS-7G	Power Supply	PBC 3006
8)	PS-8	Power Supply	PBC 1013
9)		Flexowriter	PBC 1016
10)		Interface	PBC 1005

B. OPERATING PROCEDURE

The sequential operating procedure for the PB250 Computer is as follows:

- 1) Preoperational Setup
- 2) Operational Procedures

B-1. PREOPERATIONAL SETUP

The following procedures are to be followed for preoperational setup:

- 1) Make certain that cabling between computer and Flexowriter are properly secured.
- 2) Check that all switches on computer and Flexowriter are off or in normal position.
- 3) Check that ac cables from computer and Flexowriter are connected to proper external source of 115-volt ac power.
- 4) Open computer and set circuit breaker switch to ON position. (Breaker switch is located on spine of computer.)
- 5) On front panel of power supply set all breaker switches to ON.
- 6) On front panel of power supply turn power switch to ON.
- 7) On computer front panel press POWER switch to ON. After pushbutton release make certain that switch remains back-lighted.
- 8) On Flexowriter set POWER switch to ON.

B-2. OPERATIONAL PROCEDURES

The following step-by-step procedures are followed, a) check the Flexowriter, and b) load the computer, and c) check computer operation.

- 1) On Flexowriter insert bootstrap tape into reader mechanism.
- 2) On front panel of computer set FILL switch to ON.
- 3) On Flexowriter press ENABLE switch, then press and release BREAKPOINT switch. (BREAKPOINT switch will reset parity flip-flop.) The computer begins to read tape. The computer will stop after the first stop code has been read.

- 4) When tape stops turn FILL switch to OFF.
- 5) To start computer operation under computer control, press ENABLE switch on Flexowriter to down position.
- 6) On Flexowriter strike "I" key.
- 7) On Flexowriter press BREAKPOINT switch to down position.
- 8) On Flexowriter release BREAKPOINT switch.
- 9) On Flexowriter release ENABLE switch. Computer operation will begin.

IV. MAINTENANCE AND TROUBLESHOOTING

A. GENERAL

The PB250 Computer is designed to function with a comparatively trouble-free life and the necessary maintenance is at a minimum. However, the computer should be regularly tested under marginal conditions. If the computer fails to meet these marginal requirements, the probable cause may be a weak module card.

The following paragraphs are intended as a guide in performing marginal checks on the ability of the computer memory and of all the commands to function properly under marginal conditions.

B. MARGINAL CHECKING

To find the margin of safety between the condition of a system and the point of failure, use is made of marginal checking. In the PB250, this procedure is normally followed in routine maintenance to locate deteriorating components before they cause system failure, although in many instances, routine marginal checking may not be necessary due to the comparatively long life of modern transistors. Marginal checking of the PB250 is accomplished by use of:

- 1) PROBE I Diagnostic Routine.
- 2) TEST 1 and TEST 2 switches on the computer control panel (Figure 1-2).

- 3) Varying the +6 and -12 voltage levels on the PS-7 Power Supply between $\pm 5\%$ limits (Figure 1-3).

B-1. CHECKING PROCEDURE

The marginal checking procedural steps are as follows:

- a) Load and start operation of PROBE I (see paragraph C, below).
- b) Set TEST 1 switch to ON position.
- c) Wait two minutes then set TEST 1 switch to OFF position. If failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.
- d) Set TEST 2 switch to ON position.
- e) Wait two minutes then set TEST 2 switch to OFF position. If failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.

NOTE

Both TEST switches must not be in ON position at the same time or an illegal indication may result.

- f) Set Voltage Selector switch to 6.
- g) Allow PROBE I to run, and decrease the +6-volt supply by 5% by means of the adjustable control on the power supply front panel (Figure 1-3). Adjust meter indication to NOMINAL, if no failure is apparent, proceed to step h. If failure exists

the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.

- h) Allow PROBE I to run, and increase +6-volts by 5% as explained in step g. Adjust meter indication to NOMINAL, if failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.
- i) Set Voltage Selector switch to 12.
- j) Allow PROBE I to run, and rotate voltage selection switch on the power supply front panel to 12. Decrease -12-volts by 5% as explained in step g. Adjust meter indication to NOMINAL, if no failure is apparent, proceed to step k. If failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.
- k) Allow PROBE I to run, and increase -12-volts by 5% as explained in step g. Adjust meter indication to NOMINAL, if failure exists the diagnostic routine type-out will indicate where the marginal command or commands are located. Refer to Bootstrap Diagnostic Routines to check commands and identify marginal components.

C. PROBE I DIAGNOSTIC ROUTINE

A description of the PROBE I diagnostic routine is provided in Table 4-1, followed by the program listing in Table 4-2 and the flow diagrams in Figure 4-1.

Table 4-1. (Sheet 1 of 10)

PROBE I DIAGNOSTIC ROUTINE

Purpose:	To test the read-write circuitry of the PB250 memory under operator control. To check all commands in the PB250 under marginal operation. To check the punching and reading phases of the Flexo-writer. In addition, the program may link test routines for various peripheral equipments by changing one of the commands (see Use).
Restrictions:	Lines 00 through 07 must be in the machine. Line 00 must be a medium line. If more than minimal operation is desired, an external switch bank must be connected to the computer.
Storage:	All sectors of lines 02 and 03 are used by the program. Sectors 000 through 051, and sector 377 of line 01 are used by the bootstrap loader. The contents of these sectors may be destroyed once the program is loaded. All line 00 sectors are used for temporary storage.
Timing:	When checking memory, the program requires approximately three seconds to write and read one line (optimized). When checking commands, the program requires about one second to test all commands in one line.

Table 4-1. (Sheet 2 of 10)

PROBE I DIAGNOSTIC ROUTINE

Timing: (Continued)	When checking the punch-read phase of the Flexowriter, the program proceeds at the Flexowriter speed of 15 characters per second.
------------------------	---

Use:	1. <u>Loading</u>
------	-------------------

Two tapes are available; one has its own bootstrap loader, and the other may be loaded by the Octal Utility Package. Total time required to load the program is (depending on the tape used) 3-1/2 - 4 minutes.

a. Bootstrap Loading

This tape may be loaded by bootstrap control through conventional use of the FILL switch on the console. Upon completion of loading, if there is no checksum error, control is transferred to sector 000 of line 02. A TRU command to 00002 will be placed in sector 000 of line 01 by the bootstrap so that control may be returned to the beginning of the program at any time by using the ENABLE switch and I key. If there has been a checksum error, the machine will halt and display a line number of 37)₈ on the OPERAND lights.

b. Octal Utility Package Loading

This tape may be loaded by the Octal Utility Package by inserting the tape in the mechanical reader and striking the F key. Be sure the BREAK-POINT switch is raised, or loading will halt half way through. Should this happen, the remainder of the tape may be loaded by re-striking the F key. On completion of successful loading, the keyboard light will come back on and control may be transferred to the program by striking the T key. If there has been a checksum error, the machine will halt and display a line number of 37)₈.

PROBE I DIAGNOSTIC ROUTINE

Sector 000 of line 02 is the beginning of the program and contains a HALT with a line number of 30)₈. The HALT instruction indicates the beginning of the program and allows the operator to set up the desired switch configuration. Once everything is in order, the program may be started by clearing parity and raising the ENABLE switch.

2. Modes of Operation

There are two basic modes of operation in the program; Memory and Command. The mode is determined by the position of the BREAKPOINT switch as follows: with BREAKPOINT in the raised position the program operates in Memory Mode (Write-Read II); with BREAKPOINT in the depressed position the program operates in Command Mode. In Memory Mode all lines may be checked except lines 00, 01, 02, and 03. In Command Mode, all commands are checked except DVR, RTK, PTU, and BSO. With no external switch bank connected, the program will check lines 04 through 07 in Memory Mode and lines 03 through 07 in Command Mode. For more specific or extended uses, an external switch bank must be connected to the computer.

3. Switch Bank

For more effective operator control, the program has been set up to scan a switch bank and limit or extend its operation according to the switch settings. The switch bank should be connected so as to be addressable by TES commands on lines 10 through 17. The switches should be wired such that transfer of control will be effected when a switch is in a raised position. Wiring instructions and lists are in Section VI, Logic Diagrams.

Table 4-1. (Sheet 4 of 10)

PROBE I DIAGNOSTIC ROUTINE

The switch bank is divided into two sections of four switches each. The four left-hand switches define an instruction, and the four right-hand switches define an address. All address designations are in octal.

a. Memory Mode

The following sub-table shows the switch controls for operation in the Memory Mode.

MEMORY MODE

Switch Line	Raised	Lowered
10	Program halts after checking specified lines.	Program continues after checking specified lines. Switches are rescanned for new instructions.
11	Program will only WRITE random numbers into specified lines.	Program write-reads continuously through all specified lines.
12	Program checks only that line indicated on	Program checks all lines from 04 up to line indicated on address switches.
13	Program write-reads lines 04 through 17.	Program write-reads lines 04 through 07.

When the program is instructed to halt (switch 10), it will halt and display a line number of 30)₈ which indicates the beginning of the program. Clearing parity at this point will resume computation. Where possible

PROBE I DIAGNOSTIC ROUTINE

ambiguities occur, lower numbered switches have priority over higher numbered ones. Thus, if switches 12 and 13 are both raised, switch 13 is ignored. With switch 11 raised, random numbers are stored continuously throughout memory but no checking is done. When it is desired to return to Write-Read (by lowering switch 11), the ENABLE switch must be depressed and the I key struck to return control to the beginning. Failure to do this will cause the program to go directly to the Read phase of the Write-Read program and an apparent error will occur due to the fact that the original random number is no longer correct. No complications will result other than the usual error punch-out which may be interrupted by pressing the ENABLE switch.

If an error is detected during a Write-Read phase, the Flexowriter will punch out the sector and line where the error occurred, followed by the number that should have been found and the number that was found. If the error is one of parity, the machine will halt and display an 05 code in the OPERATION lights and the line number where the error occurred in the OPERAND lights. Clearing parity will resume punch-out. Whenever five consecutive errors are noted, the entire line is assumed to be bad and the program will continue with no further punch-out for that line. Switches may be altered during any phase, but their states will not be determined until the current phase is complete. This is a cardinal rule for all operations in the program.

NOTE

No new phase will be initiated, regardless of switch positions, until the current phase is complete. In some cases, this may be 30 or 40 seconds.

Table 4-1. (Sheet 6 of 10)

PROBE I DIAGNOSTIC ROUTINE

Switches 14 through 17 indicate a line address associated with the operation indicated in switches 10 through 13. Thus, 1001 on the switch bank specifies line 11)₈. A line configuration of 0000 will indicate lines 04 through 07/17 are to be checked, depending upon the state of switch 13. In this case, switch 12 is ignored. Line configuration 0001, 0010, and 0011 are unused in this mode and will be rejected. In the event unused codes are encountered, the program will loop and rescan the switch bank until a legitimate combination is indicated. Sector 073 of line 02 contains a TAN command which notes if an illegal combination is present and returns control to rescan the switches. If so desired, these unused positions may be used to transfer out of PROBE I to other test programs by changing the TAN command to transfer to the desired location. When returning from an external test program, a transfer to sector 000 of line 02 will halt computation at the beginning of PROBE I. If it is desired to return to PROBE I without halting, transfer should be made to sector 001 of line 02.

b. Command Mode

The following sub-table shows the switch controls for operation in Command Mode.

COMMAND MODE

Switch Line	Raised	Lowered
10	Program halts after each	Program continues after each block is checked.

Table 4-1. (Sheet 7 of 10)
PROBE I DIAGNOSTIC ROUTINE

COMMAND MODE (Continued)

Switch Line	Raised	Lowered
11	Program repeats current block using same number only if error occurs.	Program halts if error in current block and displays block number in OPERAND lights.
12	Program repeats current block using different numbers unless error.	Program continues to next block in sequence with a different number unless error.
13	Program executes commands in all lines, 03 through 17.	Program executes commands in all lines, 03 through 07.

There are 20_8 command blocks in this mode which operate with random numbers where applicable. Command blocks are numbered 01_8 through 20_8 , consecutively and the commands checked in each block are listed below. When one block is complete, if no error is noted, the next block in sequence is checked, and so on. When the last block has been checked, the program is moved to the next higher line and the process repeats. When the last line has been checked, the program returns to scan the switches and proceeds from there. The time required to check the entire 16_{10} blocks is about one second and the progress of the program through the lines may be noted by observing the K flip-flops on the computer console.

Table 4-1. (Sheet 8 of 10)

PROBE I DIAGNOSTIC ROUTINE

Whenever the program executes a halt in this mode, the block number where the halt occurred will be displayed on the OPERAND lights except when the last block is reached and the program returns to the beginning, at which time the line number displayed will be $30)_8$. If switch 10 is raised, the program will halt unconditionally after each block. Thus, if it is desired to repeat block 06 continuously, switch 10 should be raised and the program cycled by means of the ENABLE switch until 06 appears on the OPERAND lights. Then switch 12 should be raised, switch 10 lowered, and the program allowed to run. In this manner, block 06 will be checked continuously with different numbers until an error is detected or the switch configuration is changed.

Switches 14 through 17 define an address to be used in reference to the other switches. A switch configuration of 0000 will automatically check lines 03 through 07/17 depending on the setting of switch 13. An address of 0010 will initiate a punch-read phase. In this phase, five inches of leader are punched, followed by a marker character of 8 "ones" and 64 frames of random digits. When the last frame has been punched, another five inches of trailer is punched and the frames punched are read back into the machine and checked. During punch-out, there will be sufficient time for the operator to insert the tape in the mechanical reader so that reading may be started immediately on completion of punching. When an error is detected, the reader halts momentarily (about three seconds) and the light on the Flexo-writer flashes. If the ENABLE switch is pressed while this light is on, the character just read may be viewed in the OPERATION and OPERAND lights on the console. By comparing the state of the lights against the frame just read, the operator may determine which read channel has failed. If the frame and display agree, then the error occurred during the punch phase. Raising the ENABLE switch will allow resumption of the test. When

Table 4-1. (Sheet 9 of 10)

PROBE I DIAGNOSTIC ROUTINE

the test is complete, the program returns to the beginning and halts with a line display of 30)₈.

All other configurations of the address switches indicate which line is to be tested. Only the particular line indicated will be tested. Line 01 may be tested, but if the Octal Utility Package is in this line, it will be destroyed. When the program is loaded by bootstrap, a TRU command to 00002 is stored in sector 000 of line 01 so that control may be returned to the beginning of the program at any time by use of the I key. This TRU command is also in sector 000 of line 03 and, when line 01 is tested, this command will be moved to 00001 so that the operator may still return to sector 000 of line 02 even after destroying the former contents of line 01 by checking that line.

The following sub-table lists the command blocks by number (in octal) and the commands checked in that block. Commands which are not listed in this sub-table are considered to have been checked elsewhere, i. e., LAI, CIB, etc.

COMMAND BLOCK NUMBERS

Block Diagram	Commands Checked
01	IAC, IBC, ROT
02	LDC, CLA, ADD, SUB
03	MUP, DIV
04	MAC, AMC, EXF, AOC
05	LDP, STD, DPA, DPS, TOF
06	TAN, TBN, TCN, TRU, CLB
07	LDB, STB, EBP, IAM
10	LDA, CLC, STC, NAD, SAI
11	RSI, CAM
12	MLX, LST

Table 4-1. (Sheet 10 of 10)
PROBE I DIAGNOSTIC ROUTINE

<u>COMMAND BLOCK NUMBERS (Continued)</u>	
Block Diagram	Commands Checked
13	RFU, DIU, TES (36)
14	LRS, GTB
15	NOP
16	SBR, LSD
17	BSI, STA
20	SQR

Table 4-2. (Sheet 1 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
000 02	000 0030;	HLT	= Start of program Clear A and put marker bit in B Initialize Add 1 if switch lowered 1 Exit if B negative Increment line Return to next switch Read switches
001	002S0702;	LDP	
002	000S0000;	CONST	
003	000 0000;	CONST	
004	020S7100;	MCL	
005	050 7710;	TES	
006	047S1400;	ADD	
007	000 00001	CONST	
010	052 2110;	LST	
011	047 3602;	TBN	
012	112S0100;	IAC	
013	125 0500;	LDA	
014	135S1400;	ADD	
015	000 0001;	CONST	
016	145 1100;	STA	
017	044S0100;	IAC	
020	045S3700;	TRU	
021			Begin memory mode Set first line = 04 6 Switch 13 S13; last line = 07 S13; last line = 17 1
022	023S0402;	LDC	
023	000 0002;	CONST	
024	015 1000;	STC	
025	034 2210;	RST	
026	032 3602;	TBN	
027	030S0402;	LDC	
030	000 0043;	CONST	
031	034S1000;	STC	
032	033S0402;	LDC	
033	000 0047;	CONST	
034	014 1000;	STC	
035	037 2200;	RSI	

Table 4-2. (Sheet 2 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
036	042 3602;	TBN	Switch 12
037	040S0402;	LDC	S12; Disable setting of last line
040	076 3502;	[TAN]	
041	044S3702;	TRU	
042	043S0402;	LDC	S12; Enable setting of last line
043	015 1100;	[STA]	
044	075 1002;	STC	
045	050 2210;	RST	2
046	056S3702;	TRU	Save scanned word
047	000 1100;	STA	
050	051S0502;	LDA	
051	000 0377;	CONST	Take one's complement
052	000 1500;	SUB	
053	100 7735;	TES	
054	022S3702;	TRU	B.P.
055			
056	062 3602;	TBN	Switch 10
057	060S0402;	LDC	S10; Set return for no halt
060	001S3702;	[TRU]	
061	064S3702;	TRU	
062	063S0402;	LDC	S10; Set return for halt
063	000S3702;	[TRU]	
064	264 1003;	STC	
065	072 2110;	LST	4
066	000 4500;	CLA	Save address only
067	075 2110;	LST	
070	003 5602;	CAM	
071	077 7502;	TOF	If address = 0000, exit to Write-Read II
072	023 1502;	SUB	Subtract 4,
073	001 3502;	TAN	If negative, return to rescan

Table 4-2. (Sheet 3 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
074	023 1402;	ADD	Not negative, restore address Address = first line if S12 Address = last line Set read mode and exit
075	015 1100;	STA TAN	
076	014 1100;	STA	
077	124S4400;	CLC	
100	101S0402;	LDC	Begin command mode Set index = 03
101	000 0041;	CONST	
102	103 1037;	STC	
103	104S4002;	EBP	
104	377S7720;	CONST	For switch 13
105	110 3502;	TAN	
106	030 0402;	LDC	
107	111S3702;	TRU	
110	033 0402;	LDC	S13; set last line = 07
111	012 1000;	STC	
112	000 0100;	IAC	
113	033 4202;	AMC	
114	000 0300;	ROT	S13; set last line = 17
115	003 5602;	CAM	
116	372 7503;	TOF	
117	120S5602;	CAM	
120	000 0001;	CONST	Extract off address
121	265 7503;	TOF	
122	123 1137;	STA	
123	012 1100;	STA	
124	372S3703;	TRU	Exit if address = 0000
125	160 1002;	STC	
126	127S0502;	LDA	
127	047 2646;	CONST	
130	004 1100;	STA	Exit to punch-read if address = 0010
131	005 1100;	STA	
			Otherwise address to index And last line Exit to command mode
			Store phase constant
			Prestore first random number

Table 4-2. (Sheet 4 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
132	141 3402;	TCN	Test phase constant Was read, set write
133	135 2100;	LSD	
134	160 1002;	STC	
135	005 0500;	LDA	Ki → Ko
136	004 1100;	STA	
137	155 0600;	LDB	
140	143S1237;	STB	First line to index
141	143 2200;	RSI	
142	160 1002;	STC	
143	171S3702;	TRU	Was write, set read
144	152 3402;	TCN	
145	146S0702;	LDP	
146	000 0000;	CONST	Test phase constant = read
147	200 5600I	CAM	
150	007 1200;	STB	
151	154S3702;	TRU	Reset error counter (Ce) and prestore CAM
152	153S0502;	LDA	
153	200 1100I	STA	
154	156 1102;	STA	Prestore STA
155	164S7100;	MCL	
156	200 1100I	CAM STA	
157	240S0400;	LDC	Put store-check sequence in line 00
160	377S7777I	CONST	
161	244 7502;	TOF	
162	250 3402;	TCN	Store and check sequence
163	266S3702;	TRU	
164	165S0600;	LDB	
165	355S6567I	CONST	With Ki
166	167S0402;	LDC	
167	046 2233I	CONST	
			= +2304555

Table 4-2. (Sheet 5 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING





LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
170	220S3200;	MUP	Generate $K_i + 1$
171	004 0500;	LDA	 Ko $\rightarrow$ Ki
172	005 1100;	STA	
173	137S3702;	TRU	
174	007 1000;	STC	
175	176S1102;	STA	 Save Nr = read phase number
176		CONST	
177	016 0500;	LDA	 Prepare to pick up Nw = write phase number
200	201S1502;	SUB	
201	000 5100;	CONST	
202	203 1102;	STA	
203	204 05001	LDA	 Pick up Nw
204	165 1102;	STA	
205	016 0600;	LDB	
206	000 4500;	CLA	With CAM in check sequence
207	221 2110;	LST	
210	000 0100;	IAC	Save SSS in C
211	212 0637;	LDB	With index for LL
212	233 2110;	LST	16
213	000 0100;	IAC	Merge with SSS
214	227 2210;	RST	10
215	006 1200;	STB	Save for punch out
216	376 0706;	LDP	Save 37606 and 37706
217	220S4400;	CLC	
220	225S1200;	STB	Save B for next random number
221	010 1300;	STD	
222	012 1000;	STC	To reset space counter
223	306 0702;	LDP	 Set space punch mode and limit = 5
224	263 1302;	STD	
225	226S0600;	LDB	

Table 4-2. (Sheet 6 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
226	236S3700;	TRU	Exit to store-check sequence
227	000 4500;	CLA	
230	234 2110;	LST	3, to extract one digit
231	006 1200;	STB	Save rest for later punching
232	000 4300;	CLB	
233	000 4400;	CLC	Copy digit to C
234	235 0000;	MAC	
235	003 5602;	CAM	Is digit = 0?
236	000 4100;	GTB	To check parity
237	000 0100;	IAC	Return original digit to A
240	243 3402;	TCN	Parity odd or even?
241	245 1402;	ADD	Was even, add 1 At 17
242	241 7502;	TOF	Digit was zero, add again
243	251S1402;	ADD	Add into WOC
244	245S4500;	CLA	No error, reset Ce
245	000 0004;	CONST	= 1 at 17
246	247S1100;	STA	In Ce
247	313S3702;	TRU	Punch return
250	256S0500;	LDA	With CAM/STA
251	000 1400;	CONST	WOC skeleton and delay number
252	277 2210;	RST	Put command in B
253	247 0502;	LDA	With punch return
254	376 1306;	STD	
255	251 0402;	LDC	To line 06 for punch-out
256	376S3706;	TRU	
257	260S1402;	ADD	
260	001 0000;	CONST	Increment sector
261	276S1100;	STA	
262	000 6116;	WOC	Carriage return
263	000 0000;	CONST	For punch limit

Table 4-2. (Sheet 7 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OF CODE	REMARKS
264	000 6116;	WOC	Space or carriage return
265	321S3702;	TRU	
266	267S0400;	LDC	
267	377S77361	CONST	
270	271S0100;	IAC	Save A in C
271	010 0000;	CONST	N = 1, for command mode
272	273S5602;	CAM	If Ce = 5, no further punching
273	000 0042;	CONST	
274	250 7502;	TOF	
275	337 1402;	ADD	
276	173S0100;	IAC	Ce $\neq$ 5, exit to punch-out sequence
277	301 7502;	TOF	(From 261) overflow if last sector
300	165S0600;	LDB	Not last sector, return to begin
301	302S4500;	CLA	To reset Ce
302	303S1137;	STA	(From 377) restore index
303	304S0437;	LDC	With index
304	004S37001	TRU	Return to begin of command mode
305	307S1100;	STA	In Ce
306	377S77761	CONST	Limit = 5,
307	000 6020;	WOC	Space punch
310	311S4202;	AMC	Extract off line number
311	000 0047;	CONST	From index register
312	331S0300;	ROT	Increment digit counter
313	263 0402;	LDC	
314	316 2200;	RSI	
315	263 1002;	STC	
316	225 3402;	TCN	Return to punch if not through
317	264 0702;	LDP	Word done; punch space or carriage return and go to 321
320	254S3702;	TRU	
321	264 0502;	LDA	With termination character

Table 4-2. (Sheet 8 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OF CODE	REMARKS
322	262 5602;	CAM	If carriage return, line done
323	360 7502;	TOF	
324	267 0602;	LDB	Line not done, set punch
325	263 1202;	STB	
326	012 0500;	LDA	Limit = 8
327	365 3502;	TAN	
330	267 1402;	ADD	Test space counter
331	012 1100;	STA	
332	341S3702;	TRU	Space counter +; make -
333	334S5600;	CAM	
334			(From 312) compare index with last line
335	357 7502;	TOF	
336	337S1402;	ADD	Not last line, increment index and return to begin
337	000 0040;	CONST	
340	163S1137;	STA	Since space counter +, Pick up Nw
341	165 0602;	LDB	
342	165 0402;	LDC	Extract sign
343	345 2110;	LST	
344	006 1200;	STB	Check sign of Nw/Nr
345	352 3402;	TCN	
346	347S0702;	LDP	Sign positive, punch +
347	000 6036;	[WOC]	
350	225S3702;	[TRU]	Sign negative, punch -
351	254S3702;	TRU	
352	353S0702;	LDP	Sign negative, punch -
353	000 6037;	[WOC]	
354	225S3702;	[TRU]	Pick up phase constant
355	254S3702;	TRU	
356			
357	360S0400;	LDC	

Table 4-2. (Sheet 9 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

[illegible]

Table 4-2. (Sheet 10 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
00003\$	000S3702;	TRU	Return to beginning
001	011 1100;	STA	(From 37303)set first block(N = 1)
002	127 0502;	LDA	Prestore first random number
003	006 1100;	STA	
004	005S7100I	MCL	Move test to indexed line and transfer there
005	006S3700I	TRU	
006	167 0602;	LDB	Generate random number
007	006 0400;	LDC	
010	040 3200;	MUP	
011	006 1200;	STB	
012	010 1100;	STA	
013	011 0500;	LDA	Assemble jump command for transferring to block N
014	15S1400I	ADD	
015	051S3700I	[TRU]	
016	020 1100I	STA	
017	010 0500;	LDA	Pick up random number
020	[251S3700I]	TRU	Transfer to block N
021	010 5600;	CAM	Transfer to 032 ERROR SEQUENCE if no error
022	032 7500I	TOF	
023	017 7711;	TES	Switch 11: repeat if error halt & display N if error
024	025S3700I	TRU	
025	011 0500;	LDA	Pick up block number
026	047 2210;	RST	
027	031 2537;	IAM	Save index
030	000 0000I	HLT	Halt and display N
031	033 2537;	IAM	Restore index
032	011 0500;	LDA	Pick up N
033	034S5600I	CAM	Test for maximum N
034	200 0000;	CONST	
035	254 7500I	TOF	Transfer to 254 if through

Table 4-2. (Sheet 11 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

[illegible]

Table 4-2. (Sheet 12 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OF CODE	REMARKS
254	006 0500;	LDA	(From 035LL) Change original random number
255	127 1102;	STA	
256	056S3700I	TRU	
257	253S6000;	WOC	(From 371LL) Flash light and display Input character
260	174 0402;	LDC	
261	256S5100;	RTK	
262	005 0500;	LDA	Change random number and return to scan switches
263	127 1102;	STA	
264	000S3702;	TRU	
265	127 0502;	LDA	Begin punch-read: initialize First random number
266	007 1100;	STA	
267	000 4500;	CLA	Set punch phase
270	010 1100;	STA	
271	104 0602;	LDB	Set limit = 64
272	006 1200;	STB	
273	274S0703;	LDP	To punch leader
274	000 6000;	[WOC]	
275	301S3703;	[TRU]	
276	074 0402;	LDC	With large delay number
277	376 1306;	STD	
300	376S3706;	TRU	Punch 5 inches of leader
301	010 0400;	LDC	
302	313 3403;	TCN	Transfer to 31303 if read phase
303	007 0500;	LDA	
304	011 1100;	STA	Pick up first random number
305	306S0703;	LDP	
306	000 6737;	[WOC]	Punch 8-channel marker and go to 33603
307	336S3703;	[TRU]	
310	311S0403;	LDC	Delay = +0004000
311	000 2000;	CONST	

Table 4-2. (Sheet 13 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OF CODE	REMARKS
312	277S3703;	TRU	Initiate read phase
313	011 0500;	LDA	
314	007 1100;	STA	
315	316S0503;	LDA	Turn read switch off (To remain off until marker is read)
316	327S5503;	[LAI]	
317	321 1103;	STA	
320	322S4500;	CLA	Enter read sequence
321	364S5503;	LAI	Read one frame
322	320S5200;	RPT	
323	324 5200;	RPT	
324	323 7736;	TES	
325	322 7736;	TES	
326	324S5700;	CIB	
327	000 01771	CONST	LAI mask
330	327 5603;	CAM	Transfer to 33303 when marker frame is read
331	333 7503;	TOF	
332	322S4500;	CLA	Return to read sequence
333	334S0503;	LDA	Marker has been read; Turn read switch on
334	364S5503;	[LAI]	
335	321 1103;	STA	Generate next random digit
336	007 0600;	LDB	
337	167 0402;	LDC	
340	370 3200;	MUP	Save LSH for next number
341	007 1200;	STB	
342	000 0100;	IAC	Extract off eight bits
343	327 4203;	AMC	
344	010 0400;	LDC	Transfer to 36203 if read phase
345	362 3403;	TCN	
346	375 2110;	LST	Assemble into WOC command
347	251 1402;	ADD	

Table 4-2. (Sheet 14 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OF CODE	REMARKS
350	375 2210;	RST	Set return address
351	352S0503;	LDA	
352	355S3703;	TRU	
353	251 0402;	LDC	With delay
354	277S3703;	TRU	Out to punch digit
355	006 0500;	LDA	Return from digit punchout
356	007 1402;	ADD	
357	006 1100;	STA	
360	336 3503;	TAN	Increment frame counter
361	270S1000;	STC	Return to 33603 if not done
362	012 1200;	STB	Through; restore counter
363	322S4500;	CLA	(From 34405) Save random
364	000 01771	CONST	digit and return to read
365	012 5600;	CAM	LAI mask
366	374 7503;	TOF	Enter here after marker frame
367	372 2110;	LST	read; go to 37403 if no error
370	250 1403;	ADD	Error: assemble input character
371	257S1103;	STA	
372	271 0502;	LDA	
373	001S3703;	TRU	into WOC command & go to 26003
374	006 0500;	LDA	(From 12402) pick up N = 1
375	007 1402;	ADD	Go to beginning of command mode
376	006 1100;	STA	Pick up frame counter
377	336 3503;	TAN	Increment
			Restore counter
			Return if not last frame

Table 4-2. (Sheet 15 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
06103	062S0100;	IAC	BLOCK 01
063	064S0200;	IBC	
065	017S0300;	ROT	
07103	010 0400;	LDC	BLOCK 02 Put number in C Zeros to C Number to A If C negative, error Test ADD and SUB
072	073S4500;	CLA	
074	075S0100;	IAC	
076	023 3400I	TCN	
077	020 1400I	ADD	
100	020S1500I	SUB	
10103	074S0100;	IAC	BLOCK 03 Number to C, copy to B Check MUP, DIV If negative, correct quotient Return to check DIV correction Return to check
075	102S4200I	AMC	
102	-7777777	CONST	
103	132 3200;	MUP	
104	133 3100;	DIV	
105	107 3600I	TBN	
106	017S0300;	ROT	
107	030 1600I	DPA	
110	017S0300;	ROT	
030	+000000I	CONST	
11103	000 4400;	CLC	BLOCK 04 Copy number to C Copy number to B Check AMC, EXF, AOC Return to check
112	113 0000;	MAC	
113	114S4200I	AMC	
114	-7776000	CONST	
115	000 0200;	IBC	
116	114 4700I	EXF	
117	114 4600I	AOC	
120	017S0300;	ROT	

Table 4-2. (Sheet 16 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
12103	114 0600I	LDB	Negative number to B
122	124 3600I	TBN	
123	023S3700I	TRU	If TBN fails, error
124	017 1600I	DPA	Check DPA, STD
125	000 1300;	STD	
126	061S4500;	CLA	Check for zero after CLA
062	063S4300;	CLB	
064	066S5600I	CAM	
066	+0000000	CONST	
067	127 7500I	TOF	Error if TOF fails
070	023S3700I	TRU	
127	000 0700;	LDP	Check LDP, DPS
130	017S1700I	DPS	
13103	072S4300;	CLB	Zero to C
073	131S0200;	IBC	
132	133 0000;	MAC	Copy A to C
133	102 4200I	AMC	Copy C to B
134	157 3500I	TAN	If A positive then
135	023 3600I	TBN	B and C must be also
136	023 3400I	TCN	If not, error
137	032S3700I	TRU	Continue to next block
157	167 3600I	TBN	A was negative, B must be or else error
160	023S3700I	TRU	
167	032 3400I	TCN	A and B negative, C must be or else error
170	023S3700I	TRU	

Table 4-2. (Sheet 17 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
14103	127 0600I	LDB	With 7 at 14 BLOCK 07
142	004 1200;	STB	Save in F04
143	145 2500;	IAM	Interchange random number & F04
144	114 4000I	EBP	Extend bit 12 to sign bit
145	147 3500I	TAN	A must now be negative, other wise error
146	023S3700I	TRU	
147	004 0500;	LDA	Pick up original number and return to check
150	021S3700I	TRU	
15103	000 4400;	CLC	Set C = 0 BLOCK 10
152	226 2000;	NAD	Normalize then rescale (C) should = 0
153	227 2300;	SAI	
154	000 0100;	IAC	Number to C, then to F00
155	000 1000;	STC	
156	020S0500;	LDA	Pick up number & return to check
16103	000 4400;	CLC	Set C = 0 BLOCK 11
162	203 2200;	RSI	Right shift 16 places (C) should now be +0000020
163	000 0100;	IAC	
164	245 5602;	CAM	Check to see if it is
165	032 7500I	TOF	
166	023S3700I	TRU	To error sequence
24502	+0000020	CONST	
20103	000 5300;	RFU	sRf, sTf BLOCK 13
202	023 7736;	TES	Should not transfer
203	000 5000;	DIU	rRf, rTf
204	032 7736;	TES	Should now transfer

Table 4-2. (Sheet 18 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
17103	177S2600I	MLX	Move block to 07 BLOCK 12
177	172S3707I	TRU	
172	010 0400;	LDC	
173	245 0602;	LDB	
174	223 3200;	MUP	
175	217 2110;	LST	
176	021S3700I	TRU	
21103	200 0500I	LDA	Constant to A BLOCK 14
200	+0222222	CONST	
212	215 3320;	LRS	
213	023 3500I	TAN	
214	000 4100;	GTB	
215	216S5600I	CAM	
216	-7707070	CONST	
217	022S3700I	TRU	Parity is even therefore A should be positive Check GTB
22103	140S2400;	NOP	
140	220S2400;	NOP	
220	021S2400;	NOP	
23103	221S4400;	CLC	
222	226 3300;	SBR	
223	066 5600I	CAM	
224	226 7500I	TOF	Set C = 0 BLOCK 16
225	023S3700I	TRU	
226	233 2100;	LSD	
227	032 3400I	TCN	
230	023S3700I	TRU	
066	+0000000	CONST	

Table 4-2. (Sheet 19 of 19)

PROBE I DIAGNOSTIC ROUTINE, PROGRAM LISTING

LOCATION	INSTRUCTION	SYMBOLIC OP CODE	REMARKS
24103	245 11001	STA	Put number in 245 BLOCK 17
242	102 04001	LDC	 Put all 1's in F05 If no external buffer, 245 → F05 BSI mask Pick up BSI'ed word Out to error check
243	005 1000;	STC	
244	246S7300;	BSI	
245	+0000000	CONST	
246	005 0500;	LDA	
247	021537001	TRU	
102	-7777777	CONST	
25103	032 35001	TAN	Reject if number neg. BLOCK 20
252	204S0100;	IAC	 Square number Take square root Subtract original number difference should be no → A: more than 2^{-21} Check for $+ 2^{-21}$ Check for zero Check for $- 2^{-21}$
205	010 0600;	LDB	
206	235 3200;	MUP	
207	235 3000;	SQR	
210	230S1700;	DPS	
232	000 0300;	ROT	
233	030 56001	CAM	
234	032 75001	TOF	
235	066 56001	CAM	
236	032 75001	TOF	
237	102 56001	CAM	
240	022S37001	TRU	

Table 4-3.

ABBREVIATIONS USED IN PROBE I FLOW DIAGRAM

RETN	Return
STRT	Start
PR	Punch Read
MEM	Memory
COM	Command
ES	Error Sequence
CAM/STA	Compare A and M/Store A
TOF	Transfer on Overflow
OF	Overflow
BP	Breakpoint
SSS	Three digit symbol to indicate sector number
LL	Two digit symbol to indicate line number




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 1 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 2 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 3 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 4 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 5 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 6 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 7 of 8)




Figure 4-1. Probe I Diagnostic Routine, Flow Diagram (Sheet 8 of 8)

D. BOOTSTRAP DIAGNOSTIC ROUTINES

After the particular failure area has been defined by the PROBE I diagnostic routine, it is desirable to use a bootstrap test routine together with an oscilloscope and the applicable logic diagrams to further identify the marginal components. The applicable bootstrap diagnostic routines are described in this paragraph. These routines are given in listable octal format and their bootstrap serial binary format. Tapes supplied with standard technical literature kits are punched in bootstrap binary format, and punched at the end of each tape is an extra filler bit (zero) and a stop code.

To check the commands, it is necessary to enter simple programs, such as those shown on the following pages, in the basic bootstrap format. The steps for entering a program are as follows:

- 1) Insert the tape in the reader.
- 2) Turn computer power on.
- 3) Turn Flexowriter power on.
- 4) Turn FILL switch on the front of computer to the ON position.
- 5) Press ENABLE switch then BREAKPOINT switch to reset the parity flip-flop, then release the BREAKPOINT switch. The computer will now read the tape.
- 6) When the tape stops, turn the FILL switch to off position.
- 7) To start computer operation under computer control, press ENABLE switch on Flexowriter to down position.
- 8) On Flexowriter strike "I" key, then depress BREAKPOINT switch.
- 9) Release BREAKPOINT switch.
- 10) Release ENABLE switch. Computer operation will begin.

A command list showing operations, mnemonic and numeric codes, and descriptions is provided in Table 4-4.

Table 4-4.

COMMAND LIST OF OPERATIONS AND CODES

Operation	Mnemonic Code	Numeric Code	Description
Arithmetic	ADD	14	Add
	SUB	15	Subtract
	DPA	16	Double Precision Add
	DPS	17	Double Precision Subtract
	SQR	30	Square Root
	DIV	31	Divide
	DVR	31	Divide Remainder
	MUP	32	Multiply
	CLA	45	Clear A
	CLB	43	Clear B
	CLC	44	Clear C
	GTB	41	Gray to Binary
	CAM	56	Compare A and M
Transfer	TAN	35	Transfer if A Negative
	TBN	36	Transfer if B Negative
	TCN	34	Transfer if C Negative
	TRU	37	Transfer Unconditionally
	TOF	75	Transfer on Overflow
	TES	77	Transfer on External Signal
Loading & Storing	LDA	05	Load A
	LDB	06	Load B
	LDC	04	Load C
	LDP	07	Load Double Precision
	IAC	01	Interchange A & C
	IBC	02	Interchange B & C
	ROT	03	Rotate
	IAM	25	Interchange A & M
	STA	11	Store A
	STB	12	Store B
	STC	10	Store C
	STD	13	Store Double Precision
	MCL	71	Move Command Line Block
	MLX	26	Move Line X to Line 7
Logical & Shifting	EBP	40	Extend Bit Pattern
	AMC	42	AND M & C
	MAC	00	Merge A into C
	AOC	46	AND OR Combined
	EXF	47	Extract Field
	NAD	20	Normalize and Decrement
	LSD	21	Left Shift and Decrement
	RSI	22	Right Shift and Increment
	SAI	23	Scale Right and Increment
	SBR	33	Shift B Right
Control	NOP	24	No Operation
	HLT	00	Halt
Input-Output	DIU	50	Disconnect Input Unit
	RTK	51	Read Typewriter Keyboard
	RPT	52	Read Paper Tape
	RFU	53	Read Fast Unit
	LAI	55	Load A From Input Buffer
	CIB	57	Clear Input Buffer
	WOC	6X	Write Output Character
	PTU	70	Pulse to Specified Unit
	BSO	72	Block Serial Output
	BSI	73	Block Serial Input

D-1. LOAD, STORE AND CLEAR REGISTERS

The A, B, and C Registers are successively loaded, stored and cleared. Each is loaded with a different pattern of bits. The A Register is stored in sector 006, the B in 010 and the C in 012.

Location	Instruction	Symbolic Op Code	Remarks
377	000S0501;	LDA	
0	012S4552;	[CLA]	(A) 10000101011001010101010
1	002S0601;	LDB	
2	+6314631		(B) 10110011001100110011001
3	004S0401;	LDC	
4	+3434343		(C) 10011100011100011100011
5	006S1101;	STA	
6	-7777777		
7	010S1201;	STB	
10	+0000000		
11	012S1001;	STC	
12	-7777777		
13	014S4500;	CLA	
14	+0000000		
15	016S4300;	CLB	
16	+0000000		
17	376S4400;	CLC	

D-2. LOAD AND STORE DOUBLE PRECISION

The A and B Registers are first loaded double precision and then stored.

Location	Instruction	Symbolic Op Code	Remarks
377	+0000000		
0	001S0701;	LDP	
1	-2525252		
2	+6314631		
3	376S1301;	STD	

D-3. INTERCHANGES

The A, B, and C Registers are loaded and then interchanged, first with a ROT, then with an IAC and IBC. The net result of these is that after one complete memory recirculation, each register should contain its original pattern.

Location	Instruction	Symbolic Op Code	Remarks
377	000S0100;	IAC	(A) 1101010101010101010101 (B) 101100110011001100110011 (C) 100111000111000111000111
0	002S0701;	LDP	
1	005S0200;	IBC	
2	-2525252	CONST	
3	+6314631	CONST	
4	005S0401;	LDC	
5	+3434343	CONST	
6	375S0300;	ROT	

D-4. ADD AND SUBTRACT IN SINGLE AND DOUBLE PRECISION

The A and B Registers are first loaded with constants. A constant is added to A. A double precision constant is added to A and B, and another constant subtracted from A and B. Finally, a constant is subtracted from A alone and the cycle repeats.

Location	Instruction	Symbolic Op Code	Remarks
377	+1010102	D ₄	D ₀ D ₁ D ₂ D ₃ D ₄
0	001S0701;	LDP	
1	-5454540	D ₀	
2	+4646460	D ₀ '	
3	004S1401;	ADD	
4	+0202022	D ₁	
5	006S1601;	DPA	
6	-0404042	D ₂	
7	+1010100	D ₂ '	
10	011S1701;	DPS	
11	-1414141	D ₃	
12	+1414140	D ₃ '	
13	377S1501;	SUB	

This chart shows contents of A and B Registers after each of the five operations.

D-4

	S	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
LDP	1	1	0	1	1	0	0	1	0	1	1	0	0	1	0	1	1	0	0	0	0	0	(B) D ₀
	0	1	0	0	1	1	0	1	0	0	1	1	0	1	0	0	1	1	0	0	0	0	(A) D ₀ '
ADD	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	D ₁
	1	1	0	1	1	0	0	1	0	1	1	0	0	1	0	1	1	0	0	0	0	0	(B)
DPA	0	1	0	1	0	0	0	1	0	1	0	0	0	1	0	1	0	0	0	0	1	0	(A)
	1	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	1	0	D ₂
	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0	D ₂ '
	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	1	0	(B)
DPS	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	1	1	(A)
	1	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	D ₃
	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	D ₃ '
	1	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0	0	1	(B)
SUB	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0	1	0	(A)
	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	1	0	D ₄
	1	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0	0	1	(B)
	0	0	1	1	1	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	(A)

D-5. TRANSFERS

The C Register is loaded with a negative number and the A Register is cleared. A negative constant is added to A and the sign of C tested. Since it is negative, a transfer is made to a TES Breakpoint which, if on, will transfer back to the CLA and start again. If the Breakpoint is off, the overflow is tested, and since it is now off, the negative constant is again added to A. The program cycles in this loop with a TCN (34) command displayed on the console until A overflows and goes positive.

The TOF will cause a transfer to a ROT which moves the negative constant to B and the positive constant to C. The program starts again with the CLA and ADD except that this time the C Register is positive so control passes through the TCN to a TBN (36) which will appear on the console until A overflows.

When A overflows this time, the positive constant from C is rotated to B and the constant from A to C. The CLA and ADD begin again, and now control passes through both the TCN and TBN to a TAN which appears as a 35 on the console. This time, control does not pass through the TES or TOF before adding, so when A overflows and becomes positive, the TAN does not transfer; instead, a TRU carries control back to the start of the routine in sector 000.

D-5

Location	Instruction	Symbolic Op Code	Remarks
377	000S0300;	ROT	002
0	001S0401;	LDC	-N
1	-2525252	-N	
2	004S4500;	CLA	005
3	002 7735;	TES	B.P. 002
4	377 7501;	TOF	377
5	066S1401;	ADD	
6	-7770000	-77	
7	003 3401;	TCU	003
10	003 3601;	TBN	003
11	005 3501;	TAN	005
12	000S3701;	TRU	000

D-6. LOGICAL COMMANDS

The A Register is loaded with a constant which is modified by an EBP command and then moved to C. From C, part of the pattern is modified and moved to B with an AMC. Additional bits from C are moved to B with an AOC. The result in B is partially cleared with an EXF command and the process begins again in A.

Location	Instruction	Symbolic Op Code	Remarks
377	-6564040	S	N
0	001S0501;	LDA	
1	-0202026	N	
2	003S4001;	EBP	
3	-1414146	M	
4	005S0100;	IAC	M
5	+0000000		
6	007S4201;	AMC	
7	+1414147	Q	
10	011S4601;	AOC	
11	+0706077	R	R
12	377S4701;	EXF	

This chart shows the contents of the A and B Registers after each of the five operations.

D-6

	S	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	
LDA	1	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	1	1	0	N
	1	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	1	1	0	(A)
EBP	1	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	1	1	0	M
	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	(A)
IAC	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	(C)
AMC	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	1	1	1	Q
	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	1	1	0	0	0	0	0	(B)
AOC	0	0	0	0	1	1	1	0	0	0	1	1	0	0	0	0	1	1	1	1	1	1	R
	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	1	1	1	0	0	0	0	(B)
EXF	1	1	1	0	1	0	1	1	1	0	1	0	0	0	0	0	1	0	0	0	0	0	S
	0	0	0	1	0	1	0	0	0	1	0	1	0	0	0	1	0	1	0	0	0	0	(B)

D-7. SHIFTING (UNCONDITIONAL)

The A and C Registers are cleared and B is loaded with a pattern of bits. If the Breakpoint is up, a left shift and decrement is executed for two sectors and the sign of B tested. The B Register will be negative so control goes back to the TES Breakpoint and another shift is executed. This continues until B is positive, and then a right shift and increment moves the pattern two bit positions into B. This should make B negative, so control will go back to the right shift until a zero is shifted into the sign of B. When B is positive, control goes back to the left shift. If the Breakpoint is down, the shifts will be without incrementing or decrementing C and will only execute for one sector.

Location	Instruction	Symbolic Op Code	Remarks
377	004S0601;	LDB	-B 005
0	010S4500;	CLA	011
1	003 7735;	TES	B. P.
2	005S2100;	LSD	2
3	005S2110;	LSO	1
4	-7355143	-B	-B
5	001 3601;	TBN	
6	010 7735;	TES	B. P.
7	012S2200;	RSI	2
10	012S2210;	RSO	1
11	376S4400;	CLC	377
12	006 3601;	TBN	
13	001S3701;	TRU	001 0

D-8 SHIFTING (CONDITIONAL)

This routine operates similar to D-7 in that it shifts back and forth from A and B. First, a negative number is loaded into B, and A and C are cleared. A normalize and decrement of three is executed and the sign of B tested, if negative, another NAD is executed. Going in steps of three, it will take seven full shifts plus a one-bit shift to normalize the number. In this way, both the normal shifting feature plus the conditional terminating feature of the NAD are tested. The B Register should be positive when the number is normalized.

During normalization, the C Register will have been decremented to the negative of the number of normalizing shifts required. It should be possible by now, executing scale right and increment commands in steps of three, to move the number back to its original condition with A and C equal to zero.

When C is scaled to zero, control will go back to the NAD loop. If the BREAKPOINT is pressed, computation will hang up in a TES loop after either normalizing or scaling.

D-8

Location	Instruction	Symbolic Op Code	Remarks
377	003S2000;	NAD	003
0	000S4500;	CLA	001
1	011S0601;	LDB	-N 012
2	006S2300;	SRI	006
3	377 3601;	TBN	377
4	004 7735;	TES	B. P. 004
5	022S3701;	TRU	
6	002 3601;	TBN	
7	007 7735;	TES	B. P. 007
10	377S3701;	TRU	377
11	-7153514	-N	-N
12	376S4400;	CLC	377

D-9. CAM AND GTB

A number is loaded in A and compared with itself. If overflow occurs, the number is converted from Gray code to binary and compared to the correct result. If overflow occurs, control goes to a Breakpoint test. If Breakpoint is up, the routine starts again; if Breakpoint is down, the binary number is compared with the original number and overflow should not occur.

When comparing the converted number with the correct result, if overflow does not occur the sign of A is tested, and if negative, a transfer is made to 000 with a TAN (35). if not negative, the transfer will be a TBN (36).

Location	Instruction	Symbolic Op Code	Remarks
377	002 7735;	TES	B. P. 002
0	001S0501;	LDA	N _G
1	+5252525	N _G	N _G
2	003S5601;	CAM	N _G
3	+5252525	N _G	N _G
4	006 7501;	TOF	002
5	002S3701;	TRU	
6	007S4100;	GTB	
7	+0000000		
10	011S5601;	CAM	N _B
11	-1463146	N _B	N _B
12	377 7501;	TOF	377
13	000 3501;	TAN	000
14	000S3601;	TBN	000 S

D-10. TO TEST INDEX REGISTER, HLT, MAC, AND NOP

The A and C Registers are cleared and A stored in the Index Register. A and C are OR gated into C and computation halts, displaying the contents of the Index Register in the OPERAND lights. When parity is cleared, a NOP is executed and the contents of the Index Register picked up, incremented by one and restored. Then another MAC and halt are executed.

This process continues each time the parity is cleared. The Ar will show a count, and the Cr a buildup from the right.

Location	Instruction	Symbolic Op Code	Remarks
377	000S1401;	ADD	001
0	001S4540;	CLA	002
1	002S1137;	STA	I. R. 003
2	000S4400I	CLC	001
3	004S0000I	MAC	005
4	006S2400I	NOP	006
5	004S0000I	HLT	004
6	376S0537;	LDA	I. R. 377

D-11. MOVE LINE AND IAM

The Index Register is cleared to zero and line 01 is moved to 00. Then the Index Register is incremented by one and another MCL is executed. This continues through line 36, and then the MCL is changed to a MLX by means of an IAM. Using the Index Register, each line from 00 through 36 is moved to line 07 and the routine then repeats.

If the Breakpoint is down, the program halts after each move and displays the line moved.

Location	Instruction	Symbolic Op Code	Remarks
377	000S0100;	IAC	X N (MCL) I
000	002S0501;	LDA	
1	004S1401;	ADD	
2	010S7100I	X	
3	005S4400;	CLC	N + .020 0002
4	+0200002	N	
5	006S0100;	IAC	
6	010S2501;	IAM	
7	010S2600I	MLX	I 35 37 377
010	003 7501;	TOF	
1	013 7735;	TES	
2	376S1037;	STC	
3	012S0000I	HLT	

D-12. MULTIPLY, DIVIDE AND SQUARE ROOT

This routine executes in line 00, therefore it is not possible to single step and always obtain the correct answer. However, all pertinent operations occur in the first $073)_8$ sector times.

The same number is loaded into the B and C Registers and garbage into A. A multiply for 22-word times is executed, and the result in A compared to the correct result. The overflow is not tested, but it may be observed on the console. After the multiply, if the Breakpoint is up, a divide for 22-word times is executed and the remainder in A compared with +0000000. If the Breakpoint is down, a square root for 21-word times is executed and the remainder in A compared to +0000000. When executing the divide, the comparison is true and the overflow occurs. The square root has a remainder of $-7777777)_8$ and will not compare.

By observing sector time $073)_8$, the results of both the divide and square root may be seen.

Location	Instruction	Symbolic Op Code	Remarks
377	+5252525	X_B	X_B
0	014S7100;	X_A	MCL
1	030S3200;	MUL	S = 22 030
2	+3434343	Y_1	Y_1
3	045 7735;	TES	B.P. 045
4	073S3100;	DIV	S = 22 073 R: (A) = +0000000
5	073S3000;	SQR	S = 21 073 R: (A) = -7777777
6	+0000000	Y_2	Y_2
7	111S0400;	LDC	X_C
010	042S5600;	CAM	Y_1 043
1	+5252525	X_C	X_C
2	377S0701;	LDP	X_A & B 001
3	106S5600;	CAM	Y_2 107
4	107S7500;	TOF	

D-13. RTK, RPT, LAI, WOC AND CIB

After pressing the "I" key and raising the ENABLE switch, the Flexowriter light will come on and a character may be typed. This character will be loaded into the A Register, added to a WOC, and the WOC used to display it on the console for about two seconds. After the WOC, a HLT with a line number of 13)₈ will occur.

When parity is cleared, another character may be entered. The character will come from the tape reader if the Breakpoint is down, and from the keyboard if the Breakpoint is up.

Location	Instruction	Symbolic Op Code	Remarks
377	010 0013;	D	HLT
000	000S4500;	CLA	
1	001S5700;	CIB	
2	004 7735;	TES	B. P.
3	006S5100;	RTK	
4	006S5200;	RPT	
5	+0000377	M	M
6	010 7736;	TES	36
7	005S5501;	LAI	M
010	010S4300;	CLB	
1	014 2110;	LSO	2
2	013S1401;	ADD	
3	377S6000;	WOC	0 377
4	377 0401;	LDC	D
5	016 1101;	STA	\$ + 1

D-14. FLEXOWRITER TYPING AND PUNCHING.

Both lines 05 and 06 must be present for this test. Every possible character from 000 through 377)₈ will be typed, then punched. Some of these are not valid keyboard characters and will not print, but all should be punched.

Location	Instruction	Symbolic Op Code	Remarks
377	001S3706;	TRU	06
0	017S7106;	MCL	→ 06 017
1	002S0406;	LDC	D ₂
2	+0002424	D ₂	D ₂
3	000 6000;	WOC	000
4	005S1406;	ADD	C
5	+0000004	C	C
6	007S5606;	CAM	E
7	000 7000;	E	E
010	000 7501;	TOF	I
1	003 1106;	STA	06
2	376 1105;	STA	05
3	014S0406;	LDC	D ₁
4	+0003232	D ₁	D ₁
5	015 7737;	TES	37
6	376S3705;	TRU	05 376
7	003 0501;	LDA	WOC 0
020	012S7105	MCL	→ 05 012

D-15. DIV, RFU AND RfTf TEST

A DIV is given, followed by a $TES\ 36)_8$ which should be true. Then an RFU and a $TES\ 36)_8$ which should now be false. If the $TES\ 36)_8$ is false, after the DIV, a halt will occur with 50-37 displayed. This means that the RFU did not set either Rf or Tf. When the program runs correctly, a 53-00 is displayed.

Location	Instruction	Symbolic Op Code	Remarks
377	001 7736;	TES	
000	001S5000;	DIU	
1	376S5336;	RFU	
2	004 7736;	TES	
3	001S5036;	DIU	
4	376S5300;	RFU	

D-16. PTU

Two PTU's are executed, each for approximately 3 ms. One has a line number of $37)_8$, the other 00.

Location	Instruction	Symbolic Op Code	Remarks
377	000S7037;	PTU	37
0	377S7000;	PTU	0

D-17. BSO, BSI

After pressing the "I" key, a BSO from line 01 is executed for 3 ms, and as long as the Breakpoint is up, Block Serial Inputs will continue. If the Breakpoint is down, after the first BSO, then BSI's will be executed until it is raised.

Location	Instruction	Symbolic Op Code	Remarks
377	001 7735;	TES	35
0	377S7201;	BSO	
1	377S7301;	BSI	

D-18. FLEXOWRITER FORMAT

If the tapes which are punched in bootstrap binary format are reproduced on a Flexowriter they will appear in serial binary Flexowriter format as shown in Figure 4-2. The type-outs D-1 through D-17 relate directly to paragraphs D-1 through D-17. In this format, H = binary one and 0 = binary zero.

D-1 OHNNNNNNHONHOONHO00000000 000000000000000000000000 H0000HNNHONHO000H00000000 000000000000000000000000 00000HNO0HNO0HNOH00000000 OHNNNNNNNNNNNNNNNNNNNNNNNN H0000HONHO00H00000000H00 000000000000000000000000 H0000H000H00H00H00000H00 OHNNNNNNNNNNNNNNNNNNNNNNNN 00000HNOH00H00H00000H00 H00HNNH000HNNH000HNNH000H 00000H00H00H0000000H00 H0NH00H00H00H00H00H00H H00000H00H00H00000H00 0	D-2 OHNNNNNNHONHO0H0000H00 H0NH00H00H00H00H00H00H HNOH0H0H0H0H0H0H0H0H0H0 0000000HNNH000HNNH0000H00 0000000000000000000000 0	D-3 OHNNNNNNHNNH0000H0000000 OH0HNNH000HNNH000HNNH00H H00000HNNH000H00000H00 H0NH00H00H00H00H00H00H HNOH0H0H0H0H0H0H0H0H0H0 000000HNNH0000H00000000 0000000H000HNNH0000H00 00000000H0000H00000000 0	D-4 HNNNNNNNNH0HNNH0000H00 0000HNNH000H000HNNH00000 OH0HNNH000H000HNNH0000H 0000H00HNNH00HNNH0000H00 H000H00000H0000H0000000 HNO00H00000H0000H0000H00 H00000H0H00HNNH0000H00 00000H0H00HNNH0000H00 H0000H0H00H00H00H00000 OH0HNNH000H00H00H000000 0000000HNNH000HNNH0000H00 0000H0000H0000H0000H00 0	D-5 H00000000HONNNNNH0000H00 H00000HONHO0HNNH0000H00 H000000HNO0HNNH00000H00 0000000HNO0HNNH000000H00 OHNNNNNNNNH000000000000 000000HNNH000H000000H00 OHNNNNNNNNHONNNH0000H00 H00000H00HNNNNNNNNH00H00 H00000H00H00H00H0000000 HNOH0H0H0H0H0H0H0H0H0H0 0000000HNO0H000000H00 H0000000H0000H0000000 H00000000H0000H0000000 0	D-6 OHNNNNNNNNH00HNNH0000H00 H0000HNNH000H0000HNNNNH H0000H00HNNH00H0000H00 H0000H0000HNNH0000H00HNN H00000HNNNNH00H00000H00 0000000000000000000000 000000H0HNNH0000H0000000 HNO0H0000HNNH0000H00H0H H00000HNNH0000000000H00 0H0000H00000H00000H00H0 H0000000HNNH000H00000H00 HNNH0H0HNNH00000H00000 0	D-7 00000000HNNH0HNNH0000H00 H0000HNNH000HNNH0000H00 OHNNNNNNHONH000H00000000 00000H0H0H0H00H00H00000 H0000H0H0H0H00H00000000 H0000H0000HNNNNNNNNH0H00 0000000H00HNNH00000H00 OHNNH0HNNH0H0H0H000H 00000H0H0H0H000H000000 H00000H0H0H0H000H000000 000000HNNH0HNNNNNNNNH00 H0000H00H00H00H00000000 H0000H00H00H00H00000H00 0	D-8 OHNNNNNNHONHO0H00000000 HNNHH00HNOHONHNNH000H00 HNNNNNNNNHONNNNNH0000H00 H00000HNNHONNNNNNNNNH00 H000000HNO0HNNH00000H00 H00000H000HNNH000000H00 H00000H000HNNNNNNNNH00H00 HNNNNNNNNH00HNNH00000H00 0000000000000000000000 00000H00H00H00H00000H00 00000000HNNH00H0000000 00000000HNNH00H00000000 0	D-9 000000000HONNNH00000H00 H0000000000HNNH00000H00 OHNNNNNNHONNNH00000H00 HNO0HNNH00HNNH00HNNH00H 00000H00HNNH00HNNH0000H00 0000000000000000000000 0000000000000000000000 000000HNNH0000H0000000 000000H0000000000000000 000000HNNH0000H0000000 000000H00HNNH00H0000H00 H0H0H0H0H0H0H0H0H0H0H0H 000000HNNH00HNNH0000H00 H0H0H0H0H0H0H0H0H0H0H0H H000000HNNH00H0000H00 H00000H00HNNNNNNNNH0H00 0	D-10 HNNNNNNH0H000HONNNNNH00 H00000H0H000000000000H 00000H0H0H0H00000000H H00000H0H000000000000H 00000000HNNH000000000H H0000000H00H00H00H00H00 00000000HNNH00H00000H0 00000000H00H0000000H00 00000000H00H0000000H00 0	D-11 00000H0H0H000000000000H OHNNNNNNHONHO0H000HNNNNH00 H0000H0HNNHONNNNNNNNNH00 000000HNNHONNNNNH0000H00 00000H000H0H0H0H000000H 00000H000H0H0H0H0000H00 00000H000H0H0H0H0000H00 00000H0H00000000000000H H0000H0000000000000000H H0000H0000000000000000H H0000H0000000000000000H H0000H0000000000000000H H0000H0000000000000000H H0000H0000000000000000H H0000H0000000000000000H 0	D-12 00H000HNNNNNNH0H0000000 00H000H0H0HNNH00000000 HNNNNNNH000HNNH0000H00 H0H0H0H0H0H0H0H0H0H0H0H H0H000H0H0HNNH00000000 H0H00H00H000H0000000000 0000000000000000000000 000HNNH0HNNH00000000000 H0HNNH0HNNH00H00000000 H0H000H0H0HNNNNNNNNH0H00 H0HNNH000HNNH000HNNH000H 0000HNNH000H0H0H0000000 H000H00HNNNNH00H0000000 H0H0H0H0H0H0H0H0H0H0H0H 0	D-13 00000HNNH0000H00H0000H00 OHNNNNNNH0000H000000H00 HNNNNNNNNNNH00000000000 H0000HNNH00HNNH00000H00 H0000H0000H000H00000000 H0000H0000H000H00000000 00000H0HNNH0H0H0000H00 H0000H0000HNNNNNNNNH000 000000000000000HNNNNNN 00000H0H0H0H0H00000000 00000H0H0H0H0H00000000 H0000H0000HNNNNNNNNH0H00 H0000000HNNH0HNNH000000 00000000H00H0H0000000 00000000H00H0H0000000 00000H00000000000H0H00 0	D-14 H0000H0H0HNNNNH00H00H00 H00000H0H000H0H0000H00 HNNNNNNH0H0HNNNNH00H0H00 00000H0H0HNNNNNNNNNNH00 000000000000000H0000000 00000H000H000H0000H0000 HNNNNNNH0000H0000H000H00 000000H000H000H00H0000 0000000000000000000000 0000000000000000000000 H00000000000000000000H 00000000000000000000H H00000H0000H0000H0000H000 00000000000000000000H 00000000000000000000H H00000H0000H0000H0000H00 0	D-15 OHNNNNNNHONHO0H00000000 0000000HNNH0H000HNNNNH00 H00000H000HNNNNNNNNNNH000 OHNNNNNNH0H0H0H0HNNNNH00 0000000HNNH0H0000000000 H0000000HNNNNNNNNNNH0000 0	D-16 OHNNNNNNNNNNH0000000000 H00000000HNNH000HNNNNH00 0	D-17 HNNNNNNNNNNH0HNNH0000H00 OHNNNNNNNNNNH000000H00 H0000000HNNNNNNNNH0H00 0
--	--	---	--	---	--	---	---	--	--	---	---	---	--	---	---	---

Figure 4-2. Serial Binary Flexowriter Format
(Bootstrap Diagnostic Routines)

E. TROUBLESHOOTING

A general guide to the troubleshooting sequence for the PB250 Computer is provided in Figure 4-3. Further information regarding the numbered blocks, is given in the following paragraphs.

E-1. VOLTAGES (BLOCK ①)

Proceed as follows:

- a) Turn on power supply and check meter for NOMINAL voltage reading.
- b) Using a voltmeter take voltage readings on the power busses. If the readings are within 5%, no adjustments should be made. The indicator lamps on the front panel should be lit. If the readings are in excess of 5%, reference must be made to the PS-7G Power Supply Technical Manual, PBC 3006, or the PS-8 Power Supply Technical Manual, PBC 1013, before making adjustments.

E-2. SA-100 (BLOCK ②)

This is an optional module card which is not used in all PB250 Computers. Paragraph H contains full details of this module.

E-3. CLOCK DISTRIBUTION (BLOCK ③)

For pin connections refer to the applicable logic diagram in Section VI and use a Tektronix Type 545A Oscilloscope with 53C and CA Plug-In Units for all waveform analyses. Refer to Figure 4-4A and proceed as follows:

- a) Check the waveform on the CD-100 and one output of the GD-100 module for distributing the general computer clock.




Figure 4-3. Troubleshooting Sequence Block Diagram

- b) Check the waveform on the three outputs of the GD-100 module for the distribution of the memory clock.
- c) Watch for overloaded outputs.

NOTE

There are two marginal test switches on the front of the computer which are used for changing the width of the computer clock and the memory clock. When the TEST 1 switch is in the ON position, it lengthens the memory clock from $0.155\mu\text{sec} \pm 10\%$ to $0.170\mu\text{sec} \pm 10\%$. See Figure 4-4B.

When the TEST 2 switch is in the ON position, it shortens the computer clock width from $0.27\mu\text{sec} \pm 5\%$ to $0.24\mu\text{sec} \pm 10\%$, and shortens the memory clock from $0.155\mu\text{sec} \pm 10\%$ to $0.140\mu\text{sec} \pm 10\%$. See Figure 4-4C.

E-4. PULSE COUNTER AND DISTRIBUTIVE LOGIC (BLOCK ④)


Proceed as follows:

- a) Check the operation of the pulse counter by following the procedures shown below Figure 4-4, waveforms D through H.
- b) Check the output signals of the following pulses and their time relationship to the pulse counter as follows:

$P1, \overline{P1}, P2, \overline{P2}, P3, \overline{P3}, P23, \overline{P23}, P24, \overline{P24}$

(P8-P15), (P16-P23) and (P24-P7)

COMMAND FORMAT



DATA FORMAT


Oscilloscope Settings:

SWEEP A
TIME/CM 0.1 μ sec
TRIGGER P24
VOLTS/CM 10 volts
CHANNEL A Trace Memory Clock. 25B24
CHANNEL B Trace Computer Clock. 25B14

Computer Front Panel Settings:

TEST switch 1 off
TEST switch 2 off

COMMAND FORMAT



DATA FORMAT


Oscilloscope Settings:

SWEEP A
TIME/CM 0.1 μ sec
TRIGGER P24
VOLTS/CM 10 volts
CHANNEL A Trace Memory Clock. 25B24
CHANNEL B Trace Computer Clock. 25B14

Computer Front Panel Settings:

TEST switch 1 ON
TEST switch 2 off

COMMAND FORMAT



DATA FORMAT


Oscilloscope Settings:

SWEEP A
TIME/CM 0.1 μ sec
TRIGGER P24
VOLTS/CM 10 volts
CHANNEL A Trace Memory Clock. 25B24
CHANNEL B Trace Computer Clock. 25B14

Computer Front Panel Settings:

TEST switch 1 off
TEST switch 2 ON

COMMAND FORMAT



DATA FORMAT

Oscilloscope Settings:

SWEEP A
TIME/CM *0.1 μ sec
TRIGGER P24
VOLTS/CM 10 volts
CHANNEL A Trace F1, 2A14
CHANNEL B Trace P24, 3E4


Computer Front Panel Settings:

TEST switch 1 off
TEST switch 2 off

* Calibrated to one word time.

Figure 4-4. Clocks and Pulse Counter Waveforms (Sheet 1 of 2)

COMMAND FORMAT



DATA FORMAT

Oscilloscope Settings:

SWEEP A
TIME/CM *0.1 μ sec
TRIGGER P24
VOLTS/CM 10 volts
CHANNEL A Trace F2, 2A22
CHANNEL B Trace P24, 3E4


Computer Front Panel Settings:

TEST switch 1 off
TEST switch 2 off

* Calibrated to one word time.

COMMAND FORMAT

F3



DATA FORMAT

Oscilloscope Settings:


SWEEP A
TIME/CM *0.1 μ sec
TRIGGER P24
VOLTS/CM 10 volts
CHANNEL A Trace F3, 3A14
CHANNEL B Trace P24, 3E4

Computer Front Panel Settings:

TEST switch 1 off
TEST switch 2 off

* Calibrated to one word time.

COMMAND FORMAT



DATA FORMAT

Oscilloscope Settings:

SWEEP A
TIME/CM *0.1 μ sec
TRIGGER P24
VOLTS/CM 10 volts
CHANNEL A Trace F4, 3A22
CHANNEL B Trace P24, 3E4


Computer Front Panel Settings:

TEST switch 1 off
TEST switch 2 off

* Calibrated to one word time.

COMMAND FORMAT

F5



DATA FORMAT

Oscilloscope Settings:

SWEEP A
TIME/CM *0.1 μ sec
TRIGGER P24
VOLTS/CM 10 volts
CHANNEL A Trace F5, 5A14
CHANNEL B Trace P24, 3E4

Computer Front Panel Settings:

TEST switch 1 off
TEST switch 2 off

* Calibrated to one word time.

Figure 4-4. Clocks and Pulse Counter Waveforms (Sheet 2 of 2)

E-5. CHECKING sSc GATE (BLOCK ⑤)

Without the sector counter plugged in, check the waveform of sSc. It should be true during P7 and P15. Replace the sector counter and check its counting ability by observing the Sr output and triggering the oscilloscope from the Cs gate. The Cs gate outputs should be 3.072 milliseconds apart. After satisfactory locking on one machine cycle, expand the waveform and check the counting, sector by sector.

E-6. MEMORY AND REGISTERS (BLOCK ⑥)

Full details of changing or adjusting delay lines are given in paragraph F, below.

E-7. MEMORY OK, CHECK FILL OPERATION (BLOCK ⑦)

Proceed as follows:

- a) Turn the FILL switch (Figure 1-2) to ON position and check that ⑦ blocks computation by locking the machine in Phase I ($\overline{E}c\overline{R}c$).
- b) Check the sector counter to see if ⑦ is synchronizing via Qg, the two sector numbers P23 < P16.
- c) Check the 06 flip-flop. It should be on for (P16-P23) once per machine cycle.

E-8. MEMORY NOT OK (BLOCK ⑧)

Change or adjust delay line. Refer to paragraph F, below, for details on changing or adjusting magnetostrictive delay lines.

E-9. FLEXOWRITER (BLOCK ⑨)

For complete details of the Flexowriter, refer to the Flexowriter Technical Manual, PBC 1016.

E-10. COMMANDS USED IN BOOTSTRAP (BLOCK ⑩)

Use the individual bootstrap diagnostic routines described in paragraph D, above. These routines may be correlated using the oscilloscope and the particular logic diagram provided in Section VI.

E-11. INPUT DEVICE (BLOCK ⑪)

Refer to the applicable technical manuals for the Flexowriter, PBC 1016, High-Speed Reader, PBC 1010, Magnetic Tape Unit, PBC 1014, or the High-Speed Buffer Register, PBC 1007.

E-12. CHECK COMMANDS AND SEQUENCE USED BY LOADER (BLOCK ⑫)

If the input devices have been ascertained as operative, use the individual bootstrap diagnostic routines described in paragraph D, above.

E-12. CHECK MEMORY LINE 05 (BLOCK ⑬)

Change or adjust memory line 05. Refer to paragraph F, below, for details on changing or adjusting magnetostrictive delay lines.

E-14. CHECK MEMORY LINE 06 (BLOCK ⑭)

Change or adjust memory line 06. Refer to paragraph F, below, for details on changing or adjusting magnetostrictive delay lines.

E-15. CHECK TD-100 MODULES (BLOCK ⑮)

These modules are the output cards used to operate the Flexowriter. Refer to Table 6-1 for the locations of TD-100 module cards and the applicable logic diagram for test points.

E-16. CHECK FLEXOWRITER (BLOCK ①⑥)

For complete details of the Flexowriter, refer to the Flexowriter Technical Manual, PBC 1016.

E-17. CHECK WOC COMMAND (BLOCK ①⑦)

To check this command, refer to the bootstrap diagnostic routine described in paragraph IV D; above.

E-18. TEST ROUTINE (BLOCK ①⑧)

Refer to the individual bootstrap diagnostic routines in paragraph IV D above, and eliminate the marginal components.

E-19. CHANGE LINE (BLOCK ①⑨)

Change or adjust delay line. Refer to paragraph F, below for details on changing or adjusting magnetostrictive delay lines.

F. ADJUSTMENT OF MAGNETOSTRICTIVE DELAY LINES

The magnetostrictive delay lines are pre-adjusted at the manufacturer's facility and will not normally require adjustment in the field. However, should adjustment appear necessary, it is advisable to contact the Packard Bell Computer representative. The basic procedure for setting amplifier gain, dc level, and magnetostrictive delay time, is as follows.

F-1. READ AMPLIFIER, DC LEVEL ADJUSTMENT

- a) Temporarily connect test point TP 2 to ground, to clear the memory lines.
- b) Calibrate the gain on the plug-in vertical amplifier of the oscilloscope.
- c) The dc level present at test point TP 1 should be -1.3 volts.
- d) For means of adjustment, refer to Figure 4-5.




Figure 4-5. Adjustment of Read Amplifier

F-2. READ AMPLIFIER, GAIN ADJUSTMENT

- a) Fill the line with information by temporarily connecting test point TP 2 to the output of the pulse counter (pin number 3E6, Figure 4-8). P24
- b) The displayed information at test point TP 1 should be as shown in Figure 4-6. The information signal should be at an amplitude of 2.4 volts. For means of adjustment, refer to Figure 4-5.





Figure 4-6. Read Amplifier Gain Adjustment (Waveform)

F-3. DELAY LINE LENGTH ADJUSTMENT

- a) Fill the line with information by temporarily connecting test point TP 2 to the output of the sector counter (pin number 3E1, Figure 4-8).
- b) Use a dual trace oscilloscope input with alternate sweep and trigger. Trigger the sweep from the computer clock.
- c) With channel B of the vertical amplifier of the oscilloscope, observe the memory clock signal.

- d) With channel A of the vertical amplifier of the oscilloscope, observe test point ~~TP 2~~ or TP 3 of the subject magnetostrictive delay line. The display should be shown in Figure 4-7.
- e) Adjust the length of the delay line by moving the center of the spread in trigger transition time so that it locates in the center of the positive period of the memory clock. For means of adjustment, refer to Figure 4-5.



Oscilloscope Settings:

SWEEP	A
TIME/CM	0.1 μ sec
TRIGGER	P24 / FS
VOLTS/CM	5 volts
CHANNEL A Trace	Memory Clock. 19E6
CHANNEL B Trace	TP3-MSR-1 Module.

Computer Front Panel Settings:

TEST switch 1	off
TEST switch 2	off

Figure 4-7. Delay Line Adjustment

G. TEST POINT FUNCTIONS

Mounted on the left side of the PB250 Computer is a panel of fourteen test points (Figure 4-8) located in row "E", connector numbers two and three. The function of these test points is to make readily available certain terms for programming, maintenance, and troubleshooting analysis with an oscilloscope. These terms are shown in Table 4-5.

Table 4-5 (Sheet 1 of 3)

TEST POINT FUNCTIONS

Location	Term	Description
2E1	Ar	The A Register read flip-flop. This point will display the contents of the A Register.
2E2	Br	The B Register read flip-flop. This point will display the contents of the B Register.
2E3	Ir	The Instruction Register read flip-flop. This point will display the contents of the Instruction Register, which includes the Index Register.




Figure 4-8. Test Points

Table 4-5. (Sheet 2 of 3)

TEST POINT FUNCTIONS

Location	Term	Description
2E4	Vg	The command gate. This point will display the contents of the line from which the computer is receiving its instructions.
2E5		Blank test point.
2E6	Cs	The cycle trigger. This pulse occurs once every machine cycle (approximately three msec) and is used for sync output to the oscilloscope. Pulse begins sweep at sector 000 during memory cycle.
2E7	GND	This point is computer ground.
3E1	Sr	The sector counter read flip-flop. This point will display the counting of the sector counter and also the input buffer.

Table 4-5. (Sheet 3 of 3)

TEST POINT FUNCTIONS

Location	Term	Description
3E2	Cr	The C Register read flip-flop. This point will display the contents of the C Register.
3E3	Fg	The "Fetch" gate. This point displays the data coming from the memory.
3E4	P24	The twenty-fourth pulse of the word counter. This is used to reference the display of a word on the oscilloscope.
3E5		Blank test point.
3E6	F5	The output of F5 is used to provide output for sync of the oscilloscope. F5 occurs during time P16 through P23.
3E7	GND	This point is computer ground.

G-1. USE OF OSCILLOSCOPE

The recommended oscilloscope is a Tektronix Type 545A with delay sweep. The required preamplifier is a Type CA plug-in unit for the dual channels. Refer to the applicable manufacturer's manual for details of operation of oscilloscope and preamplifier.

Calibrate the preamplifier and adjust the test probes. Ground the oscilloscope to the computer by means of a lead from the oscilloscope connected to the computer ground (2E7 or 3E7, Figure 4-8). Connect the sync from cycle trigger (2E6) to the oscilloscope sync input A or B.

Use the following procedure for preliminary adjustment. After the computer has been turned on (see paragraph III B, page 3-1, attach the oscilloscope probes to P24 (3E4). By adjusting the calibration knob of the TIME/CM control, position P24 to occur where indicated on the format pattern, on the oscilloscope screen (see Figure 4-9). If there is no format pattern, remove probe from P24 (3E4) and hook it to F1 (1A35) and calibrate until there are three bits per cm or grid line. This will establish a one-word reference on the oscilloscope. Figure 4-9 shows the P reticle format with a modified P24 pulse waveform added. The reticle is an optional item and may be purchased from Packard Bell Computer, Los Angeles, California.

G-2. A, B, AND C REGISTERS

The A, B and C Registers may be observed for analyzing programs and may be used in isolating possible malfunctions in the equipment. By using one oscilloscope probe on P24 and synchronizing on single cycle, it is possible by means of the delay sweep of the oscilloscope, to view the contents of the A, B, or C Register during a machine cycle. The operation of the computer may be single cycled by having the Flexowriter ENABLE switch (see Flexowriter Technical Manual, PBC 1016) down, and pressing the C key once for each machine command. This allows the operator to analyze the contents

of the registers, as each cycle represents the reading and execution of one command.

By changing the sync input to different terms, the operation may be viewed during a particular command. Selection of a sync pulse ensures that the display of the registers viewed on the oscilloscope is occurring during the subject operation. For instance, a division may be viewed closely by synchronizing on the divide gate.

H. SA-100 SINEWAVE AMPLIFIER

The SA-100 sinewave amplifier module shown in Figure 4-10, is a tuned class C amplifier used for synchronization of a PB250 Computer system consisting of one or more computers and their peripheral equipment. Figure 4-11 shows an example of a distribution system from an SA-100 module to a PB250 Computer system consisting of three computers (one master and two slaves) each with a Memory Unit and two High-Speed Buffers.

The SA-100 accepts the two megacycle sinewave generated by the oscillator section of an XCG-101 module, amplifiers and distributes it to the various units which comprise a PB250 system. The output of the SA-100 is processed in each unit by the shaper section of the XCG-101 module to produce computer and memory clock signals. Distribution of the SA-100 output is established to allow synchronization of the clock signals within 0.01 microsecond between the computer system units. Specifications of the SA-100 are given in Table 4-6.





Figure 4-10. SA-100 Sinewave Amplifier schematic



Symbols:

[X] XCG101

Coaxial
Distribution
Cable

• Connector

○ Fan-out
Junction

□ Junction
Box

All dimensions are in feet

Figure 4-11. SA-100 Clock Distribution

Table 4-6

SA-100 SPECIFICATIONS

Requirements	Measurements
Input (sinewave with the following characteristics)	
Frequency	2Mc
Amplitude	3.5 to 5.5 volts rms
Impedance	4.3 kilohms at 2Mc
Output (at maximum load)	
Number of XCG shapers	12
Distribution cabling capacitance	1500
Power	
-12v	22ma
+ 6v	6ma

H-1. DISTRIBUTION CABLING

The first cable junction is at the socket of the SA-100, with a maximum fan-out of four primary lines. Any one of the primary lines may in turn have one junction with a maximum fan-out of six secondary lines. Where a primary line fans out into two secondary lines only, each secondary line is allowed a third junction with a fan-out of two tertiary lines.

Applicable cabling details are as follows:

- a) All connections are made with Microdot 95-3920 coaxial cable ($Z_o = 95$ ohms, capacitance per foot = $13\mu\text{f}$).
- b) Total cable length in distribution system is a maximum of 110 ft.
- c) Cable length from the SA-100 to any load point is a maximum of 24 ft.

H-2. FINAL ADJUSTMENT

After the clock system is installed and turned on, the SA-100 is first tuned for maximum output by means of variable inductor L1 (see Figure 4-12). The output amplitude is then set to 12 volts peak-to-peak by means of potentiometer R3 (see Figure 4-12).




Figure 4-12. SA-100 Printed Wiring Assembly

To tune the SA-100 module for maximum output, it is necessary to remove the locking screw from the variable inductor L-1. After the required adjustment has been made, the locking screw must be replaced.

V. PARTS LIST

The PB250 Computer Assembly is shown in Figure 5-1. The number assigned to each subassembly or part in the figure corresponds to the number in the Figure and Index column of the Parts List in Table 5-1.

Information concerning parts and procurement may be obtained from the Packard Bell Computer Corporation, Los Angeles 25, California.

Table 5-1. (Sheet 1 of 2)


PB250 COMPUTER ASSEMBLY, PARTS LIST

Figure and Index	Part Description	Ref. Desig.	PBCC Part Number	Qty	Usable On Code
Fig. 5-1	PB250 ASSY		502617	1	
1, 2	. HANDLES ASSY		500033	1	
3	. FRAME ASSY, Right		502480	1	
4	. FRAME ASSY, Left		502464	1	
5	. POST, Center		502203	1	
6	. PLATE ASSY, Connector		502585	1	
7	. COVER, Front		502228	1	
8	. MOUNT ASSY, Time Indicator		504554	1	
9	. COVER, Standard Wiring		502487	5	
10	. COVER, Offset Wiring		502596	1	
11	. MODULE, Crystal Clock Generator, XCG-101		506521	1	
12	. MODULE, Clock Driver, CD-100		502692	1	
13	. MODULE, Gate Driver, GD-100		502492	6	
14	. MODULE, Driver, TD-100		502473	4	
15	. MODULE, Emitter-Follower, EF-100		502454	5	
16	. MODULE ASSY, Memory, 1 Word, MSR-2		504398-11-23	3	
17	. MODULE, Flip-Flop, TF-100		502433	17	
18	. MODULE ASSY, Memory, 16 Word, MSR-1		504276-191	1	
19	. MODULE, Diode Gate, DG-102		502336	29	
20	. MODULE, Diode Gate, DG-101		502321	38	
21	. MODULE, Diode Gate, DG-100		502334	16	
22	. MODULE, Filter Card, FC-100		504580	3	
23	. MODULE, Emitter-Follower, EF-101		504625	4	
24	. SCREW, Pan Head, No. 4-40 x 7/16		503505-7-2	16	
25	. SCREW, Pan Head, No. 6-32 x 5/16		503507-5-2	10	
26	. SCREW, Flat Head, No. 6-32 x 1/4, csk 100°		503506-4-2	48	
27	. SCREW, Flat Head, No. 8-32 x 7/16, csk 100°		503508-7-2	8	
28	. SCREW, Pan Head, No. 8-32 x 5/16		503509-5-2	10	
29	. SCREW, Pan Head, No. 6-32 x 1/2		503507-8-2	2	
30	. WASHER, Flat, No. 6		503519-4-2	2	
31	. SCREW, Flat Head, No. 6-32 x 7/8, csk 100°		503506-14-2	4	
32	. Deleted				
33	. CABLE, AC Power		504263	1	
34	. BUSHING		503149-10	1	
35	. BUSHING		503149-7	1	
36	. RELAY		503193	1	
37	. CABLE ASSY, Power Supply, PB250		504596	1	
38	. SLEEVING, Spiral Wrap		503077-2	AR	
39	. CORD, Black Lacing		503216-2	AR	
40	. SOLDER (QQ-S-571, Type SN60)			AR	
41	. WIRE, Stranded, Teflon Insulation		503045-24	AR	
42	. WIRE, 24 AWG, Solid, Teflon Insulation		503089-24	AR	
43	. CLAMP, Cable		503018-7	4	
44	. WIRE, 16 AWG, Stranded, Teflon Insulation		503091-16-2	AR	
45	. WIRE, 24 AWG, Stranded, Teflon Insulation		503091-24-2	AR	
46	. WIRE, 16 AWG, Stranded, Teflon Insulation		503045-16	AR	
47	. WIRE, 16 AWG, Stranded, Teflon Insulation		503091-16-4	AR	
48	. SLEEVING, Plastic, No. 24		503047-24	AR	

Table 5-1. (Sheet 2 of 2)


PB250 COMPUTER ASSEMBLY, PARTS LIST

Figure and Index	Part Description	Ref. Desig.	PBCC Part Number	Qty	Usable On Code
Fig. 5-1					
49	. SLEEVING, Plastic, No. 22		503047-22	AR	
50	. SLEEVING, Plastic, No. 24		503092-24-2	AR	
51	. SLEEVING, Plastic, No. 24		503092-24-1	AR	
52	. TERMINAL, Solderless		503122-1	3	
53	. TERMINAL, Solderless		503122-2	10	
54	. WASHER, Lock, Flat, Internal Tooth, No. 6		503520-6-2	14	
55	. TERMINAL, Standoff, Molded, (modified) .		505060	2	
56	. DIODE, IN2069		503178	2	
57	. SLEEVING, Plastic, No. 16		503047-16	AR	
58	. WIRE, Solid Uninsulated No. 16		503048-16	AR	
59	. SLEEVING, Plastic, Clear, No. 14		503092-14-1	AR	
60	. RESISTOR, 6.8k $\pm$ 5%, 1/4 w.		503100-682	18	
61	. RESISTOR, 2.7k $\pm$ 5%, 1/4 w.		503100-272	6	
62	. RESISTOR, 5.6k $\pm$ 5%, 1/4 w.		503100-562	25	
63	. RESISTOR, 15k $\pm$ 5%, 1/4 w		503100-153	1	
64	. RESISTOR, 18k $\pm$ 5%, 1/4 w		503100-183	5	
65	. NAMEPLATE, Escutcheon		504532	1	
66	. MODULE ASSY, Memory, 256 Words, MRS-1		504276-3071	3	
67	. RESISTOR, 1k $\pm$ 5%, 1/4 w		503100-102	3	
68	. RESISTOR, 1.5k $\pm$ 5%, 1/4 w		503100-152	8	
69	. RESISTOR, 1.2k $\pm$ 5%, 1/4 w		503100-122	2	
70	. DIODE, Germanium, High Speed		503050	5	
71	. RESISTOR, 1.8k $\pm$ 5%, 1/4 w		503100-182	1	
72	. MODULE ASSY, Memory, 1 Word, MSR-2 .		504398-11-24	2	
73	. RESISTOR, 10k $\pm$ 5%, 1/4 w		503100-103	8	



NOTES: UNLESS OTHERWISE SPECIFIED:

2. ALL MODULES TO BE INSTALLED AT FINAL CHECKOUT OF THE UNIT.
3. MODULES (ITEM 11 THRU 23) ARE LOCATED PER PB 250 MODULE LOCATION DIAGRAM (350-104393) AND ARE INDICATED BY THE MODULE TITLE ON THE RESPECTIVE CONNECTOR. MODULE TITLES ARE FOR REFERENCE ONLY AND DO NOT APPEAR ON ACTUAL ASSEMBLY.
4. POINT TO POINT WIRING TO BE PER PB 250 WIRE LIST (954-1A4275).
5. TO ENSURE GOOD ELECTRICAL GROUND CONNECTION THE CENTER POST, CONNECTOR PLATE, SCREW, LOCK WASHER AND TERMINALS MUST BE BURNISHED CLEAN.
6. REFERENCE DRAWINGS:
 - 350-104244, PB 250 CONNECTOR LOCATION DIAGRAM.
 - 350-104593, PB 250 MODULE LOCATION DIAGRAM.
 - 756-104597, PB 250 A.C. POWER SCHEMATIC DIAGRAM.
 - 369-104985, PB 250 D.C. POWER INSTALLATION.
7. FOR INSTALLATION OF ITEMS 57, 58, 59 SEE DWG NO. 369104985.
8. FOR INSTALLATION OF ITEMS 41 & 42 THRU 44 SEE INSTALLATION DWG 350-105623.
9. SERIAL NO. TO BE STEEL STAMPED IN AREA APPROX AS SHOWN.
10. THIS UNIT TO BE WIRED PER WIRE LIST 954-1A4279R.



VI. LOGIC DIAGRAMS

This section contains logic layout diagrams of the PB250 Computer. Table 6-1 identifies the module location with the logic layout sheet pertaining to the location of each module, and the type of module.

These logic diagrams may be used in conjunction with the module schematic diagrams in Section VII.

Table 6-1. (Sheet 1 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
✓ 1A	26, 35, 67	DG-102
✓ 2A	26	TF-100
✓ 3A	26	TF-100
✓ 4A	26, 28, 60, 67	✓ DG-101
✓ 5A	26, 28	TF-100
✓ 6A	28, 29	DG-100
✓ 7A	29	MSR-2
8A		
✓ 9A	26, 27, 29, 60, 67	EF-101
✓ 10A	27, 31, 74	✓ GD-100
✓ 11A	27, 32	DG-101
✓ 12A	27, 32, 74	DG-102
✓ 13A	30, 33	✓ DG-101
✓ 14A	27, 28, 14, 69	✓ DG-101
✓ 15A	27, 68, 69, 73	✓ DG-101
✓ 16A	68	✓ DG-101
✓ 17A	27, 60, 67, 68, 69	DG-102
✓ 18A	46, 67, 69, 73	EF-100
✓ 19A	36, 37, 38, 69	EF-100
✓ 20A	27, 69, 72	✓ GD-100
✓ 21A	26, 30, 67, 72	✓ DG-101
X 22A	26, 30	EF-101
✓ 23A	25, 67	FC-100
✓ 24A	25, 67	FC-100

Table 6-1. (Sheet 2 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
✓25A	25, 67	FC-100
✓26A	47	✓ DG-101
✓27A	47	DG-102
✓28A	47	✓ DG-101
✓29A	47	DG-102
✓32A	77	✓ GD-100
✓33A	77	✓ GD-100
✓1B	34, 35	DG-101
✓2B	34	MSR-2
3B		
✓4B	31, 34	✓ DG-101
✓5B	26, 31, 34, 44, 74	DG-102
✓6B	31	DG-100
✓7B	31	TF-100
✓8B	31, 46	✓ DG-101
✓9B	33, 46	✓ DG-101
✓10B	33, 46	DG-100
✓11B	33, 46	TF-100
✓12B	46	TF-100
✓13B	33, 60	DG-102
✓14B	28, 60	✓ DG-101
✓15B	27, 47, 60, 74	DG-102
✓16B	44, 47, 60	✓ DG-101
✓17B	26, 60, 74	✓ GD-100

Table 6-1. (Sheet 3 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
✓18B	44, 69	✓ DG-101
✓19B	36, 37, 38, 39, 40	EF-100
✓20B	66	DG-100
✓21B	66	TF-100
✓22B	24	CD-100
✓23B	24	EF-101
✓24B	24	SA-100
✓25B	24	XCG-101
X 26B	59, 75	EF-101
✓27B	59, 64, 72	✓ DG-101
✓28B	47, 64	✓ DG-101
✓29B	47	✓ DG-101
✓30B	47	DG-102
✓31B	59, 62	✓ DG-101
✓32B	59	✓ DG-101
✓33B	59	✓ DG-101
✓34B	59, 64, 71, 72	DG-102
✓35B	59, 64	✓ DG-101
✓36B	64, 71	✓ DG-101
✓37B	71, 72	✓ DG-101
✓38B	62, 71	✓ DG-101
✓39B	71	DG-102
✓40B	59, 71	✓ DG-101
✓41B	71	✓ DG-101

Table 6-1. (Sheet 4 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
✕ 42B	71	DG-101
✕ 43B	63, 76	DG-101
✕ 44B	76	TF-100
✕ 45B	63, 65, 76	DG-102
✕ 46B	63, 65	DG-101
✕ 47B	63, 65	DG-101
✕ 48B	63, 65	DG-101
✕ 49B	63	EF-101
✓ 1C	35, 37	DG-100
✓ 2C	32, 35, 36, 37	DG-102
✓ 3C	35, 37	TF-100
✓ 4C	36, 37	DG-100
✓ 5C	36	TF-100
✓ 6C	36, 37, 42, 43	DG-102
✓ 7C	36, 37	DG-100
✓ 8C	36, 37	TF-100
✓ 9C	36, 37, 38	DG-100
✓ 10C	37, 38, 43, 49	DG-102
✓ 11C	38, 43	TF-100
✓ 12C	43	DG-100
✓ 13C	41, 42	TF-100
✓ 14C	41, 42	DG-100
✓ 15C	27, 40, 42, 43, 60, 61	DG-102
✓ 16C	40, 41	DG-100

Table 6-1. (Sheet 5 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
✓ 17C	39, 40, 41, 42, 58, 60, 61	DG-102
✓ 18C	39, 40	DG-100
✓ 19C	39, 40	TF-100
✓ 20C	40, 76, 59, 51	DG-102
✓ 21C	42, 43, 45, 53, 61, 73	DG-102
✓ 22C	27, 44, 45, 66	DG-102
✓ 23C	40, 41, 42, 43, 45	EF-100
✓ 24C	44, 45, 60	DG-102
✓ 25C	44	EF-100
✓ 26C	70	TD-100
X 27C	75	GD-100
✓ 28C	62, 63	MSR-1 (191 μ sec)
✓ 29C	62	MSR-1
✓ 30C	62, 63	MSR-1
✓ 31C	62	MSR-1
✓ 32C	62	MSR-1
✓ 33C	62	MSR-1
✓ 34C	62	MSR-1
✓ 35C	62	MSR-1
✓ 1D	49	DG-101
✓ 2D	37, 49, 59	DG-102
✓ 3D	49	DG-101
✓ 4D	49, 73	DG-101
✓ 5D	36, 49, 51	DG-102

Table 6-1. (Sheet 6 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
✓6D	49, 51	✓ DG-101
✓7D	49	MSR-2
8D		
✓9D	49, 51	TF-100
✓10D	49, 51, 53	DG-102
✓11D	51	✓ DG-101
✓12D	51, 61	DG-102
✓13D	51, 55	✓ DG-101
✓14D	51	MSR-2
15D		
✓16D	58, 61	DG-100
✓17D	58, 61	DG-100
✓18D	53, 61	TF-100
✓19D	53, 61, 76	DG-102
✓20D	53	✓ DG-101
✓21D	53, 61	✓ DG-101
✓22D	53	MSR-2
23D		
✗ 24D	43, 76	TF-100
✗ 25D	45	EF-100
✓26D	70	✓ TD-100
27D		
✓28D	62, 64	MSR-1
✓29D	62	MSR-1
✓30D	62	MSR-1

Table 6-1. (Sheet 7 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
✓ 31D	62, 64	MSR-1
✓ 32D	62	MSR-1
✓ 33D	62	MSR-1
✓ 34D	62	MSR-1
✓ 35D	62, 65	MSR-1
1E		
2E		Test jack
3E		Test jack
4E		
✓ 5E	46	DG-100
✓ 6E	46	TF-100
✓ 7E	47	DG-101
✓ 8E	49, 51, 55	EF-101
✓ 9E	54, 55, 56, 76	DG-102
✓ 10E	54, 55	DG-101
✓ 11E	54, 55	✓ DG-101
✓ 12E	55	DG-101
✓ 13E	49, 51, 54, 57, 58	DG-102
✓ 14E	56, 67	DG-102
✓ 15E	24, 57, 58	DG-102
✓ 16E	56, 58	DG-100
✓ 17E	56, 58	TF-100
✓ 18E	57	DG-101
✓ 19E	24, 53	EF-101

Table 6-1. (Sheet 8 of 8)

MODULE LOCATIONS IN LOGIC DIAGRAMS

Location	Sheet	Type
✓ 20E	24	✓ GD-100
21E		
22E		Terminal strips
23E		Terminal strips
24E		Terminal strips
25E	67, 70	
✓ 26E		✓ TD-100
✓ 27E		✓ TD-100
28E		
29E		
30E		

B. L.	E. O. NO.	REV. LTR.	REVISION	BY	DATE	APP.	CHK
NO	---	Q	(HISTORY RECORDED L THRU Q) COVER PAGE REVISED. CHANGED PER EDR #338. IDENTIFIED PAGES AND REV OF THIS DWG WITH CHG LETTERS CORRESPONDING TO WIRE LIST CHGS. RELEASED.	RH	7/14/61		
NO	---	R	CHANGED PER DCR 1190. (DELETED SHT. 68)	HMA	7/3/61		
NO	---	S	REVISED (PER DCR NO. 1349)	FG	12/7/61		
NO	---	T	REVISED (PER DCR'S 1522 & 1051) SH. NO. CHANGES NOTED ON ED	K.W.	2/5/62		

SH 1 OF 77
 505782

COVER SHEET FOR PB-250 LOGIC LAYOUT DIAGRAM

THIS DRAWING CONSISTS OF 77 SHEETS:

1) TITLE PAGE

2 & 3) REVISION INDEX

4) ALPHABETICAL INDEX SHEET

5 THRU 77) LOGIC

RELEASED ON E.O. #680-104873/REV. 10 DATED 7/10/61

MAT'L		BASIC MODEL	SCALE	NOTES: UNLESS OTHERWISE NOTED 1. TOLERANCES: .XX ± .03 .XXX ± .010 ANGULAR ± 1/4° 2. BREAK SHARP EDGES APPROX. .010 3. REMOVE ALL BURRS 4. MACHINED FINISHES TOG
FINISH		NEXT ASSY.	REF.	
APP.	J.W.W. 3/15/61	PACKARD BELL COMPUTER CORP. LOS ANGELES 25, CALIFORNIA		
CHECK	K.A.B. 3/15/61	PB-250 LOGIC LAYOUT		
DR. BY	H.M. 3/14/61	DIAGRAM		DO NOT SCALE DWG. 505782 SH. 1 OF 77 CHG.

REVISION INDEX SHEET						DWG NO. 505782		REF T
						SHEET NO. 2		
SHEET	REVISION	SHEET	REVISION	SHEET	REVISION	SHEET	REVISION	
1	T	19	T	37	T	55	T	
2	T	20	T	38	T	56	T	
3	T	21	DELETED PER REV E	39	T	57	T	
4	T	22	T	40	T	58	T	
5	T	23	T	41	T	59	T	
6	T	24	T	42	T	60	T	
7	T	25	T	43	T	61	T	
8	T	26	T	44	T	62	T	
9	T	27	T	45	T	63	T	
10	T	28	T	46	T	64	T	
11	T	29	T	47	T	65	T	
12	T	30	T	48	T	66	T	
13	T	31	T	49	T	67	T	
14	T	32	T	50	T	68	T	
15	T	33	T	51	T	69	T	
16	T	34	T	52	T	70	T	
17	T	35	T	53	T	71	T	
18	T	36	T	54	T	72	T	

[illegible]

REF
T

SHEET NO. 3

[illegible]

PBC 335

PB 250 ALPHABETICAL INDEX

Function	Page	Function	Page	Function	Page
Ae	49	Hsg	72	$\overline{R1} - \overline{R8}$	31
Ar	49	Ig, $\overline{Ig}$	60	$\overline{R1} + \overline{T1} + \overline{S1} + \overline{U1}$	25
Aw	49	Ir, Iw	34	$\overline{R2} + \overline{T2} + \overline{S2} + \overline{U2}$	25
Be	51	Is	33	$\overline{R3} + \overline{T3} + \overline{S3} + \overline{U3}$	25
Br	51	Jg, Jo-J28	71	$\overline{R4} + \overline{T4} + \overline{S4} + \overline{U4}$	25
Bw	51	Kg, $\overline{Ka}$	47	$\overline{R5} + \overline{T5} + \overline{S5} + \overline{U5}$	25
Bg, $\overline{Bg}$	68	K1 K2 K3	46	$\overline{R6} + \overline{T6} + \overline{S6} + \overline{U6}$	25
$\overline{Bp}$	25, 61, 71	Lg	44	$\overline{R7} + \overline{S7} + \overline{U7}$	25
$\overline{B1}$	61	LPC, LP1-LP8	70	$\overline{R8} + \overline{S8} + \overline{U8}$	25
$\overline{B4}$	38	LTC, LT1-LT6	70	$\overline{Rc}, \overline{Rc}$	25
$\overline{B5}$	36	Lo, L1	43	Rc, $\overline{Rc}$	31
$\overline{B6}$	36, 38	L2	42	Rf, $\overline{Rf}$	66
Ca	56	L3	41	Rf $\overline{Tf}$	67
Ce	53	L4	40	Rf Tf	67
Clock Dist.	24	L5	39	$\overline{S1} \dots \overline{S8}$	25
Cog, Cpg	69	$\overline{M1}, \overline{M2}$	66	Sc, $\overline{Sc}$	28
Cr	53	Mog-M7g	45	Sp, $\overline{Sp}$	76
Cw	53	Mor-M15r	62	Sr, $\overline{Sr}$	29
Cycle Sync	76	Mow, M4w	63	Sw, $\overline{Sw}$	29
Dg, $\overline{Dg}$	57	M1w, M7w	64	$\overline{T1} \dots \overline{T6}$	25
Ec	31	M15w	65	$\overline{Tb}$	25
(Ec $\overline{Rc}$), ($\overline{Ec}$ Rc)	74	Nog-N7g	44	$\overline{Tc}$	25
Eg	32	Oc	35	Tf, $\overline{Tf}$	66
$\overline{Et}$	25, 34, 35,	Of	58	Tg	70
	46, 61,	Og, O1	38	$\overline{U1} \dots \overline{U8}$	25
$\overline{Et}$	67,	O2, O3	37	Vg, $\overline{Vg}$	47
$\overline{Et} + (\overline{Rf} Tf)$	25, 31	O4, O5, O6	36	Wg, WXg	60
Fg, Fg, Gdg	59	(05 + 03)	73	Xg, $\overline{Xg}$	55
$\overline{F1}$	25, 30, 36,	(06 05 03)	73	Yg, $\overline{Yg}$	54
	38, 64, 65	(06 05 04 03 02)	73	Zg, $\overline{Zg}$	54
$\overline{F1}$	25, 31, 64	(06 05 04 03 02)	73		
F1-F5	26	P1, $\overline{P1}$	27		
(F1 F2)	74	P2, $\overline{P2}$	27		
(F1 F2 F3)	28	P3, $\overline{P3}$	27		
(F3 F4 F5)	74	(P8-P15)	26		
Gdg	59	(P16-P23)	26		
Gsg	72	P23, $\overline{P23}$	27		
		P24, $\overline{P24}$	27		
		(P24-P7)	27		
		Pc	61		
		Pg	70		
		$\overline{Q1}, \overline{Q2}$	76		
		Qg, $\overline{Qg}$	30		

TYPE 155

No. 2J

FUNCTION CHARACTER OUT.

[illegible]

TYPE 155

No. 3J

FUNCTION CHARACTER OUT.

[illegible]

TYPE 25S

No. 4J

FUNCTION FLEXO-OUT

[illegible]

TYPE IIWIS

No. 5J

FUNCTION COMPUTER COUPLING

[illegible]

TYPE 25P

No. 7J

FUNCTION MEMORY - EXT

[illegible]

505782T Sh. II

TYPE 11W1P

No. 8J

FUNCTION JUMP CONTROL IN.

[illegible]

TYPE 11W1P

No. 9J

FUNCTION JUMP CONTROL IN.

[illegible]

TYPE 11W.1P

No. 10J

FUNCTION JUMP CONTROL IN.

[illegible]

TYPE 11W1P

No. 11J

FUNCTION JUMP CONTROL IN.

[illegible]

TYPE 50SNo. 12JFUNCTION BOOTSTRAPS IN.

Origin	Pin No.	Dest.	Term
	1	2D25	B6
	2	25A27	Rc
	3	9C2	B5
	4	25A33	Rc
	5	9C16	B4
	6	25A14	R4
	7	16D2	B1
	8	23A7	R1
	9		
	10		
	11		
	12	20B21	Mr
	13	22C34	Mr
	14		
	15	14J33	HSR Start
	16	18J33	MTU Start
14E33	17		H.S. Start
	18		
	19		
	20		
	21		
	22		
	23		
	24		
	25		
	26		
	27		
	28		
	29		
	30		
	31		
	32		
	33		
	34	14J6	S6
	35	18J6	U6
	36	14J5	S5
	37	18J5	U5
	38	14J4	S4
	39	18J4	U4
	40	14J1	S1
	41	18J1	U1
	42		
	43		
18J25	44	12J45	Gnd
12J44	45	24E4R	Gnd
14J25	46	12J47	-12
12J46	47	23E4R	-12
	48	14J37	HSR Stop
	49	18J37	MTU Stop
23B1	50		H.S. Stop

TYPE 37S

No. 14J

FUNCTION PHOTO - READER IN.

[illegible]

TYPE 15P

No. 15J

FUNCTION CONTROL PULSE OUT.

[illegible]

No. 16J

FUNCTION CONTROL PULSE OUT.

[illegible]

TYPE 9P

No. 17J

FUNCTION SERIAL IN-OUT.

[illegible]

TYPE 37S

No. 18J

FUNCTION MAG. TAPE READER IN.


Origin	Pin No.	Dest.	Term
12J41	1	23A2	(U1)
	2	24A17	(U2)
	3	23A17	(U3)
12J39	4	25A17	(U4)
12J37	5	24A2	(U5)
	6	25A2	(U6)
	7	24A19	(U7)
	8	23A19	(U8)
	9	11J4	(Uc)
10J7	10		(J22)
10J8	11		(J23)
49B6	12		P24'
16J4	13		L1'
16J5	14		L2'
16J6	15		L3'
16J7	16		L4'
16J8	17		L5'
14J18	18		O1'
14J19	19		O2'
14J20	20		O3'
14J22	21	16J12	Cpg (Rf Tf)
14J24	22		o
18J23	23	18J24	o
18J24	24	18J25	o
18J24	25	12J44	Cog (J26)
2J12	26		
11J3	27		
	28		
49B10	29		Sp'
	30		
	31		
	32		
12J16	33		B. Start
	34		
	35		
	36		
12J49	37		B. Stop

505782 T Sh. 22

6-30

505782 T Sh. 23



6-31



LOGIC LAYOUT

LOGIC SECT. CLOCK DIST. TERM DATE 12-27-61
 DWG NO. 505782 T
 DRAWN BY W. Berman APP. SH. 24

6-33




LOGIC LAYOUT

LOGIC SECT. CHAR. INPUT GATES TEST
 DWS. NO. 5037B27 DATE 1-10-62
 DRAWN BY H.D. Gaultier

SH 25

6-34



$$SF1 = \bar{F}_1(\bar{F}_5 F_5 + \bar{F}_3 \bar{F}_5)$$

$$+F1 = F1$$

$$SF2 = \bar{F}_2 F1$$

$$+F2 = F2 F1$$

$$SF3 = \bar{F}_3 F2 F1$$

$$+F3 = F3 F2 F1$$

$$SF4 = \bar{F}_5 \bar{F}_4 F3 F2 F1$$

$$+F4 = F4 F3 F2 F1$$







$$SF5 = F4 F3 F2 F1$$

$$+F5 = P23$$

LOGIC LAYOUT

LOGIC SECT. P. & S. COUNTER TERM
 DWG. NO. 505782 T DATE 1-8-62
 DRAWN BY H. Mendenhall APP.

SH. 26



$P1 = \overline{F_5}\overline{F_4}\overline{F_3}F_2F_1$ $P23 = F_5F_3F_2F_1$
 $P2 = \overline{F_5}\overline{F_4}\overline{F_3}F_2\overline{F_1}$ $P24 = \overline{F_5}\overline{F_4}\overline{F_3}\overline{F_2}\overline{F_1}$
 $P3 = \overline{F_5}\overline{F_4}\overline{F_3}F_2F_1$ $(P24-P7) = \overline{F_5}\overline{F_4}$

LOGIC LAYOUT

LOGIC SECT. P. & S. COUNTER TERM
 DWG. NO. 505752 T DATE 1-8-62
 DRAWN BY H. Mendelsohn APP

S.H. 27

$$SSC = \overline{F_5} F_3 F_2 F_1$$



$$1SC = P_{23} + \overline{S_1} (\overline{F_3} + \overline{F_2} + \overline{F_1})$$

LOGIC LAYOUT

LOGIC SECT. P & S COUNTERS TERM (F, F_2, F_3)
DWS. NO. 505782 T DATE 1-6-62
DRAWN BY H. J. JENSEN APP. _____

SH. 28

6-37



$$sSW = Sc \bar{Sf} \bar{Q}_9 + \bar{Sc} Sf \bar{Q}_9 + B_9 \bar{Q}_9$$

$$rSW = Sc Sf + \bar{Sc} \bar{Sf} \bar{B}_9 + Q_9 \bar{B}_9$$

$sSf = SW$ DELAYED 22 PULSE TIMES

$rSf = \bar{SW}$ DELAYED 22 PULSE TIMES

LOGIC LAYOUT

LOGIC SECT. P. & S. COUNTERS TERM 1 SW & Sf

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Mendelsohn APP. _____

SH. 29

$$\overline{Q_9} = (\overline{Q_9})$$

LOGIC SECT. P. & S. COUNTERS TERM 39
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. M. Tolsche APP. _____

54.30

$$sE_c = P_{24} \bar{E}_c R_c$$

$$tE_c = E_g + E_c O_5 O_4 O_3 \bar{O}_c + E_c \bar{R}_c P_c P_1$$

$$sR_c = (\bar{E}_1) (\bar{F}_2) E_g O_c + (\bar{E}_1) (\bar{R}_1) E_g \bar{O}_5 I_5 + P_{24} \bar{E}_c \bar{R}_c I_5 (\bar{E}_n) + O_c \overline{(T_6 T_9 T_2 T_1)} (\bar{F}_2) + E_c O_5 O_4 O_3 \bar{O}_c$$


$$tR_c = P_{24} R_c I_5 + \bar{E}_c R_c P_c P_1$$

LOGIC LAYOUT

LOGIC SECT. INST. REG. & CONT. TERM Eq. 2 P:
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. Mendelsohn APP. _____

54. 31

6-40




$$E_9 = P_{24} E_c \overline{R_c} (\overline{O_5} \overline{O_2} + \overline{O_5} \overline{O_6} + \overline{O_5} \overline{O_3} \overline{O_1} + \overline{O_5} \overline{O_4} \overline{O_1} + \overline{O_5} I_s)$$

LOGIC LAYOUT

LOGIC SECT. INST. REG. & CONT. TERM E_9
 DWG. NO. 505702 T DATE 1-6-62
 DRAWN BY H. Hildebrandt APP.

54.32




$$\begin{aligned}
 sIs &= P24 \\
 +Is &= (\bar{S}_1 sIW + S_1 + IW) [\bar{E}_c \bar{R}_c (P8-P15) + \bar{O}_5 R_c (P16-P23) \\
 &\quad + \bar{R}_c \bar{O}_5 (P8-P15) + E_c O_5 (P16-P23)] [\bar{K}_4 \bar{K}_3 \bar{K}_2 \bar{K}_1 \bar{F}_5 \bar{F}_3] \\
 &\quad + P23 E_c \bar{R}_c O_6 O_5 \bar{O}_4 \bar{C}_1
 \end{aligned}$$

LOGIC LAYOUT

LOGIC SECT. INST. REG. & CONT. TERM Is
 DWG. NO. 505782 T DATE 1-6-62
 DRAWN BY H. Mendelsohn APP. _____

SH. 33



$$sI_w = \overline{E_c R_c} (P_8 - P_{15}) S + \overline{E_c R_c} (P_{16} - P_{23}) V_q + E_c O_c (P_8 - P_{15}) S + \overline{P_{24}} (P_{24} - P_7) M_{39} N_{79} W_9 I_9$$

$$+ I_9 [\overline{E_c R_c} (P_8 - P_{15}) + \overline{E_c R_c} (P_{16} - P_{23}) + E_c O_c (P_8 - P_{15})]$$

$$+ (P_{24} - P_7) M_{39} N_{79} W_9 + (E_7)(T_6)(T_5)(T_4)(T_1)(P_8 - P_{15})$$

$$I_w = (sI_w)$$

LOGIC LAYOUT

LOGIC SECT. INST. REG. & CONT. TERM: I_w & $\overline{I_w}$

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. J. J. J. J. J. APP.

SH 34

LOGIC LAYOUT


LOGIC SECT. OP CODE REG. TERM 06

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. H. Wood, Jr. APP. _____

SH. 35

6-44



$$506 = O_9 O_6 + (F_2) F_4 F_3 F_2 F_1 S_1 S_2$$

$$106 = (F_2) P_{23} + O_9 O_6$$

$$505 = O_9 O_6 + (F_2) P_{23} O_6 O_5 O_4$$

$$105 = (F_2) P_{23} O_6 O_5 + O_9 O_6$$


$$504 = O_9 O_5 + (F_2) O_4 O_3$$

$$104 = (F_2) P_{23} O_6 O_5 + O_9 O_5$$

LOGIC LAYOUT

LOGIC SECT. OR CODE REG. TERM O6, O5, O4
 DWG. NO. 505782 T DATE 1-6-62
 DRAWN BY H. Mendelsohn APP.

SH. 36



$$s_{03} = 0904 + p_{23} \bar{0}_6 0_5 \bar{0}_9 \bar{0}_3 \bar{0}_2 \bar{0}_1 (A_w \bar{A}_r + \bar{A}_w A_r) + p_{24} \bar{0}_6 0_5 \bar{0}_9 \bar{0}_3 \bar{0}_2 \bar{0}_1 \bar{C}_w + (F_i) (B_6)$$

$$103 = 0904 + (F_2)P_{23}0605$$

$$sO_2 = O_2 O_3 + \bar{E}_c R_c P_2 V_9$$


$$+02 = 09\bar{0}3 + P24Ec\bar{R}c\bar{0}6\bar{0}501 + P24Ec\bar{R}c\bar{0}6\bar{0}50103 + \bar{E}cRcP2\bar{V}9$$

LOGIC LAYOUT

LOGIC SECT. OP. CODE REG. TERM 03, 02
DWG. NO. 505782T DATE 1-6-62
DRAWN BY H. H. Hendel APP.


DRAWN BY H. Mendelsohn APP.

SH. 37



LOGIC LAYOUT

LOGIC SECT. OP. CODE REG. TERM O_1, O_9
 DWG. NO. 505782 T DATE 1-6-62
 DWN. BY H. Mendelsohn APP. SH. 38



6-47

$$SL5 = L9 \bar{O}2 Vq + L9 O2 Iw + \bar{O}6 O5 \bar{O}3 P24 Ec$$


$$rL5 = L9 \bar{O}2 \bar{V}q + L9 O2 \bar{I}w$$

LOGIC LAYOUT

LOGIC SECT. CP LINE SEL. TERM L5
 DWG. NO. 505782T DATE 1-6-62
 DRAWN BY H. H. Hodel/conn APP.

SH. 39

6-48



$$SL4 = L9L5 + \bar{O}_6O_5O_4\bar{O}_3\bar{O}_2[P24Ec(L1C1 + \bar{L}_1\bar{C}_1) + P23Rc\bar{L}_1\bar{Z}_9 + P24RcL1\bar{Z}_9] + \bar{O}_6O_5O_4\bar{O}_3\bar{O}_2\bar{O}_1P1Bc\bar{B}_1$$

$$L4 = L9\bar{L}_5 + \bar{O}_6O_5O_4\bar{O}_3\bar{O}_2P23L4 + \bar{O}_6O_5O_4\bar{O}_3\bar{O}_2\bar{O}_1P24$$


LOGIC LAYOUT

LOGIC SECT.	OP. LINE SEL.	TERM	L4
DWG. NO.	505782T	DATE	1-9-62
DRAWN BY	H. Mendelsohn	APP.	

SH. 40

$$sL_3 = L_9 L_4 + \bar{O}_6 O_5 \bar{O}_3 (P_2 A B_W + P_2 A r) + \bar{O}_6 O_5 O_4 \bar{O}_3 O_2 \bar{O}_1 E c \bar{L}_5 B e$$

LOGIC SECT. QA LINE SEL. TERM L3
DWG. NO. 505782T DATE 1-6-62
DRAWN BY H. W. Anderson APP. _____
SH. 41



$$sL2 = L9L3 + \bar{O}6O5\bar{O}3\bar{O}2EcBr + \bar{O}6O5O4\bar{O}3O2\bar{O}1\bar{B}eBrPi$$

$$rL2 = L9\bar{L}3 + \bar{O}6O5\bar{O}3\bar{O}2Ec\bar{B}r + \bar{O}6O5O4\bar{O}3O2\bar{O}1P24$$










LOGIC LAYOUT

LOGIC SECT. OP. LINE SEL. TERM L2
 DWG. NO. 505782 DATE 1-6-62
 DRAWN BY H. Niend. Isahn APP.

SH. 42

$$+L1 = L9\bar{L}2 + \bar{O}6O5\bar{O}3\bar{O}2Ec(\bar{E}9O4 + \bar{A}1\bar{O}4) \\ + O6\bar{O}5O4\bar{O}2Ec\bar{S}w$$

SH. 4.3



$$Nog = \overline{L_3} \overline{L_2} \overline{L_1}$$

$$N'49 = L_3 \overline{L_2} \overline{L_1}$$

$$N_1 g = \bar{L}_3 \bar{L}_2 L_1$$

$$N59 = L3\overline{L2}L1$$

$$N_2 g = \bar{L}_3 L_2 \bar{L}_1$$

$$N69 = L3L2\overline{L1}$$

$$N_{39} = \overline{L_3 L_2 L_1}$$

$$N79 = L3L2L1$$

$$L_9 = E_C + \bar{R}_C + F_5 + F_4 F_3 + F_4 F_2 + F_4 F_1 + P_2 Q + P_1$$

LOGIC LAYOUT



LOGIC SECT. OP. LINE SEL. TERM Lg & No 9-1179

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Mendelsohn APP.

54 74





6-53



M09 = $\overline{L0} \overline{L5} \overline{L4}$
M19 = $\overline{L0} \overline{L5} L4$
M29 = $\overline{L0} L5 \overline{L4}$
M39 = $\overline{L0} L5 L4$

M49 = $L0 \overline{L5} \overline{L4}$
M59 = $L0 \overline{L5} L4$
M69 = $L0 L5 \overline{L4}$
M79 = $L0 L5 L4$


OPTIONAL




LOGIC LAYOUT

LOGIC SECT. OR LINE SEL. TERM M09-M79
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. Mendelsohn APP.

SH.45





$$V_q = \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{01} + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{11} + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{21} + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{31} \\ + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{41} + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{51} + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{61} + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{71} \\ + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{81} + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{91} + \dots + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{161} + \bar{K}_9 \bar{K}_3 \bar{K}_2 \bar{K}_1 M_{171} \\ \bar{V}_q = (\bar{V}_q) \\ K_9 = E_0 O_0 O_3 F_0 (\bar{O}_0 + \bar{O}_2) \\ \bar{V}_{qA} = \bar{V}_q K_a + \bar{A}_r K_a \\ V_{qA} = (V_{qA}) \\ S K_a = K_9 L_5 \\ K_a = P_{24} R_c + (F_i)$$

LOGIC LAYOUT
 LOGIC SECT. COM. LINE SEL. TERM V_q, K_9
 DWG. NO. 505782 T DATE 1-9-62
 DRAWN BY H. Mendelsohn APP. SH. 47

$$\begin{aligned}
sAw = & Ec \bar{R}c \bar{O}_6 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 Fg \\
& + Ec \bar{R}c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 Zg \\
& + Ec \bar{R}c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 Pc \\
& + Ec \bar{R}c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 (L1Vg + Ar \bar{V}g) \\
& + Ec \bar{R}c \bar{O}_6 \bar{O}_5 \bar{O}_3 \bar{O}_2 (\bar{P}_{23} \bar{P}_2 L1 + P2 L3 + P23 \bar{O}_4 L1) \\
& + Ec \bar{R}c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{P}_{23} Ae \\
& + \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 P23 Ar \\
& + Ec \bar{R}c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 Fg Aw \\
& + Ec \bar{R}c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 Cr \\
& + Ec \bar{R}c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 Zg \\
& + Ar [Ec \bar{R}c (\bar{O}_5 \bar{O}_4 \bar{O}_2 \bar{O}_1 + \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 + \bar{O}_6 \bar{O}_5 \bar{O}_3 + \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 Fg + \bar{O}_6 \bar{O}_4 \bar{O}_2 \bar{O}_1)]
\end{aligned}$$

$$rAw = (\overline{sAw})$$

LOGIC LAYOUT

LOGIC SECT.	<u>A-REGISTER</u>	TERM	<u>sAw</u>
DWG. NO.	<u>505782 T</u>	DATE	<u>1-6-62</u>
DRAWN BY	<u>H. Mendelsohn</u>	APP.	

SH.48

LOGIC SECT. A-REGISTER TERM _____
DWS. NO. 505782 DATE 1-7-62
DRAWN BY H. Mandelsohn APP. _____
SH. 49

$$\begin{aligned}
sB_w = & \overline{E_c} \overline{R_c} \overline{O_6} \overline{O_5} \overline{O_4} O_3 O_2 F_g \\
& + \overline{E_c} \overline{R_c} \overline{O_6} \overline{O_5} O_4 O_3 O_2 Z_g \\
& + \overline{E_c} \overline{R_c} O_6 \overline{O_5} \overline{O_4} O_2 \overline{O_1} F_g C_r \\
& + \overline{E_c} \overline{R_c} \overline{O_6} O_5 \overline{O_4} \overline{O_3} \overline{O_2} \overline{P_2} L_2 \\
& + \overline{E_c} \overline{R_c} \overline{O_6} O_5 \overline{O_3} O_2 (\overline{P_{23}} B_e + P_{23} L_3) \\
& + \overline{E_c} \overline{R_c} \overline{O_6} \overline{O_5} \overline{O_4} \overline{O_3} O_2 C_r \\
& + \overline{O_6} O_5 O_4 \overline{O_3} \overline{O_2} (\overline{E_c} \overline{P_2} \overline{P_3} L_2 + \overline{E_c} P_3 \overline{L_5} \overline{L_4} + \overline{E_c} P_3 L_5 L_4 + \overline{E_c} P_2 L_4) \\
& + \overline{P_1} B_r [\overline{E_c} \overline{R_c} (\overline{O_6} \overline{O_5} O_3 O_2 + \overline{O_6} O_5 \overline{O_3} + O_6 \overline{O_5} \overline{O_4} O_2 F_g + \overline{O_5} \overline{O_4} \overline{O_3} O_2)]
\end{aligned}$$

$$rB_w = (\overline{sB_w})$$


6-58

LOGIC LAYOUT

LOGIC SECT. B REGISTER TERM BW
 DWG. NO. 505782 T DATE 1-6-62
 DRAWN BY H. Mundel APP.

SH. 50

6-59



LOGIC LAYOUT			
LOGIC SECT	B-REGISTER	TERM	B ₁ , B ₂ , B ₃
OWG. NO.	5037AE	DATE	1-6-62
DRAWN BY	H. H. H. H. H.	APP.	
SH. 51			

$$\begin{aligned} sC_W &= E_c \bar{R}_c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 F_g \\ &+ E_c \bar{R}_c \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 I_g \\ &+ P_{24} C_W \\ &+ E_c \bar{R}_c O_5 \bar{O}_4 Z_g \\ &+ E_c \bar{R}_c \bar{O}_6 O_5 O_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 D_g \\ &+ \overline{P_{24} C_r [E_c \bar{R}_c (\bar{O}_5 \bar{O}_4 O_3 \bar{O}_2 \bar{O}_1 + \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 + O_5 \bar{O}_4 + \bar{O}_6 O_5 O_4 \bar{O}_3 \bar{O}_2 \bar{O}_1)]} \\ rC_W &= (\overline{sC_W}) \end{aligned}$$


LOGIC LAYOUT

SH. 52

LOGIC SECT. C-REGISTER TERM Cw, Ce, Cr
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. Mendelsohn APP. _____

SH. 53

6-62



$$Y_9 = \bar{O}_6 O_5 O_4 \bar{O}_3 O_2 L_5 (\bar{P}_{24} A_e + P_{24} A_r) + \bar{O}_6 O_4 \bar{O}_2 A_r + \bar{O}_5 O_2 B_r + O_5 \bar{O}_4 C_r$$

$$\bar{Y}_9 = (\bar{Y}_9)$$

$$\bar{Z}_9 = X_9 Y_9 \bar{C}_a + X_9 \bar{Y}_9 C_a + \bar{X}_9 Y_9 C_a + \bar{X}_9 \bar{Y}_9 \bar{C}_a$$

$$Z_9 = (\bar{Z}_9)$$

LOGIC LAYOUT

LOGIC SECT. ADDER TERM X₉ & Z₉
 DWG. NO. 505782 T DATE 1-6-62
 DRAWN BY H. Mendelsohn APP.


SH.54

$$\begin{aligned} Xg &= \bar{0}_6 05 04 + \bar{0}_3 \bar{0}_2 (\bar{1}4 Dq + \bar{1}4 \bar{D}q) + \bar{0}_6 05 04 \bar{0}_3 \bar{0}_2 \bar{0}_1 (L2C1 + \bar{1}4 \bar{C}1) \\ &\quad + \bar{0}_5 \bar{0}_1 Fq + \bar{0}_5 \bar{0}_1 \bar{F}q + 06 05 \bar{0}_4 + 05 \bar{0}_4 \bar{0}_3 \bar{1}4 (\bar{0}_2 + P_2) \\ \bar{X}g &= (\bar{X}g) \end{aligned}$$

LOGIC SECT. ADDER TERM X9
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. Wendelsohn APP. _____

SH. 55

6-64



$$SCa = \bar{P}_1 \bar{P}_{24} \bar{C}_a \bar{E}_c \bar{R}_c X_9 Y_9 + P_{24} R_c I_s \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_1 + \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 P_1 L_4 + \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 P_1 B_0 \bar{B}_1$$

$$+ Ca = \bar{P}_1 \bar{P}_{24} \bar{X}_9 \bar{Y}_9 + C_a R_c + O_5 P_{24}$$

LOGIC LAYOUT

LOGIC SECT. ADDER TERN. Ca

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. L. D. Purn AFM. SH. 56

$$\overline{Dg} = (\overline{Dg})$$

LOGIC SECT. ADDER TERM 09
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. H. Mendelsohn APP. _____


SH. 57

$$+OF = P_{23} E_c O_6 O_5 O_4 O_3 \bar{O}_2 O_1 + P_{23} \bar{O}_6 O_5 O_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 \\ + \bar{P}_1 \bar{P}_{24} E_c R_c O_6 \bar{O}_5 O_4 O_3 O_2 \bar{O}_1 (F_g \bar{A}_1 + F_g A_1)$$

LOGIC SECT. ADDER TERM OF
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. Mendelsohn APP. _____

SH.58


6-67



$$F_g = M_{og}N_{og}M_{or} + M_{og}N_{ig}M_{ir} + \dots + M_{ig}N_{7g}M_{is} + M_{3g}N_{7g}I_s + F_{xg}$$

LOGIC LAYOUT

LOGIC SECT. DATA TRANS. GATES TERM Fg
 DWG. NO. 505782 T DATE 1-9-62
 DRAWN BY H. Mendelsohn APP. SH. 53



$$W_9 = (\bar{O}_6 \bar{O}_5 O_4 \bar{O}_3 + O_6 O_5 O_4 \bar{O}_3 O_1 + \bar{O}_6 O_5 \bar{O}_4 O_3 \bar{O}_2 O_1) E_c \bar{R}_c$$

$$I_9 = \bar{P}_{24} \bar{O}_5 \bar{O}_2 \bar{O}_1 C_+ + \bar{P}_{24} \bar{O}_6 \bar{O}_2 O_1 A_+ + \bar{P}_{24} \bar{O}_6 O_2 B_+ + \bar{P}_{24} \bar{O}_4 \bar{O}_2 A_+ + \bar{P}_{24} O_6 O_5 \bar{O}_2 V_9 + \bar{P}_{24} O_6 O_5 O_2 V_9 Hd_9 + P_{24} P_c$$

$$\bar{I}_9 = (\bar{I}_9)$$

LOGIC LAYOUT

LOGIC SECT. DATA TRANS. GATES TERM W_9 & I_9

DWG. NO. 505782 T DATE 1-6-62


















DRAWN BY H. Mendelsohn APP. _____

SH.60

$$\begin{aligned}
 SP_C &= E_C \bar{R} \bar{C} \bar{P}_1 \bar{O}_3 \bar{O}_3 I_9 \bar{P}_C + \bar{P}_1 E_C \bar{R} \bar{C} \bar{O}_6 \bar{O}_3 \bar{O}_3 F_9 \bar{P}_C + \bar{P}_1 \bar{E} \bar{C} \bar{R} C_9 \bar{P}_C \\
 &\quad + \bar{P}_2 \bar{E} C \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 \bar{O}_F D_9 + (\bar{E}_2) (\bar{B}_1) + E_C \bar{R} \bar{C} \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 \\
 + PC &= E_C \bar{R} \bar{C} \bar{P}_1 \bar{O}_3 \bar{O}_3 I_9 P_C + \bar{P}_1 E_C \bar{R} \bar{C} \bar{O}_6 \bar{O}_5 \bar{O}_3 F_9 P_C + M_3 q N_7 q E_C \bar{R} \bar{C} \bar{O}_3 \\
 &\quad + \bar{P}_1 \bar{E} \bar{C} \bar{R} C_9 P_C + (\bar{E}_1) (\bar{B}_2) + E_C \bar{O}_6 \bar{O}_5 \bar{O}_4 \bar{O}_3 \bar{O}_2 \bar{O}_1 \bar{O}_F P_C
 \end{aligned}$$

LOGIC LAYOUT

LOGIC SECT. DATA TRANSFER TERM Pc
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. Mendelsohn APP. _____




LOGIC LAYOUT

LOGIC SECT. MEMORY LINES TERM

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Wendelsohn APP.

SH 62



$$sMow = Mog Nog Wg [\bar{\theta}_2 \bar{\theta}_1 (\bar{\theta}_6 \bar{\theta}_5 \bar{\theta}_4 \bar{\theta}_3 \bar{\theta}_2 \bar{\theta}_1) \bar{I}_q + Wg \bar{\theta}_2 \bar{\theta}_1 (\bar{\theta}_6 \bar{\theta}_5 \bar{\theta}_4 \bar{\theta}_3 \bar{\theta}_2 \bar{\theta}_1) I_q] + --$$

$$rMow = Mog Nog Wg [\bar{\theta}_2 \bar{\theta}_1 (\bar{\theta}_6 \bar{\theta}_5 \bar{\theta}_4 \bar{\theta}_3 \bar{\theta}_2 \bar{\theta}_1) \bar{M}isr + Wg \bar{\theta}_2 \bar{\theta}_1 (\bar{\theta}_6 \bar{\theta}_5 \bar{\theta}_4 \bar{\theta}_3 \bar{\theta}_2 \bar{\theta}_1) \bar{I}_q] + --$$

$$sM4w = -- + [Mog Nog Wg] [\bar{\theta}_2 \bar{\theta}_1 \bar{M}isr + (\bar{\theta}_2 + \bar{\theta}_1) \bar{M}4r]$$


$$rM4w = -- + [Mog Nog Wg] [\bar{\theta}_2 \bar{\theta}_1 \bar{M}isr + (\bar{\theta}_2 + \bar{\theta}_1) \bar{M}4r]$$

LOGIC LAYOUT

LOGIC SECT. MEMORY LINES TERM Mow, M4w
 DWG. NO. 505782 T DATE 1-6-72
 DRAWN BY H. J. ... APP

SH. 63

6-72



$$\begin{aligned}
 sM_{iw} &= M_{og} N_{ig} W_g I_g + [M_{og} N_{ig} W_g] [M_{ir} (\overline{F_i} O_s) + (F_i) O_s O_i] \\
 rM_{iw} &= iM_{og} N_{ig} W_g \overline{I_g} + [\overline{M_{og} N_{ig} W_g}] [\overline{M_{ir}} (\overline{F_i} O_s) + (F_i) O_s O_i] \\
 sM_{7W} &= M_{og} N_{7g} W_g I_g + [M_{og} N_{7g} W_g] [M_{7r} (\overline{O_6} O_5 O_4 O_3 O_2 \overline{O_1} E_c) + (O_6 O_5 O_4 O_3 O_2 \overline{O_1} E_c) F_g] \\
 rM_{7W} &= iM_{og} N_{7g} W_g \overline{I_g} + [\overline{M_{og} N_{7g} W_g}] [\overline{M_{7r}} (\overline{O_6} O_5 O_4 O_3 O_2 \overline{O_1} E_c) + (O_6 O_5 O_4 O_3 O_2 \overline{O_1} E_c) F_g]
 \end{aligned}$$


LOGIC LAYOUT
 LOGIC SECT. MEMORY LINES TERM M_{iw} & M_{7W}
 DWG. NO. 505782 T DATE 1-8-62
 DRAWN BY H. H. Anderson APP.
 SH. 64

$$\begin{aligned} S_{M15W} &= -- + [\overline{M19N79Wq}] [\bar{\phi}_2 \bar{\theta}_1, M4r + \bar{\theta}_2 \bar{\phi}_1, (\bar{\phi}_6 05 \bar{0}4 03 \bar{0}_2 0_1) Wq Iq \\ &\quad + (\bar{\theta}_2 + \bar{\phi}_1) Wq \bar{\theta}_2 \bar{\phi}_1, (\bar{\phi}_6 05 \bar{0}4 03 \bar{0}_2 0_1) M15r] \\ r_{M15W} &= -- + [\overline{M19N79Wq}] [\bar{\phi}_2 \bar{\theta}_1, \bar{M}4r + \bar{\theta}_2 \bar{\phi}_1, (\bar{\phi}_6 05 \bar{0}4 03 \bar{0}_2 0_1) Wq \bar{I}q \\ &\quad + (\bar{\theta}_2 + \bar{\phi}_1) Wq \bar{\theta}_2 \bar{\phi}_1, (\bar{\phi}_6 05 \bar{0}4 03 \bar{0}_2 0_1) \bar{M}15r] \end{aligned}$$

LOGIC SECT. MEMORY LINES TERM MISW
DWG. NO. 505782 T DATE 1-6-62
DRAWN BY H. Mendelsohn APP. _____

SH. 65

6-74




$$\begin{aligned}
 SRf &= Ec O_6 \bar{O}_5 O_4 \bar{O}_3 O_2 + \bar{F}_2 \bar{P}_c (P_8 - P_{15}) \bar{M}_1 & 52a-53 \\
 \bar{R}f &= Ec O_6 \bar{O}_5 O_4 \bar{O}_3 \bar{O}_2 + \bar{F}_2 \bar{M}_1 (P_8 - P_{15}) + \bar{P}_c \bar{E}_c & 50a, 51 \\
 STf &= Ec O_6 \bar{O}_5 O_4 \bar{O}_3 O_1 & 51a-53 \\
 \bar{T}f &= Ec O_6 \bar{O}_5 O_4 \bar{O}_3 \bar{O}_1 + \bar{T}_c \bar{E}_c + \bar{F}_2 (P_8 - P_{15}) & 50a-52
 \end{aligned}$$

LOGIC LAYOUT

LOGIC SECT. CHAR. INPUT TERM R_f, T_f
 DWG. NO. 505782 7 DATE 1-6-62
 DRAWN BY H. Mendelsohn APP. _____

SH.66

6-75



LOGIC LAYOUT


LOGIC SECT. CHAR. INPUT TERM.

DWG. NO. 505782.T DATE 1-6-62

DRAWN BY H. J. ANDERSON APP.

SH. 67

6-76



$$\begin{aligned}
 B_g = & P_{24} (R_1 + S_1 + T_1 + U_1) + (R_2 + S_2 + T_2 + U_2) P_1 + P_2 (R_3 + S_3 + T_3 + U_3) \\
 & + P_3 (R_4 + S_4 + T_4 + U_4) + (P_{24} - P_7) F_3 \overline{F_2} F_1 (R_5 + S_5 + T_5 + U_5) \\
 & + (P_{24} - P_7) F_3 \overline{F_2} F_1 (R_6 + S_6 + T_6 + U_6) + (P_{24} - P_7) F_3 F_2 \overline{F_1} (R_7 + S_7 + T_7 + U_7) \\
 & + (P_{24} - P_7) F_3 F_2 F_1 (R_8 + S_8 + T_8 + U_8)
 \end{aligned}$$





LOGIC LAYOUT

LOGIC SECT. CHARACTER INPUT TERM B_g

DWG. NO. 505782 T DATE 1-6-62

DRAWN BY H. Mendelsohn APP.

SH.68



















$C_{p9} = E_c O_6 O_5 O_4 \bar{O}_3 \bar{O}_2 \bar{O}_1$
 $C_{o9} = E_c O_6 O_5 \bar{O}_4$
 $T_9 = E_c O_6 O_5 \bar{O}_4 K_3 \bar{K}_2 K_1 \bar{K}_4$
 $P_9 = E_c O_6 O_5 \bar{O}_4 K_3 K_2 \bar{K}_1 \bar{K}_4$

LOGIC LAYOUT

LOGIC SECT. CHAR. & CONT. OUT TERM
 DWG. NO. 505782 T DATE 1-6-62
 DRAWN BY H. Wendelsohn APP.

SH. 69




6-78

LOGIC LAYOUT

LOGIC SECT CHARACTER OUT. TEP 1A
 DWG. NO. 505782 T DATE 1-6-61
 DRAWN BY H. H. HENDRICKS APP.



SH. 70

6-79



→ standard
 X ch op
 O switch panel

LOGIC LAYOUT
 505782 T
 1-6-62
 SH-71



$$Gsg = Ec O6 O5 O4 O3 O2 O1 Vg P1 P24$$





$$Hsg = Ec O6 O5 O4 O3 O2 O1 Vg P1 P24$$

LOGIC LAYOUT

LOGIC SECT. SERIAL IN/OUT TERM _____
 DWG. NO. 505782 T DATE 1-6-62
 DRAWN BY H. Mendelsohn APP. _____

SH. 72





6-81



LOGIC LAYOUT

LOGIC SECT. DIST. LOGIC TERM
 DWG. NO. 505782 T DATE 1-6-62
 DRAWN BY H. M. M. (1041) APP.

SH. 73









6-82

LOGIC LAYOUT


LOGIC SECT. DIST. LOGIC TERM
 DWG. NO. 505782 T DATE 1-9-62
 DRAWN BY H. Mendelsohn APP.

SH. 74




LOGIC LAYOUT

LOGIC SECT. _____ TERM _____
 DWG. NO. 505782 T DATE 1-6-62
 DRAWN BY H. H. H. (SOP) APP. _____
 SH. 75




$$CS = P23 Sc St$$




$$SSP = F4$$

$$tSP = F5 St$$



$$SØ1 = Cp9 Mo9 N69 P24$$

$$tØ1 = Sp Ø1 Ø2 P24 + (F4)$$



$$SØ2 = Ø2Ø1 Ø6Ø5Ø4 Ø3Ø2Ø1 E9$$

$$tØ2 = Sp Ø2 Ø1 P24$$

LOGIC LAYOUT

LOGIC SECT. _____ TERM Cs, Sp, Ø1, Ø2
 DWG. NO. 505782 T DATE 1-9-62
 DRAWN BY H. Mandelsohn APP. _____

SH. 76

(26D7) -L1 8 32A 1 32A 6 L1 [32A6, 3J4, 2J4, 14J13,
15J4, 16J4, 18J13]

(26C11) -L2 14 32A 12 32A 10 L2 [32A10, 3J5, 2J5, 14J14,
15J5, 16J5, 18J14]

(26D15) -L3 22 32A 24 32A 26 L3 [32A26, 3J6, 2J6, 14J15,
15J6, 16J6, 18J15]

(26D22) -L4 28 32A 1 32A 30 L4 [32A30, 3J7, 2J7, 14J16,
15J7, 16J7, 18J16]

(26D26) -L5 8 33A 1 33A 6 L5 [33A6, 3J8, 2J8, 14J17,
15J8, 16J8, 18J17]

(45B35) -O1 14 33A 12 33A 10 O1 [33A10, 3J9, 2J9,
14J18, 18J18]

(36B434) -O2 22 33A 24 33A 26 O2 [33A26, 3J10, 2J10,
14J19, 18J19]

(36B33) -O3 28 33A 1 33A 30 O3 [33A30, 3J11, 2J11,
14J20, 18J20]

LOGIC LAYOUT

LOGIC SECT. SIGNAL BUFFERING TERM. _____
DWG NO. 505782 U DATE 2-2-62
DRAWN BY K. WOODIE APP. _____

SH. 77

VII. ENGINEERING DRAWINGS

This section contains engineering drawings. Table 7-1 lists the drawing number, title, and page number of drawings applicable to the PB250 Computer.

Table 7-1.

ENGINEERING DRAWINGS

Drawing No.	Title	Page
1C2503	CD-100 Schematic	7-2
1C2333	DG-100 Schematic	7-3
1C2320	DG-101 Schematic	7-4
1C2335	DG-102 Schematic	7-5
1C2426	EF-100 Schematic	7-6
1C4535	EF-101 Schematic	7-7
1C4496	FC-100 Schematic	7-8
1C2477	GD-100 Schematic	7-9
1D2429	MSR-1 Schematic	7-10
1D2472	MSR-2 Schematic	7-11
1C2449	TD-100 Schematic	7-12
1C2425	TF-100 Schematic	7-13
1D6519	XCG-101 Schematic	7-14
1D4593	PB250 Module Location Diagram	7-15
1J4985	PB250 DC Power Wiring Installation Drawing	7-17
1D5623	PB250 Component Installation Drawing	7-19
1D4224	PB250 Connector Location Diagram	7-20
1C4597	PB250 AC Power Schematic	7-21
1D4411	Indicators Schematic	7-22

FIRST	LAST	DELETED
CI	C8	
CRI		
QI	Q8	
RI	R29	


NOTES: UNLESS OTHERWISE SPECIFIED.

1. ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$, 1/4 W.

2. ALL CAPACITORS ARE IN UUF.

3. ALL TRANSISTORS ARE 2N1500.

4 CRI TO BE PER PBCC DWG NO. 358-1A3050.




756-1C2503	CN
------------	----

RELEASED ON EO #1418		61-0	
MAT'L	DATE	DM-100	GRADE
FINISH	RECY. ADV.	124-1D 2692	IMP.
10/11/60 R.W. 4-27-60 C.R.	61-60 5/3/60 60	PACKARD BELL COMPUTER CORP. LOS ANGELES 28, CALIFORNIA CD-100 (CLOCK DRIVER) SCHEMATIC DIAGRAM	
		756- IC2503	

FIRST	LAST	DELETED
R1	R24	
C1	C8	
CR1	CR35	

NOTES: UNLESS OTHERWISE SPECIFIED
 1 ALL RESISTORS ARE IN KILOHMS
 $\pm 5\%$, 1/4 W.
 2 ALL DIODES TO BE PER P.B.C.C
 DWG NO. 358-1A3050.
 3 ALL CAPACITORS ARE 50UUF.



756-1C2333 C


RELEASED ON EO#1418		6-10	
MAT'L	BASIC MODEL	DM-100	SCALE
FINISH	NEXT ASBY.	124-102334	REF.
DATE	6-1-60	PACKARD BELL COMPUTER CORP.	NOTES: UNLESS OTHERWISE NOTED
BY	P.J.d.	LOS ANGELES 28, CALIFORNIA	1. TOLERANCES UNLESS OTHERWISE NOTED
CHKD BY	3/28/60	DG-100	2. DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED
SCHEMATIC DIAGRAM		756-1C2333	3. REMOVE ALL BURRS
			4. MACHINED FINISHES TO
			5. DO NOT SCALE DIMS.
			C

Figure 7-2 DG-100 Schematic

7-4

FIRST	LAST	DELETED
R1	R13	
C1	C1	
CR1	CR25	CR6
Q1	Q2	

NOTES: UNLESS OTHERWISE SPECIFIED
 1 ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$, 1/4 W.
 2 ALL DIODES TO BE PER PBCC DWG NO. 358-1A3050.
 3 WHEN PARALLELING EMITTER FOLLOWERS, THE CONNECTION BETWEEN CONTACT TERMINAL 16 & 17 IS OMITTED.



756-102320 E

23, 24, 25 constitute and gate into an engine with 21 output


15 in 16 out
 constitute
 an engine
 collector

RELEASED ON E0#1418		6:10	
MAT'L	BASIC MODEL	DM-100	SCALE
FINISH	NEXT ASSY.	124-102321	REF.
APPROV. <i>Wepel</i> 6-1-60	PACKARD BELL COMPUTER CORP. LOS ANGELES 25, CALIFORNIA		1. TOLERANCES: 20% ± 10% 20% ± 10% 20% ± 10% 2. BREAK ISLAND EDGES APPROX. .010 3. REMOVE ALL BORDERS MACHINED FINISHES 100% DO NOT SCALE DIMS.
CHKD. <i>RH</i> 5/1/60	DG-101		756-102320 E
DR. BY <i>PJD</i> 3-7-60	SCHEMATIC DIAGRAM		CHG.

Figure 7-3 DG-101 Schematic

FIRST	LAST	DELETED
C1	C2	
CR1	CR19	
R1	R6	

NOTES: UNLESS OTHERWISE SPECIFIED
 1. ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$ 1/4W
 2. ALL DIODES TO BE PER PBCC DWG NO. 358-1A3050.




RELEASED ON EO #1418		610	
MAT'L	BASIC MODEL	DM-100	SCALE
FINISH	NEXT ASBY.	124-1D2336	REF.
DATE	6-1-60	PACKARD BELL COMPUTER CORP. LOS ANGELES 25, CALIFORNIA	
CHG BY	3/5/60	DG-102	
PJD	3-18-60	SCHEMATIC DIAGRAM	
		7561C2335 C	

Figure 7-4 DG-102 Schematic

FIRST	LAST	DELETED
CR 1	CR 8	
Q 1	Q 8	
R 1	R 16	

NOTES: UNLESS OTHERWISE SPECIFIED


1. ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$, 1/4W.
2. ALL DIODES TO BE PER PBCC DWG NO. 358-1A3050.
3. ALL TRANSISTORS ARE 2N1605.



RELEASED ON EO #1418		6-10	
DATE	BASIC	SCALE	NOTES: UNLESS OTHERWISE NOTED
	DM-100		1. VOLTAGE - SEE P. 2
FIGURE	124-1D2454	REV.	2. BREAK - SHARP EDGES - SEE P. 2
6/1/60	PACKARD BELL COMPUTER CORP. LOS ANGELES 33, CALIFORNIA		3. REMOVE ALL SURFACES - SEE P. 2
6/1/60	EF-100		4. MACHINE FINISH - SEE P. 2
6/1/60	SCHEMATIC DIAGRAM		5. DO NOT SCALE P. 2
			756-1C2426 C

Figure 7-5 EF-100 Schematic

- NOTES: UNLESS OTHERWISE SPECIFIED
 1. ALL DIODES ARE PER PBCC DWG. NO. 358-1A3050
 2. ALL RESISTOR VALUES ARE IN KIL OHMS $\pm 5\%$ 1/4W
 3. ALL TRANSISTORS ARE 2N604




RELEASED ON EO *1560 9/1/60

MATERIAL		BASIC MODEL		SCALE		NOTES: UNLESS OTHERWISE NOTED	
PART NO.		DM-100		REV.		1. VOLUNTARILY 2. 1/2" X 1/2" ANGULAR 2 1/4"	
PART NO.		124-KC 4625		REV.		2. BOMBS GROUP CODES APPROX. 515	
DATE		7/20/60		DATE		3. REMOVE ALL DUPLICATES	
BY		M. H.		DATE		4. MACHINED PARTS	
7/20/60		E F - 101		DATE		5. 756	
		SCHEMATIC DIAGRAM		DATE		6. C	
				DATE		7. 4535	
				DATE		8. C	

Figure 7-6 EF-101 Schematic

7-8

- NOTES: UNLESS OTHERWISE SPECIFIED
1. ALL DIODES TO BE PER PBCC DWG NO. 358-1A3050
 2. ALL RESISTOR VALUES IN OHMS $\pm 5\%$ 1/4W.
 3. CAPACITOR VALUES IN UF




RELEASED ON EO 12812/1/60

DATE	BASIC MODEL	DM-100	SCALE	NOTES: UNLESS OTHERWISE NOTED
FINISH	REVISION	124-IC4580	REP.	
DESIGNED BY	DATE	PACKARD BELL COMPUTER CORP. LOS ANGELES 25, CALIFORNIA		1. TOLERANCES ALL $\pm .01$ AND $\pm .1$
CHECKED BY	DATE	FC-100		2. BREAK SHARP EDGES AT POINTS
DR. BY	DATE	SCHEMATIC DIAGRAM		3. REMOVE ALL BURRS MACHINED FINISHES
				DO NOT SCALE DIMS.
				756-1C4496
				C

Figure 7-7 FC-100 Schematic

NOTES: UNLESS OTHERWISE SPECIFIED,
1. ALL DIODES ARE 358-1A3050




756	02429	7/1
-----	-------	-----

RELEASED IN EO 14176 5/19/01

DATE: 7-5-63 TIME: 4:30 PM BY: JZ		FROM: 124-ID2434 TO: 124-ID2434 SUBJECT: MAGNETOSTROKING REGISTER SCHEMATIC DIAGRAM	
---	--	--	--

Figure 7-9 MSR-1 Schematic



756-102472


RELEASED BY EC PMS 2-86		MSR-2	
124-102455		124-102455	
MSR-2		MSR-2	
VARIATION IN REG 1375-102472		VARIATION IN REG 1375-102472	
V.2. 4.12.76		SCHEMATIC DIAGRAM	

Figure 7-10 MSR-2 Schematic

FIRST	LAST	DELETED
Q 1	Q 6	
R 1	R 18	
CR 1	CR 12	

NOTES: UNLESS OTHERWISE SPECIFIED.

1. ALL RESISTOR VALUES IN KILOHMS $\pm 5\%$, 1/4 W.
2. ALL DIODES TO BE PER PBCC DWG NO. 358-1A 3090.
3. ALL TRANSISTORS ARE 2N1184 B.




756-IC2449 D

RELEASED ON EO 14176		610	
MAT'L	BASIC MODEL	DM-100	SCALE
FINISH	TEST ARRY.	124-102473	REF.
DATE	6-1-60	PACKARD BELL COMPUTER CORP. LOS ANGELES 25, CALIFORNIA	
CHECK	4/7/60	TD-100 (DRIVER)	
BY	4/7/60	SCHEMATIC DIAGRAM	
		756-IC2449 D	

Figure 7-11 TD-100 Schematic

FIRST	LAST	DELETED
Q1	Q4	
R1	R32	
C1	C9	
CR1	CR8	

NOTES: UNLESS OTHERWISE SPECIFIED,
 1. ALL RESISTOR VALUES ARE IN KILOHMS $\pm 5\%$, $\frac{1}{4}$ W.
 2. ALL DIODES TO BE PER PBCC DWG NO.358-1A3050.
 3. ALL CAPACITOR VALUES ARE IN UUF.
 4. ALL TRANSISTORS ARE 2N1500



756-1C2425 E


RELEASED ON EO 14176		610	
MATL	BASIC MODEL	SCALE	NOTES: UNLESS OTHERWISE NOTED
FIGURE	124-102433	REV	1. VOLTAGE RANGE: 0.5 V to 1.5 V 2. BREAK CHAMP EDS: APPROX. 0.15 3. REMOVE ALL SURF. MACHINING FINISHES TO: DO NOT SCALE DWS
APP. R.R.V.	11/15/60	PACKARD BELL COMPUTER CORP. LOS ANGELES 33, CALIFORNIA	
CHECK K.L.	9/15/60	TF-100	
DR. BY C.R.	4-5 60	SCHEMATIC DIAGRAM	
		756-1C2425	E

Figure 7-12 TF-100 Schematic

REFERENCE DESIGNATIONS		
FIRST	LAST	DELETED
C1	C16	
CR1	CR7	
L1	L4	
Q1	Q8	
R1	R28	R12

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTOR VALUES ARE IN OHMS $\pm 5\%$, 1/4W.
2. ALL DIODES REC STANDARD PART NO. 558-A3C50. (REPLACEMENT EQUIVALENT HUGHES HD2555)
3. ALL CAPACITOR VALUES ARE IN UUF.
4. ALL TRANSISTORS ARE 2N604.
5. TWO SWITCHES INCLUDED IN TEST CIRCUIT FUNCTION, NOT LOCATED ON MODULE BOARD.



DATE	DESIGN	REV	NOTES UNLESS OTHERWISE SPECIFIED
	124-106521		
APPROVED	FOR ASSEMBLY	DATE	
DATE	DESIGN	REV	NOTES UNLESS OTHERWISE SPECIFIED
	124-106521		
APPROVED	FOR ASSEMBLY	DATE	
DATE	DESIGN	REV	NOTES UNLESS OTHERWISE SPECIFIED
	124-106521		
APPROVED	FOR ASSEMBLY	DATE	


Figure 7-13. XCG-101 Schematic

2. FOR MODULE CONNECTOR LOCATIONS SEE 350-ID4244.

NOTES: UNLESS OTHERWISE SPECIFIED

① LOCATION "5A" AS SHOWN, WOULD BE THE ACTUAL LOCATION OF MODULE TF-100 IN THE COMPUTER.




MODULE MODEL NO.														
LOCATION IN FRAME ASSEMBLY	MSR-1B-191	XCG100	CD100	MSR-2	MSR-1B-3071	GD-100	EF-100	TF-100	DG-100	DG-101	DG-102	TD-100	FC-100	EF-100
	28 C	25 B	22 B	7 A		10 A	18 A	2 A	6 A	4 A	1 A	25 C	24 A	19 E
				2 B	29 C	17 B	19 A	3 A	6 B	11 A	12 A	26 D	25 A	8 E
				7 D	30 C	27 C	19 B	① 5 A	10 B	13 A	17 A	26 E	23 A	9 E
				14 D	31 C	20 E	23 C	7 B	20 B	14 A	5 B	27 E		23 B
				22 D	28 D		25 C	11 B	1 C	15 A	13 B			9 A
					29 D		32 A	12 B	4 C	16 A	15 B			
					30 D		33 A	21 B	7 C	1 B	30 B			
					31 D			3 C	9 C	4 B	34 B			
					32 C			5 C	12 C	8 B	39 B			
					32 D			8 C	14 C	9 B	2 C			
								11 C	16 C	14 B	6 C			
								13 C	18 C	16 B	10 C			
								17 E	16 D	18 B	15 C			
								19 C	17 D	27 B	17 C			
								9 D	16 E	28 B	21 C			
								18 D	5 E	29 B	24 C			
								6 E		31 B	2 D			
										32 B	5 D			
										33 B	10 D			
										35 B	12 D			
										36 B	19 D			
										37 B	9 E			
										38 B	13 E			
										21 A	14 E			
										26 A	15 E			
										28 A	22 C			
										1 D	20 C			
										3 D	27 A			
										4 D	29 A			
										6 D				
										11 D				
										13 D				
										20 D				
										21 D				
										10 E				
										11 E				
										12 E				
										18 E				




FRONT VIEW OF FRAME ASSEMBLIES (OPEN)-PB250 COMPUTER

MAT'L	BASIC MODEL PB-250	SCALE	NOTES: UNLESS OTHERWISE NOTED
FINISH	NEXT ASSY.	REF.	1. TOLERANCES: .005" .010" .015" .020" .030" .040" .050" .060" .070" .080" .090" .100" .110" .120" .130" .140" .150" .160" .170" .180" .190" .200" .210" .220" .230" .240" .250" .260" .270" .280" .290" .300" .310" .320" .330" .340" .350" .360" .370" .380" .390" .400" .410" .420" .430" .440" .450" .460" .470" .480" .490" .500" .510" .520" .530" .540" .550" .560" .570" .580" .590" .600" .610" .620" .630" .640" .650" .660" .670" .680" .690" .700" .710" .720" .730" .740" .750" .760" .770" .780" .790" .800" .810" .820" .830" .840" .850" .860" .870" .880" .890" .900" .910" .920" .930" .940" .950" .960" .970" .980" .990" .1000"
APP'D	PACKARD BELL COMPUTER CORP. LOS ANGELES 28, CALIFORNIA	DATE	2-1-60
CHECKED	PB250 MODULE LOCATION DIAGRAM	350-1D4593	G
DR. BY	7-28-60		


Figure 7-14 PB250 Module Location Diagram



DETAIL A
SCALE 1/8"
TYP INSTL FOR 28C10 THRU 35C10
(WIRE NUMBERS ARE FOR REF ONLY)



AUXILIARY (EXPLODED) VIEW SHOWING TEST JACK MOUNT ASSEMBLIES FROM WIRING SIDE. (NUMBERS SHOWN ARE FOR REFERENCE ONLY.)




WIRE NO.	WIRE COLOR	TERM POINTS FROM TO	ITEM APPROX NO. LENGTH	REMARKS
41	6 SOLID WHITE	23C1R → 26A32	3/8 7	-12V
42	16	26A32 THRU 33A32	3/8 3	-12V
43	24	27A32 → 27A15	3/8 2	-12V
44	24	29A32 → 29A15	3/8 2	-12V
45	16	24E7L → 26A18	3/8 7	GRD
46	16	26A18 THRU 33A18	3/8 3	GRD
47	16	22E6R → 22A4	3/8 5	+6V
48	6 SOLID WHITE	25A4 THRU 33A4	3/8 3	+6V

SEE DETAIL A

WIRE NO.	WIRE COLOR	TERM POINTS FROM TO	ITEM APPROX NO. LENGTH	REMARKS
49	24 SOLID WHT	17A32 → 17A15	3/8 4	-12V
50	16	15B32 → 15B15	3/8 4	-12V
51	16	13B32 → 13B15	3/8 4	-12V
52	16	17C32 → 17C15	3/8 4	-12V
53	16	22C32 → 22C15	3/8 4	-12V
54	16	12D32 → 12D15	3/8 4	-12V
55	16	10D32 → 10D15	3/8 4	-12V
56	24 SOLID WHT	24C32 → 24C15	3/8 4	-12V

WIRE NO.	WIRE COLOR	TERM POINTS FROM TO	ITEM APPROX NO. LENGTH	REMARKS
57	24 SOLID WHT	02C32 → 6C15	3/8 4	-12V
58	16	05D32 → 5D15	3/8 4	-12V
59	16	15E32 → 15E15	3/8 4	-12V
60	16	02D32 → 02D15	3/8 4	-12V
61	16	15B18 → 15B15	3/8 4	-12V
62	16	15B18 → 15B15	3/8 4	-12V
63	16	01A18 → 01A15	3/8 4	-12V
64	16	07A23 → 07A15	3/8 4	-12V
65	16	20K18 → 20C15	3/8 4	-12V
66	24 SOLID WHT	71B18 → 31B15	3/8 4	-12V

Fig



- NOTES: UNLESS OTHERWISE SPECIFIED
 1. REFERENCE DRAWINGS:
 DWG NO. 123-112617 PB250 ASSY
 DWG NO. 354-1A 4275 PB250 WIRING LIST
2. LOCATIONS 22E, 23E & 24E ARE AFFIRED WITH
 L OR R MEANING LEFT OR RIGHT SIDE OF
 TERMINAL. EX: WIRE 20 GOES FROM 24STR
 WHICH IS RIGHT SIDE OF TERMINAL AT LOCATION 24E?
3. BALLOON INDICATES ITEM NO. IN
 B/M OF 123-112617 PB250 ASSY.
4. EXACT WIRE LENGTHS TO BE DETERMINED
 AT MANUFACTURING AND DRAFTING DEPARTMENT
 NOTIFIED.

WIRE NO.	WIRE GAUGE	COLOR	TERM. POINTS FROM TO	ITEM APPROX. NO. LENGTH	REMARKS
1	16	WHT	25E5L → 20E3Z	13	-12V
2			25E4L → 25D3Z	10	
3			25E3L → 25C3Z	15	
4	16	STRD	25E2L → 25B3Z	22	
5	24	STRD	25E2R → 25C3Z	46	
6	24	SOLD	25D3Z → 25D3Z → 25C3Z 25C3Z → 25C3Z → 25D3Z 25C3Z → 25C3Z → 25D3Z 25C3Z → 25C3Z → 25D3Z 25C3Z → 25C3Z → 25D3Z	130	
7	24	STRD	25C3Z → 25E2L	41	
8	16	STRD	25E1L → 25A3Z	26	
9	24	STRD	25E1R → 24C3Z	41	
10	24	SOLD	24D3Z → 24C3Z 24E3R → 27E3Z	42	
11	24	STRD	25E1R → 27C3Z	41	
12	24	STRD	25E5L → 1J24	41	
13	24	SOLD	1J2B → 1J2S → 1J24	42	JUMPER
14	24	STRD	16J15 → 25E5R	41	
15	24	SOLD	16J15 → 25J15 → 3J15	42	
16	24	STRD	23E5R → 7J23	41	
17	24	STRD	25E4R → 14J25	41	
18	24	SOLD	24E4R → 24E4L → 14J25	42	
19			1A3Z → 1A15	6	-12V JUMPER
20			12A3Z → 12A15	6	-12V JUMPER
21			5B3Z → 5B15	6	-12V JUMPER
22			9D3Z → 9D15	6	-12V JUMPER
23			19E3Z → 19E15	6	-12V JUMPER
24			15E3Z → 15E15	6	-12V JUMPER
25			14E3Z → 14E15	6	-12V JUMPER
26			10C3Z → 10C15	6	-12V JUMPER
27			15C3Z → 15C15	6	-12V JUMPER
28			21C3Z → 21C15	6	-12V JUMPER
29	24	SOLD WHT	39B3Z → 39B15	42	-12V JUMPER
30	16	WHT	25E2L → 24B3Z	41	-12V
31	24	SOLD WHT	26A → 2C15	42	4 + 6V JUMPER
32	24	SOLD WHT	34B4 → 34B15	42	4 + 6V JUMPER
33	16	STRD WHT	22E4L → 20E4	10	+6V
34			22E4R → 25D4	16	
35			22E3L → 25C4	19	
36	16	STRD	22E5R → 25B4	25	
37	24	STRD	22E2L → 25C4	41	
38	24	SOLD	22E2R → 25A4	42	150
39	24	STRD	22E4 → 26D4 → 26C4 26C4 → 26D4 → 26C4 26C4 → 26D4 → 26C4 26C4 → 26D4 → 26C4	42	
40	24	SOLD	22E2L → 25C4	41	
41	24	STRD	22E2R → 25A4	41	
42	16	STRD	22E1L → 26C4	40	
43	24	SOLD	22E4 → 26D4 → 26C4 26C4 → 26D4 → 26C4 26C4 → 26D4 → 26C4 26C4 → 26D4 → 26C4	42	
44	24	STRD	22E1L → 27C4	41	
45	16	STRD	22E1R → 26B4	46	
46	24	STRD	22E4L → 16J14	41	
47	24	SOLD	34M → 21A → 15B14 → 16M	42	
48	24		14J23 → 22E4L	41	
49	24	STRD	22E2R → 7J21	41	14V
50	24	SOLD	35D1B → 49B1B	46	15 GRD JUMPER
51			34D1B → 47B1B	42	
52			35D1B → 44B1B	42	
53			32D1B → 47B1B	42	
54			30D1B → 35B1B	42	
55			29D1B → 35B1B	42	
56			28D1B → 30B1B	15	
57			24E1L → 5J7	30	
58	24	SOLD WHT	22D1B → 2E7 → 3E7	42	10 GRD JUMPER

WIRE NO.	WIRE GAUGE	COLOR	TERM. POINTS FROM TO	ITEM APPROX. NO. LENGTH	REMARKS
1	16	STRD WHT	24E7R → 20E1B	14	GRD
2			24E4R → 25B1B	2E	
3			24E5L → 25A1B	30	
4	16	STRD	24E2R → 28C1B	44	44
5	24	SOLD	28D1B → 28C1B	42	10
6	16	STRD	24E7L → 29C1B	44	50
7	24	SOLD	29D1B → 29C1B	42	10
8	16	STRD	24E4R → 30C1B	44	56
9	24	SOLD	30D1B → 30C1B	42	10
10	16	STRD	24E5R → 31C1B	44	64
11	24	SOLD	31D1B → 31C1B	42	10
12	16	STRD	24E4L → 32C1B	44	58
13	24	SOLD	32D1B → 32C1B	42	10
14	16	STRD	24E5L → 33C1B	44	55
15	24	SOLD	33D1B → 33C1B	42	10
16	16	STRD	24E2L → 34C1B	44	60
17	24	SOLD	34D1B → 34C1B	42	10
18	16	STRD	24E1R → 35C1B	44	60
19	24	SOLD	35D1B → 35C1B	42	10
20	16	STRD	24E1L → 26B1B	44	40
21	24	SOLD	27C1B → 26B1B	42	10
22	16	STRD	24E4L → 25D1B	44	14
23	24	STRD	24E2L → 16J13	41	34
24	24	SOLD	34B → 23B → 15J15 → 4J15	42	32
25	24	STRD	24E4R → 12J45	41	32
26	24	SOLD	12J24 → 18J23 → 19J24 18J23 → 12J24 → 19J24	42	17
27	24	SOLD	24E5L → 11J9	41	30
28	24	SOLD	6J9 → 9J9 → 10J9 → 11J9	42	15
29	24	STRD	24E6R → 17J6	41	40
30	24	SOLD	7J22 → 17J6	42	18 GRD
31	24	SOLD	34B1 → 34B1B	42	4 GRD JUMPER
32	16	STRD	24E5R → 25C1B	44	18 GRD
33	16	STRD	24E3R → 26C1B	44	40 GRD
34	16	SOLD	26B → 24B → 24B → 24C1B	44	20 GRD
35	16	SOLD	1A1B → 1B1B	578	8 SEE WIRE 1
36			2B1B → 2C1B	8	8 (1) THRU
37			1C1B → 1D1B	8	8 (2) REF
38			3C1B → 3E1B	16	
39			14D1B → 14E1B	8	GRD
40			18A THRU 25A4	18	18V BUS BAR
41			18B THRU 25A1B	18	(GRD)
42			18Z THRU 25A3Z	18	(12V)
43			18A THRU 25B4	18	(14V)
44			18B THRU 25B1B	18	(GRD)
45			18Z THRU 25B3Z	18	(12V)
46			1C4 THRU 25C4	18	(14V)
47			1C1B THRU 25C1B	18	(GRD)
48			1C3Z THRU 25C3Z	18	(12V)
49			1D4 THRU 25D4	18	(14V)
50			1D1B THRU 25D1B	18	(GRD)
51			1D3Z THRU 25D3Z	18	(12V)
52			5E4 THRU 20E4	10	(14V)
53			5E1B THRU 20E1B	10	(GRD)
54			5E3Z THRU 20E3Z	10	(12V)
55			26B4 THRU 49B4	12	(14V)
56			26B1B THRU 49B1B	12	(GRD)
57			26B3Z THRU 49B3Z	12	(12V BUS BAR)
58	24	STRD	25E6R → 4J25	41	35 -48V
59	24	SOLD	7J20 → 4J21 → 4J24 → 4J25	42	8 -48V
60			26C1B → 26C7 → 26C19	42	1/2 GRD
61			26D1B → 26D7 → 26D19	42	1/2 GRD
62	24	SOLD WHT	27E1B → 27E17 → 27E19	42	1/2 GRD

DATE: 12/31/77
 DRAWN BY: 311/11
 CHECKED BY: 311/11
 APPROVED BY: 311/11
 DC POWER WIRING
 INSTALLATION DRAWING
 359-14885 E

Figure 7-15 PB250 DC Power Wiring Installation Drawing

COMPONENT INSTALLATION CHART

ITEM	ITEM NO. IN FINAL ASSY DWG	ITEM NO. IN FINAL ASSY DWG	ITEM NO. IN FINAL ASSY DWG
1	(1)	(1)	(1)
2	(1)	(1)	(1)
3	(1)	(1)	(1)
4	(1)	(1)	(1)
5	(1)	(1)	(1)
6	(1)	(1)	(1)
7	(1)	(1)	(1)
8	(1)	(1)	(1)
9	(1)	(1)	(1)
10	(1)	(1)	(1)
11	(1)	(1)	(1)
12	(1)	(1)	(1)
13	(1)	(1)	(1)
14	(1)	(1)	(1)
15	(1)	(1)	(1)
16	(1)	(1)	(1)
17	(1)	(1)	(1)
18	(1)	(1)	(1)
19	(1)	(1)	(1)
20	(1)	(1)	(1)
21	(1)	(1)	(1)
22	(1)	(1)	(1)
23	(1)	(1)	(1)
24	(1)	(1)	(1)
25	(1)	(1)	(1)
26	(1)	(1)	(1)
27	(1)	(1)	(1)
28	(1)	(1)	(1)
29	(1)	(1)	(1)
30	(1)	(1)	(1)
31	(1)	(1)	(1)
32	(1)	(1)	(1)
33	(1)	(1)	(1)
34	(1)	(1)	(1)
35	(1)	(1)	(1)
36	(1)	(1)	(1)
37	(1)	(1)	(1)
38	(1)	(1)	(1)
39	(1)	(1)	(1)
40	(1)	(1)	(1)
41	(1)	(1)	(1)
42	(1)	(1)	(1)
43	(1)	(1)	(1)
44	(1)	(1)	(1)
45	(1)	(1)	(1)
46	(1)	(1)	(1)
47	(1)	(1)	(1)

48	(1)	20A30	20A32
49	(1)	27E9	27E32
50	(1)	35B9	35B32
51	(1)	20E10	20E32
52	(1)	22B6	-12V BUSS
53	(1)	22B6	
54	(1)	22B24	
55	(1)	22B26	
56	(1)	22B28	
57	(1)	22B30	-12V BUSS
58	(1)	13C28	13C32
59	(1)	15C27	15C32
60	(1)	17E14	17E32
61	(1)	20B3	-12V BUSS
62	(1)	20B9	
63	(1)	29B13	
64	(1)	29B26	
65	(1)	30B5	
66	(1)	30B8	
67	(1)	30B4	
68	(1)	30B22	-12V BUSS
69	(1)	28D6	-28D1
70	(1)	28C8	-28C11
71	(1)	28C18	-28C9
72	(1)	28D18	-28D9
73	(1)	28B19	28B32
74	(1)	29B19	29B32
75	(1)	23B35	24B32
76	(1)	EA14	-12V BUSS

REFERENCE INFORMATION
ITEMS LISTED BELOW ARE ITEMS IN B/M OF PB-250 ASSY 123-132617



(57)	IS SLEEVING
(60)	IS RES. 0.8K, 1/4W, ±5%
(61)	IS RES. 2.7K, 1/4W, ±5%
(62)	IS RES. 5.6K, 1/4W, ±5%
(63)	IS RES. 15K, 1/4W, ±5%
(64)	IS RES. 10K, 1/4W, ±5%
(41)	IS #24 STRAND TEFLON
(67)	IS RES. 1K, 1/4W, ±5%
(68)	IS RES. 1.5K, 1/4W, ±5%
(69)	IS RES. 1.2K, 1/4W, ±5%
(70)	IS DIODE 1A3050
(71)	IS RES. 1.6K, 1/4W, ±5%
(72)	IS RES. 10K, 1/4W, ±5%

NOTES:


1 BALL (●) INDICATES ITEM NO. IN LIST OF MAT. ON FINAL ASSY 123-132617

2 THIS DWG IS USED TO INSTALL COMPONENTS LISTED ON FINAL ASSY DWG 123-132617

3 THESE WIRES TO BE INSTALLED AFTER ALL OTHER WIRING HAS BEEN CHECKED WITH WIRING TEST CARDS.



FRONT VIEW OF FRAME ASSY (OPEN)
SHOWING WIRING SIDE OF CONNECTORS



77	(1)	16A 2	16D3
78	(1)	20A15	26A4
79	(1)	28A15	28A4
80	(1)	16A 2	-12V BUSS
81	(1)	16A 2	
82	(1)	16A 2	
83	(1)	16A 2	
84	(1)	16A 2	
85	(1)	16A 2	
86	(1)	15A 2	
87	(1)	15A 2	-12V BUSS
88	(1)	15A 2	10E52
89	(1)	25B 2	24B 2




RELEASED ON 80-2126 12/9/61

ITEM	QUANTITY	DESCRIPTION	REMARKS
1	1	PB-250 WMS	
2	1	123-132617	
3	1	PB-250 COMPONENT COORD. 123-132617	
4	1	PB-250 COMPONENT INSTALLATION DWG	

350-105623 E

Figure 7-16

PB250 Component Installation Drawing



FRONT VIEW OF FRAME ASSEMBLIES (OPEN)-PB250 COMPUTER

NOTES: UNLESS OTHERWISE SPECIFIED
 0 LOCATION "5A" AS SHOWN, WOULD BE THE ACTUAL
 LOCATION OF MODULE TF-100 CONNECTOR IN THE
 COMPUTER.

MODULE MODEL NO. (CONNECTORS)												
NO.	K66100	CD100	MSR-2	MSR-1	GD100	EF100	TF100	DG100	DG101	DG102	TD100	FC100
KEYING	5-13	3-15	3-23	3-27	3-17	3-21	3-25	3-33	3-41	3-49	3-19	3-27
LOCATION IN FRAME ASSEMBLY	25 B	22 B	7 A	28 C	10 A	18 A	2 A	6 A	4 A	1 A	20 C	24 A
			2 B	29 C	17 B	19 A	3 A	6 B	11 A	12 A	26 D	25 A
			7 D	30 C	27 C	19 B	5 A	10 B	13 A	17 A	26 E	23 A
			14 D	31 C	20 A	23 C	7 B	20 B	14 A	5 B	27 E	23 B
			22 D	32 C	20 E	25 C	11 B	1 C	15 A	13 B		26 B
				33 C	24 A	25 D	12 B	4 C	16 A	15 B		49 B
				34 C	25 A		21 B	7 C	1 B	30 B		22 A
				35 C			3 C	9 C	4 B	34 B		
				28 D			5 C	12 C	8 B	39 B		
				29 D			8 C	14 C	9 B	2 C		
				30 D			11 C	16 C	14 B	6 C		
				31 D			13 C	18 C	16 B	10 C		
				32 D			24 D	16 D	18 B	15 C		
				33 D			19 C	17 D	27 B	17 C		
				34 D			9 D	16 E	28 B	21 C		
				35 D			18 D	5 E	29 B	24 C		
							17 E		31 B	2 D		
							44 B		32 B	5 D		
							6 E		33 B	10 D		
									35 B	12 D		
									36 B	19 D		
									37 B	9 E		
									38 B	13 E		
									40 B	14 E		
									41 B	15 E		
									42 B	22 C		
									1 D	20 C		
									3 D	45 B		
									4 D	27 A		
									6 D	29 A		
									11 D			
									13 D			
									20 D			
									21 D			
									10 E			
									11 E			
									12 E			
									18 E			
									21 A			
									46 B			
									43 B			
									47 B			
									48 B			
									26 A			
									28 A			

350-D4244

RELEASED BY 6.0.1513 8-2-60

DATE	NOV 1960	BY	PB250
REASON	PACIFIC BELL COMPUTER CORP. SAN ANTONIO, TEXAS		
APPROVED	JY 6-25-60 M.C. 5-1-60		
DESCRIPTION	PB250 CONNECTOR LOCATION DIAGRAM		
FILE NO.	350-D4244	REV.	H

Figure 7-17 PB250 Connector Location Diagram




Figure 7-18 PB250 AC Power Schematic




Figure 7-19 Indicators Schematic