

EFERENCE MANNAL

	·		

### PREFACE

This manual describes the Philco 212 Electronic Data Processing System, a member of the Philco 2000 series. Included in the manual is a description of the organization of the Philco 212 Central Processor and its associated registers. Each of the instructions performed by the Philco 212 Central Processor is described in detail. Detailed descriptions of the input-output units associated with the Philco 212 are contained in the Input-Output Systems Manual, TM-16.

This manual incorporates the changes to the previous edition of the manual, TM-29, announced in Philco Computer Users Memo 27-63.

	·		

### TABLE OF CONTENTS

Chapter		Page
	PREFACE	iii
1	PHILCO 212 DATA PROCESSING SYSTEM	1
	Introduction	1
	Central Processor	3 3
	Control Section	
	Magnetic Core Storage System	4
	Operator's Console and Console Typewriter	4
	Input-Output Control Unit	4
	Disc File System	5
	Magnetic Tape Systems	5
	High Performance Magnetic Tape System	5
	90KC Magnetic Tape System	6
	Accounting Clock System	7
	On-Line Paper Tape System	7
	Real-Time System	7
	Auto-Control Unit	8
	Interval Timer	8
	Philco 1000 Computer Series	8
	High-Speed Punched-Card System	9
	Printers	10
	Magnetic Tapes	10
	X-Y Plotter	10
	Paper Tape System and Input-Output Typewriter	11
	Input-Output Buffers	11
2	THE PHILCO 212 WORD	13
2	Fixed-Point Data Words	13
	Fixed-Point Zero	13
	Significant Bits	13
	Floating-Point Data Words	14
	Floating-Point Number Range	14
	Floating-Point Zero	15
	Double Precision Floating-Point Words	15
	BCD or Alphanumeric Word	15
	Instruction Word	15
	Command Field	16
	F-Bit	16
	Address Field	16
	Input-Output Order Word	17

### TABLE OF CONTENTS (Continued)

Chapter		Page
3	CONTROL SECTION OF THE PHILCO 212	19
	Instruction Unit	19
	Index Unit	19
	Index Registers	19
	Effective Address	19
	C-Bits and Y-Bits	19
	Index Register Instructions and Indexable Instructions	21
	Arithmetic Unit	21
	D Register	21
	A Register	22
	Q Register	22
	JA Register	22
	Store Unit	23
4	FIXED-POINT ARITHMETIC	25
-	Scaling	25
	Overflow	25
	Overflow Indicator	25
	Addition and Subtraction	25
	Multiplication	26
	Division	26
5	FLOATING-POINT ARITHMETIC	29
•	Normalization	29
	Mantissa Overflow	29
	Exponent Overflow and Underflow	30
	Addition and Subtraction	30
	Multiplication	30
	Division	31
6	PHILCO 212 INSTRUCTIONS	33
	Add Instructions	33
	Subtract Instructions	37
	Multiply Instructions	41
	Divide Instructions	46
	Clear Instructions	47
	Transfer Instructions	48
	Jump Instructions	53
	Shift Instructions	59
	Index Register Instructions	63
	Extract Instructions	78
	Logic Instructions	80
	Special Instructions	81

### TABLE OF CONTENTS (Continued)


Chapter		Page
7	DOUBLE PRECISION ARITHMETIC Operand Format Double Precision Zero Double Precision Mode Correction Counter FAQS and FSQS FAM and FSM FMAS FMAR ENDDP Double Precision Programming Addition and Subtraction Multiplication	93 94 94 94 95 96 96 97 97 97
Appendix		Page
Α	SYMBOLS USED IN LOGIC EQUATIONS AND FLOW CHARTS	101
В	PHILCO 212 CODE COMBINATIONS	102
С	PHILCO 212 QUATERNARY CODE	103
D	PARITY ERRORS AND HALT INSTRUCTIONS	104
E	PROGRAM ADDRESSABLE REGISTERS	110
F	INSTRUCTION RUN TIMES	112

### Chapter 1

### PHILCO 212 DATA PROCESSING SYSTEM

### INTRODUCTION

The Philco 212 Data Processing System is an extremely highspeed, large-scale electronic computer designed for business, scientific and real-time operations.




Philco 212 System

An Input-Output Control Unit connects eight input-output channels to the Philco 212 Central Processor, Direct input or output is made on 240,000 or 90,000 six-bit characters per second magnetic tape. Real-time input and program interrupt are provided by the Real-Time System. Any computer in the Philco 1000 series can be connected to the magnetic tape system for input-output between the Philco 212 and one of the following units, or between any two of the following units.

- 1000 character per second Paper Tape Reader
- 60 character per second Paper Tape Punch
- 2000 or 600 card per minute Punched-Card Reader
- 100 or 200 card per minute Card Punch
- 300 or 900 line per minute Printer
- X-Y Plotter
- 240,000, 90,000, 25,020, and 9,000 Characters Per Second Magnetic Tape Units

The Philco 1000 relieves the Philco 212 of routine data handling functions such as input formatting and verification, file searching, conversion of punched card information to tape, and editing of output for the printer.



\* AN INPUT-OUTPUT PROCESSOR CONNECTING UP TO 16 TAPES MAY BE USED INSTEAD OF A TAPE CONTROLLER

Figure 1. Block Diagram of a 212 System

PHILCO 212 SYSTEM 3

The main magnetic core storage for the Philco 212 has a memory access time of 0.9 microseconds and a capacity of up to 65,536 words. Auxiliary storage of 5,242,880 words is provided by the Disc File System.

The Philco 212 is compatible with other computers in the Philco 2000 series. Programs and routines used on the Philco 210 and 211 can be run on the 212 without reprogramming. Ease of programming is assured by the availability of TAC, ALTAC and COBOL compilers.

Instruction and operand look ahead permits as many as seven instructions to be processed simultaneously. The Philoo 212 features asynchronous processing between instructions, as well as within instructions. For example, while the computer is storing or waiting to store the result of an operation, it is executing the next instruction, indexing and accessing operands for still another, and accessing the next four instructions from memory.

Under normal conditions, memory access time becomes negligible because access time for instructions and operands is generally overlapped by the arithmetic execution time of the preceding arithmetic instruction.

Using the 1.5 microsecond memory, typical rates of the arithmetic operations, including instruction and operand access, expressed in operations per second are as follows (the instructions to which these rates apply are indicated in parentheses):

	Fixed	Point	Floating	Point
Addition and Subtraction		, ,	(FAD, FSD)	,
Multiplication	(MA)	151,630	(FMA)	199,400
Division	(DAQ)*	60,420	(FDAQ)*	79,680

### CENTRAL PROCESSOR

The Central Processor consists of magnetic core memory and a Control Section. The Central Processor processes data stored in magnetic core memory in accordance with the interpretation of the program instructions. It is the function of the Control Section to interpret and execute the instructions.

### Control Section

The Philco 212 normally executes instructions in sequential order. Each memory location can contain two instructions which are transferred simultaneously to the Program Register in the Instruction Unit (see page 19).

The Control Section of the Philco 212 system executes 250 instructions, including 59 floating-point instructions. In addition, input-output orders for each particular type of device are available for executing input-output orders and for checking for transmission, the amount transmitted, and possible transmissionerrors.

<sup>\*</sup> These instructions have a double-length dividend.

### Magnetic Core Storage System

The Magnetic Core Storage System is a random access device capable of storing data in banks of 8192 words, 48 binary digits (plus 8 parity bits) in length, and has an average memory access time of 0.9 microsecond. A complete read-write cycle is performed in 1.5 microseconds. Magnetic Core Storage Systems are available with a total storage of 32,768 (32K) or 65,536 (65K) words.


When the Central Processor has transferred information to registers of a memory unit, the Processor proceeds to other operations while memory is independently completing its read-write cycle.

Separate banks of 8192 words can be accessed virtually simultaneously. Therefore, instruction access, operand access, result storage, and input-output operations can proceed concurrently if the values are in separate banks.

Data transferred to or from memory is checked for an odd parity read. If a parity error is detected, the error is indicated on the Operator's Console and the Central Processor halts (see Appendix D).

### OPERATOR'S CONSOLE AND CONSOLE TYPEWRITER

The Operator's Console provides indicators and manual controls for monitoring the operations of the Philco 212.



Operator's Console and Console Typewriter

By means of the Console Typewriter, the operator has direct and immediate access to the magnetic core storage. Input can be typed from the keyboard and a typed copy is prepared for checking purposes. Output can be typed at a speed of 15 characters per second. A 16 character Console Typewriter Buffer allows the Central Processor to proceed without waiting for the completion of each type-out cycle.

## INPUT-OUTPUT CONTROL UNIT

The Input-Output Control Unit is a connecting unit between eight input-output channels and two lines to memory. The input-output units available for these channels are discussed below.

PHILCO 212 SYSTEM

#### DISC FILE SYSTEM

The Philco Disc File System provides a high-speed, rapid access, auxiliary storage for the Philco 212. Data or programs not required immediately in memory, but which must be available in milliseconds, are stored in the Disc File System. When the Central Processor requests this data, it is transmitted to the magnetic core memory, where it can be accessed by Central Processor instructions.

The Disc File System stores 41,943,040 alphanumeric characters (5,242,880 words).

The Disc File System transfers 960,000 alphanumeric characters per second (120,000 words per second). Operation may be continuous for up to 32,768 words. Parity is checked for each character transmitted or received.

The Disc File System operates through its own section of the Input-Output Control Unit and its own line to memory. Data transmission to and from the Disc File System proceeds simultaneously with computation and other input-output operations.

### MAGNETIC TAPE SYSTEMS

Two magnetic tape systems are available for the Philco 212:the High Performance 240,000 Characters Per Second Magnetic Tape System and the 90,000 Characters Per Second Magnetic Tape System.

### High Performance Magnetic Tape System

The primary input-output medium of the Philco 212 is the High Performance Magnetic Tape System. Each magnetic tape unit in the system operates at a peak transfer rate of 240,000 six-bit characters per second.

The Magnetic Tape System consists of one or two Tape Controllers, each of which provides two or four channels (Data Controllers) through which data can pass between memory and associated magnetic tape units. Up to 32 magnetic tape units can be connected to each Tape Controller. Any tape unit requested is automatically assigned to any available Data Controller within that Tape Controller, thus providing for up to four simultaneous read and/or write operations per Tape Controller.

Tape stations accommodate reels with 3600 feet of one-inch wide magnetic tape. Each reel contains up to 72.0 million 6-bit characters or 9.0 million Philco 48-bit words when data is recorded in a record size of 4096 words. The record size may vary from one to 4096 words (8 to 32,768 characters).


Up to 16 records, of up to 32,768 6-bit characters each, can be read or written by one input-output order with no start-stop time between records. Start-stop time is 2.5 milliseconds.

Tapes may be written forward, and read forward or reverse. Accuracy of reading and recording is assured by parity checks. word counts, and the use of separate read/write heads. While information is being recorded, it is read back and checked for validity. When an error is detected, the block is automatically rewritten. Similarly, when an error is detected during reading, the automatic verification feature rereads the block. A writedisable feature is provided to prevent the unintentional erasure of the magnetic tape.

### Tape System

90KC Magnetic For Philco 212 installations that do not require the High Performance Magnetic Tape System, the 90,000 Character Per Second (90KC) Tape System is available.

> Up to 16 tapes with a peak transfer rate of 90,000 6-bit characters per second can be used, on line, by connecting them directly to an Input-Output Processor. Up to four read and/or write operations can take place simultaneously.



Magnetic Tape Units

The one-inch magnetic tape used is available in lengths up to 3600 feet. Each reel contains up to 19 million 6-bit characters or 2.4 million Philco 48-bit words. Data is recorded in fixed records of 128 words. Up to 16 records may be read or written by one input-output order with no start-stop time between records. Start-stop time is 2.5 milliseconds.

Tapes may be written forward, or read forward or reverse. The 90KC Tape System has the same checking features as the High Performance Magnetic Tape System.

Input-Output transmission orders for the 90KC Tape System are compatible with the High Performance Magnetic Tape System.

## ACCOUNTING CLOCK SYSTEM


The Accounting Clock System is used to transmit the date (month and day) and the time of the day (hours, minutes and tenths of minutes) to memory whenever the program calls for this information.

The Accounting Clock System contains switches for the initial clock setting and automatically corrects for the lengths of months. A manual switch is used to indicate the extra day in a leap year.

The Accounting Clock System shares access to the Central Processor with the On-Line Paper Tape System. A special interface is required to connect the Accounting Clock System to the Input-Output Control Unit.

## ON-LINE PAPER TAPE SYSTEM

The On-Line Paper Tape System reads or punches paper tape as input to or output from the Central Processor through the Paper Tape/Accounting Clock channel. Data in the form of five- or seven-level punched paper tape may be photoelectrically read directly into the Philco 212 at the rate of 1000 characters per second. With the Paper Tape Punch, data may be punched in five or seven levels onto paper tape at the rate of 60 characters per second. A special interface is required to connect the Paper Tape System to the Input-Output Control Unit.



Paper Tape System

### REAL-TIME SYSTEM

The Real-Time System of the Philco 212 Electronic Data Processing System provides a channel to the Central Processor for high-priority data. A special interface is required to connect the Real Time System to the Input-Output Control Unit.

A Real-Time Scanner in the Real-Time System transfers information between the Central Processor and a real-time, such as the Interval Timer or the Auto-Control Unit.

Models of the Real-Time System are available to multiplex and check one, four or eight real-time units.

The Scanner sequentially interrogates each real-time unit that is connected to it. When a real-time unit is ready to transmit information, the Real-Time System generates a signal for the Central Processor. The signal sent to the Central Processor may cause an automatic interrupt (see Auto-Control Unit below).

## Auto-Control Unit

The Auto-Control Unit provides the means of interrupting a program whenever specified conditions appear in the Central Processor or in the input-output system.

The interrupt feature is under program control, the programmer specifying which of up to 48 preselected system conditions shall be allowed to interrupt the Central Processor, and what action is to be taken when these conditions are present.

When any one of the designated signals is received, the contents of significant registers are stored and control is automatically transferred to a predesignated memory location. Once processing appropriate to the interrupt signal is completed the interrupt program may use the stored registers to return to the previously interrupted program.

### Interval Timer


The Interval Timer transmits through the Real-Time System and times, in milliseconds, intervals of up to 9.32 hours.

The Timer is an electronic "alarm clock" which can provide an interrupt signal through the Auto-Control Unit when a designated period of time has elapsed. The Timer must be preset by a program to contain the desired time lapse. The Interval Timer Unit is program addressable at all times and may be inspected without affecting its contents or function.

## PHILCO 1000 COMPUTER SERIES

The Philco 1000 Computer Series provides for input formatting and verification, file searching, conversion of punched card information to tape, and editing of output for the printer. The Philco 1000 may be connected to the Tape Controller or to the Input-Output Processor, sharing Magnetic Tape Units with the Philco 212, or operated off-line independent of the Philco 212.

A basic Philco 1000 system consists of a Processor, 4096 characters of Magnetic Core Memory, and an Input-Output Switch for the connection of input-output devices. An expanded system may have two separate Processors. Each of these Processors may have up to 32,768 characters of Magnetic Core Memory.



Philco 1000 System

One or both Processors share a common Input-Output Switch. The Input-Output Switch is available in four models. If one Central Processor is used, an Input-Output Switch is available to permit one transmission between the memory of that Processor and any one of 4 or 8 input-output channels. If two Central Processors are used, an Input-Output Switch is available to permit any two concurrent transmissions, one with each Central Processor's Memory Section, and the other with two of 4 or 8 inputoutput channels. Each input-output channel may handle several similar input-output units, the number depending on the type of device.

The input-output units which may be connected to the Philco 1000 include the Punched-Card System, Printing System, Magnetic Tapes, X-Y Plotter, Paper Tape System, and the Input-Output Typewriter. Input-Output Buffers are available for selected units.

A Data Link to provide high-speed data transmission between the Philco 212 Electronic Data Processing System and remote inputoutput stations may also be connected to the Philco 1000.

Each Processor has its own coincident-current magnetic core memory. Data is accessed serially, a character at a time, with a full memory cycle of less than 5 microseconds, Effective memory access time is 3 microseconds. Each character consists of six bits plus a parity bit and is checked each time the character is accessed. Core Memory is available in models of 8192, 16,384, and 32,768 characters.

Punched Card System

High-Speed The Punched-Card System reads 80-column cards at the rate of 2000 or 600 cards per minute and punches them at a rate of 100 or 200 cards per minute. Cards may be read in Hollerith or binary modes.




High-Speed Card Reader

The Card Readers have dual read stations for complete checking of the data. The data read by the first read station is compared with the data read by the second read station. The Card Punches have a read after punch to provide for punching accuracy. Checking of the system components, parity, and card alignment insures the accuracy of the reading and punching operations.

Printers

A 300 or a 900 line per minute Printer may be connected to the Philco 1000. Both Printers print 64 characters (see Appendix B) in 120 positions per line on continuous single or multi-part forms from 4 to 20 inches in width for the 300 LPM Printer and from 4 to 19 inches in width for the 900 LPM Printer.



High-Speed Line Printer

Magnetic Tapes

Magnetic tape units with transfer rates of 240,000, 90,000, 25,020 or 9,000 characters per second may be connected to the Philco 1000. Magnetic Tape units are also available to read or write tapes prepared in IBM 729 format.

X-Y Plotter

The X-Y Plotter plots, under program control, discrete points, continuous lines, curves, letters, numerals, and symbols. The information to be plotted is received from the Philco 1000. Two X-Y Plotters may be coupled to one channel of the Philco 1000 Input-Output Switch for concurrent operation. Data for Plotters on the same channel may be intermixed.

Continuous lines in both vertical (Y-axis) and horizontal (X-axis) directions can be plotted by the Plotter. Plotting along the Y-axis is done by vertically moving sprocketed, continuous feed paper on a bi-directional rotating drum. Plotting along the X-axis is performed by moving the pen horizontally across the plotting paper. Diagonal lines are drawn by combinations of X and Y movements; discrete points are made by raising, moving, and then lowering the pen.

Plotting is performed at a rate of 300 horizontal or vertical pen movements per second. One-hundred movements per inch are made at a rate of three inches per second. Pen movements up or down for points are performed at a rate of 10 per second.

The plotting area is 11 inches in width. The Plotter always steps 1/100 inch in either the X or Y direction. Points on a 45° diagonal are made by the plotter in a single step of 0.0141 inch. A plotted diagonal other than 45° must be made up of a series of pen carriage and paper drum movements.

# Paper Tape System and Input-Output Typewriter

The specifications for the Paper Tape System and Input-Output Typewriter for the Philco 1000 are the same as the specifications for the Paper Tape System and Console Typewriter as described for the Philco 212, except that the Paper Tape System reads and punches five-, six-, seven- or eight-level paper tape.

### Input-Output Buffers

The Philco 1000 Input-Output Buffers allow the Philco 1000 Central Processor to transfer data to or from selected input-output units without using time needed for data processing.

The Buffers have a capacity of 320 characters. The transfer rate between the Philco 1000 memory and a Buffer memory bank is a minimum of 200,000 characters per second. The transfer rate between an input-output unit and the Input-Output Buffer is determined by the input-output unit.


### Chapter 2

### THE PHILCO 212 WORD

The Philco 212 word comprises 48 data bits numbered, in this description, left to right from 0 through 47. Bit 47 is the least significant bit. For each six data bits there is an additional odd parity bit used for checking data transferred to or from memory. The parity bits are not shown in any diagrams in this manual.

## FIXED-POINT DATA WORDS

During the execution of fixed-point operations (see Chapter 4), a word represents a binary value. A binary point, dividing the word into integral and fractional parts can be assumed to be any where within or outside the register. The first bit of the word, the sign bit, indicates whether the rest of the bits express a positive or negative value, zero indicating positive and one indicating negative. Negative numbers are represented in two's complement form.\* For example, +13 and -13 appear as follows) the binary points are assumed to be between bits 23 and 24):



The computer subtracts by taking the two's complement of the subtrahend and then adding that two's complement to the minuend.

Fixed-Point Zero Fixed-point zero is represented by a word of zeros.

### Significant Bits


The first significant bit of a binary word is defined as the first bit following the sign bit which differs in setting from the sign bit. All subsequent bits are significant. Thus, in the examples above, the first significant bit is bit 20.

<sup>\*</sup> A simple method of obtaining the two's complement of a binary number is to change all zeros to ones and all ones to zeros and then add one to the rightmost bit.

### FLOATING-POINT DATA WORDS


During the execution of floating-point arithmetic operations (see Chapter 5), all arithmetic registers are treated as if they were divided into two parts: a 36-bit mantissa and a 12-bit exponent to the base 2 as shown below.

The mantissa comprises the first 36 bits with bit zero as its sign bit; the exponent comprises bits 36-47 with its first bit (bit 36) as its sign bit.



The mantissa is always fractional, with a binary point between bits zero and one. The exponent always represents an integral power of two. Both can be either positive or negative as indicated by their sign bits. Negative exponents and mantissas of negative numbers are represented in two's complement form.

For example, +13 and -13 appear as follows (both numbers are normalized, i.e., the first significant bit is bit one):



## Floating-Point

The largest representable mantissa is a zero in the sign position Number Range followed by 35 ones; the largest exponent is a zero followed by 11 ones. This number is equivalent to  $.9999999... \times 2^{2047}$ , which is very close to, but less than +1 x  $2^{2047}$ . This value is equal to slightly more than  $10^{616}$ .

PHILCO 212 WORD

Similarly, the algebraically smallest representable number is equal to minus one times the largest exponent, i.e.,  $-1 \times 2^{2047}$ . The normalized non-zero floating-point value which is smallest in absolute value is  $0.5 \times 2^{-2048}$  (or  $+1 \times 2^{-2049}$ ) which is slightly less than  $10^{-617}$ .

The range of non-zero magnitude in floating-point representation, therefore, is from slightly more than  $10^{616}$  to slightly less than  $10^{-617}$ .

Floating-Point Zero

Floating-point zero is represented by a zero mantissa and an exponent with one in the sign position followed by zeros.

Double Precision Floating-Point Words

Double precision floating-point words are formed by two single length floating-point words with equal exponents (see Chapter 7).

BCD OR ALPHANUMERIC WORD A BCD (Binary Coded Decimal) or alphanumeric word is composed of eight six-bit characters. Every group of six bits, beginning with bit zero, represents one of the Philco characters. (The Philco characters and their octal codes\* are shown in Appendix B.) Input and output to certain peripheral equipment and some comparison operations are made in BCD form; internal arithmetic operations always assume fixed- or floating-point words as described above.

A BCD word with the octal codes representing the word PHILCO followed by two space characters ( $\triangle \triangle$ ) is shown below.

0	5	6 1	1 12	17	18	23	24	29	30	35	36	41	42	47
	47	30	31			43	2	23	4	<b>4</b> 6		60	•	60

INSTRUCTION WORD

Two instructions, the left- and right-half instructions, comprise an instruction word. The normal sequence of executing instructions is first the left half and then the right half of one word, followed by the left-half and then the right-half instruction of the succeeding instruction word.


Each computer instruction contains 24 bits. The first 16 bits comprise the address field; the last 8 bits comprise the command field.

0 = 000 3 = 011 6 = 110 1 = 001 4 = 100 7 = 111 2 = 010 5 = 101

<sup>\*</sup> Octal code uses a single digit to represent three bits, as follows:

### Command Field


The command field indicates the function to be performed\* and the address field usually specifies the address of the operand to be used. The address field may be a memory address or some other value as required by the instruction. The format of an instruction word is shown in the diagram below:




F-Bit The first bit of the command field is called the function bit, F. For arithmetic instructions, the F-bit specifies whether the arithmetic is to be performed in the fixed-(F-bit = 0) or floating-point (F-bit = 1) mode. For Jump Instructions (see page 53), the F-bit specifies whether a transfer of control is to be made to the left half of a location (F-bit = 0) or to the right half (F-bit = 1).

#### Address Field

The address field is subdivided into an index register selector bit (S), a 3-bit index register field (N) to specify a particular index register, and a 12- to 15-bit variable field (V). If the S-bit is zero, no index register is used in forming an effective address field (see page 19) and the V-field is 15 bits. If the S-bit is one, an index register is used in forming an effective address field and the V-field is 12 bits.





ADDRESS FIELD IF S-BIT IS ONE

<sup>\*</sup> In some cases, defining the full function also requires use of some bits in the address field.

On a 65K system, instructions having a full V-field (except Index Register Instructions, see page 63) use the value of the first bit of the 16-bit address of the memory location in which the instruction is stored as the value of the first bit in a 16-bit address, unless the instruction is extended by an EXT instruction immediately preceding it (see pages 88-92) or is controlled by an RPT or DR instruction (see pages 83-86). In the latter case, the values of the first bit of the 16-bit address of the memory location in which the RPT or DR instruction is stored is used as the first bit in the 16-bit address of the instruction controlled by the RPT or DR instruction.

For an instruction immediately following an EXT instruction, the V-field comprises up to 16 bits (enough to express the largest computer address); the S-bit and N-field used are taken from the address field of the EXT instruction.

## INPUT-OUTPUT ORDER WORD

The TIO instruction (see page 52) causes pertinent fields of the word in the D Register (see page 21) to be transferred to the appropriate input-output system. This 48-bit word is known as an input-output order. Details on orders for specific input-output systems are contained in the Input-Output Systems Manual TM-16. The following is an example of an input order for the High Performance Magnetic Tape System.

0	12 15	Į.	19 23	24 35	36 39	40 47
	NRS	70	UNIT	NWR	NRP	10100001

This instruction causes the Processor to space over 0 to 15 records as specified (NRS) which are any length from 1 to 4096 words (NWR), then to read 0-15 records (NRP) of the same length in the forward direction. If NRS and NRP are both zero, 16 records are read; if NWR is zero, 4096 word records are read.

Tape units 0 to 31 of either Tape Controller may be addressed by this order (UNIT); Tape Controller 0 or 1 may be designated by bit 18.

The TIO instruction itself contains the address of the memory location at which transmission begins.

### Chapter 3

### CONTROL SECTION OF THE PHILCO 212

The Control Section of the Philco 212 consists of an Instruction Unit, an Index Unit, an Arithmetic Unit, and a Store Unit.

### INSTRUCTION UNIT

The Instruction Unit accesses memory instructions and stores up to four instructions until they can be accepted by the Index Unit. The Instruction Unit contains two Program Address Registers (PA and PA\*) and two word-size Program Registers (PR and PR\*), which allow a total of four instructions to be buffered in the unit. Controls in the Instruction Unit sequentially select the left half or right half of the word in one of the Program Registers for processing. The RPT and DR instructions (see pages 83 and 85) permit from one to four of the instructions stored in the Instruction Unit to be repeated without reaccessing memory for instructions.

### INDEX UNIT

The Index Unit performs that part of the instruction which can be done prior to further execution which may be required in the Arithmetic Unit. Its major function is to obtain operands and to store them in the Operand Register until the Arithmetic Unit (see below) has completed the preceding instruction; thus, this function is performed while the Arithmetic Unit is processing the preceding instruction. Operand access therefore is overlapped by previous arithmetic operation, making operand access time a negligible factor in timing a program (see Appendix F).

#### Index Registers

Eight index registers are standard on the Philco 212. They are addressable memory-sized registers, i.e., they contain as many bits as are needed to express the largest computer address. They can receive information directly from an instruction or from the D Register of the Arithmetic Unit, and can transfer information to the JA and to the D Registers of the Arithmetic Unit.

Index registers are used as counters or to form the effective address of an instruction. Arithmetic performed on index registers is modulo memory size.

#### Effective Address

The effective address of an instruction is the final address of a memory location referenced by the instruction. The effective address may be directly specified by the V-field of the instruction or, if indexing is specified, may be formed as indicated by the table below.

### C-Bits and Y-Bits

Every index register has an associated C-bit and Y-bit. Each of these bits may be set to either one or zero. Used in conjunction with each other, they indicate how the effective address of an instruction is to be formed, and how much the index register is to be incremented or decremented after forming the address.




Figure 2. Philco 212 Central Processor

The following	table	shows	the	effect	of	various	settings	of the
C- and Y-bits.								or the

Settings		Effective Address of Instruction Referencing	Contents of Index	C-Bits and	
С	Υ	Index Register X	Register After Instruction	Y-Bits Can Be Set By:	
0	0	Contents of X + V-field of instruction	Unchanged	TCXZ	
1	0	Contents of X + V-field of instruction	Previous contents +1	TCXS	
0	1	Contents of Index Register	Previous contents +V-field of in- struction	TYXZ	
1	1	Contents of Index Register	Previous contents -V-field of in- struction	TYXS	

# Index Register Instructions and Indexable Instructions

Instructions which alter the contents of an index register, set the C- and Y-bits of an index register to one or zero, or transfer information between an index register and the D Register are termed "Index Register Instructions" (see page 63). Instructions which may use the contents of an index register to form an effective address are termed "Indexable Instructions". (Index Register, RPT, DR, SKC and SKF instructions cannot use an index register to form an effective address.)

#### ARITHMETIC UNIT

The Arithmetic Unit receives instructions and operands from the Index Unit, executes the instructions, and transfers results to the Store Unit, which stores them in memory while the Arithmetic Unit is processing the next instruction. There are four major addressable registers in the Arithmetic Unit: the Data Register (D), the Accumulator (A), the Quotient Register (Q) and the Jump Address Register (JA).

### D Register

The D Register is a 48-bit addressable register which can receive information from memory, the A, Q, and JA Registers, and the index registers and their associated C- and Y-bits. The D Register can transfer information to the A, Q, and index registers and to the C- and Y-bits associated with the index registers.

#### The D Register:

- receives all data transferred between the memory and the Arithemtic Unit.
- receives all data transferred between arithmetic registers.
- contains or transmits the addend in addition, the subtrahend in subtraction, the multiplicand in multiplication, and the divisor in division.
- contains one of two quantities or words being compared.

### A Register

The A Register, an addressable 48-bit register, can receive information from memory and the D and Q registers. Information can also be transferred from A to memory and to the D and Q registers.

### The A Register:

- contains the augend prior to addition, the minuend prior to subtraction, and the dividend or the more significant half of the dividend in division.
- contains the sum after an addition, the difference after a subtraction, the product or more significant half of the product after a multiplication, and the remainder after a division.
- may contain one of two quantities or words being compared.

### Q Register

The Q Register is a 48-bit addressable register which can receive information from memory, the A Register, the D Register, and the Tape Controller. The Q Register can also transfer information to memory and the A and D Registers.

### The Q Register:

- contains the multiplier prior to multiplication, the less significant half of a double length product after a multiplication, the less significant half of a double length dividend prior to division, and the quotient after a division.
- may contain one of two quantities or words being compared.
- contains a "mask" during an extract operation.
- receives status and fault indications from some input-output devices.

### JA Register

The JA Register is an addressable memory-sized register which can receive information from the index registers or from a TIJ instruction (see page 51). The contents of JA can be transferred to the D Register and to a specified memory location by a TJM instruction (see page 50).

The purpose of the JA Register is to record the location of the instruction following a Jump Instruction (see page 53). Thus, if the transfer of control is made from one point in a program to another, a return to the point immediately following the transfer of control is possible by referencing the JA Register. Every Jump Instruction, except JL and JR, automatically causes the location of the next instruction to be placed in the JA Register prior to execution of the instruction. The F-bit of JA is set to zero or one to indicate whether the instruction that follows the Jump Instruction is in the left or right half of a word.

If an exponent fault should occur during floating-point arithmetic (see Chapter 5), the Exponent Fault neon is lighted; a transfer of control to memory location 00000 is made and the address of the next instruction word is placed in JA. The F-bit of JA is set to zero if the fault occurred in a left-half instruction, or to one if the fault occurred in a right-half instruction.

STORE UNIT

When the results of an operation in the Arithmetic Unit are to be stored in memory, the information and its address are transferred to the Store Unit, which then stores the result into memory while the next arithmetic instruction is being executed. Thus, the time required to store results is usually overlapped by the time required to execute the following instruction.

### Chapter 4

### FIXED-POINT ARITHMETIC

During the execution of any fixed-point arithmetic operation, the computer regards the numbers involved as fixed-point binary numbers (see page 13). Values are significant to 14 decimal digits.

SCALING

A binary point, separating the integral part of a fixed-point binary number from its fractional part, may be assumed anywhere within a word or outside of a word by the programmer. This process of representing any desired number by selecting an appropriate binary point is called scaling, and the number of positions between the computer's sign bit and the assumed point is called the scale factor.

OVERFLOW

Overflow may indicate the loss of a significant bit (see page 13). Overflow during a left shift occurs if a bit that moves into the sign bit is different from the bit that moves out of the sign bit. During arithmetic operations, overflow occurs if the carry into the sign bit of the result is different from the carry out of the sign bit, i.e., the result exceeds the range of the machine's fixed-point numbers. Overflow, as it may occur during an arithmetic operation, is included in the discussion of each operation below.

Overflow Indicator

The Overflow Indicator has two states or conditions, one and zero. Normally, the Indicator is automatically cleared to zero before each Add, Subtract, Multiply, Divide Instruction (including floating-point), Shift Instruction (see page 59), or four of the Index Register Instructions (AIXOL, AIXOR, SIXOL, SIXOR) and during the execution of a JNO or JOF instruction. It is automatically set to one each time overflow occurs.


The clearing of the Indicator by the Add, Subtract, Multiply, Divide, Shift, and Index Register Instructions may be inhibited by the ICOS instruction (see page 81) until a convenient time for testing occurs. This inhibition may be removed only by the ICOZ instruction (see page 81). Clearing of the Indicator by the JNO or JOF instructions is never inhibited.

ADDITION AND SUBTRACTION

Addition and subtraction may be thought of as being made bit-by-bit, with carries as necessary into adjacent bits to the left. The following are examples of addition assuming five-bit registers. (The bits are numbered 0-4, and the numbers have a scale factor of four.)

SIGN BIT		SIGN BIT	
	<b>*</b>		•
+5	00101	- 5	11011
+4	00100	-4	11100
+9	01001	<del>-9</del>	10111

Examples of overflow, assuming five bit registers:



### MULTIPLICATION

In multiplication, the scale factor of the product is equal to the sum of the scale factors of the multiplier and the multiplicand.

Either unrounded or rounded products can be formed as designated by the particular instruction. If a multiplication instruction indicates an unrounded product, a 94-bit product is formed in bits 1-47 of the A and Q Registers. The sign bits of A and Q are the same. If the multiplication instruction indicates a rounded product, a 47-bit product is formed in the A Register. It is the value nearest the product that would have been formed if the multiplication instruction did not indicate a rounded product.

Overflow may occur during multiplication only if two words, each with a sign bit of one which is followed by zeros, are multiplied together. Addition or subtraction in an MAD or MSU instruction (see page 46) may correct the overflow.

#### DIVISION

In division, the scale factor of the quotient is equal to the difference of the scale factors of the dividend and divisor.

The dividend may be in the A and Q Registers or only in the A Register. If the dividend is in both A and Q, the sign bit of Q is ignored.

If the absolute value of the bits (disregarding an assumed binary point) in a dividend is greater than the absolute value of the bits in the divisor, or if the absolute value of the bits in the dividend is equal to the absolute value of the bits in the divisor and the sign bits of the dividend and the divisor are alike, overflow would occur. However, potential overflow is detected before division and the division is not performed. Instead, the A and Q Registers are altered as indicated in the table that follows, the Overflow Indicator is set to one, and the next instruction is executed.

Register	Divide Instruction		
gisici	DA, DAS	DAQ, DAQS	
A	Shifted numerically * one place right into Q.	Shifted numerically* one place right into Q.	
Q	Bit 0 contains the sign bit of A and bit 1 contains the bit shifted from A. The rest of the bits are cleared to zero.	Shifted numerically* one place right.	

<sup>\*</sup> See SRAQN on page 60

If the store option is used (i.e., the result of an operation is transferred to memory by the instruction that performed the operation) and potential overflow is detected, no store takes place and the specified memory location retains the original divisor.

If potential overflow is not detected and division is performed, the absolute value of the remainder is less than the absolute value of the dividend. The sign of the remainder is the same as the sign of the dividend.

### Chapter 5

### FLOATING-POINT ARITHMETIC

With floating-point arithmetic the programmer is relieved of the necessity of scaling, and a greater range of values can be expressed in computer words. Values are significant to ten decimal places. For a description of a floating-point word refer to page 14. The floating-point instructions described in Chapter 6 have an F as the first letter of their mnemonic codes.

Double precision floating-point operations are described in Chapter 7

#### NORMALIZATION

A floating-point number is in normalized form if the most significant bit of the mantissa immediately follows the first bit. Thus, the value of the sign bit of the mantissa and of the adjacent bit in a normalized floating-point value are different.

Although original operands need not be in normalized form, the computer will always attempt to normalize the result of a floating-point arithmetic operation. The Philco 212 will also normalize the operands of a division before attempting the operation. Normalizing permits the maximum number of significant digits in arithmetic results.

The Philco 212 first examines the mantissa of a result or of a division operand. If the mantissa is zero, the number is set to floating-point zero. If the mantissa is not zero and is not normalized, the bits of the mantissa are numerically shifted left until a normalized value results. The exponent is then decremented by the number of shifts which have taken place. If exponent underflow (see next page) occurs during normalization, the number being normalized is set to floating-point zero.

### MANTISSA OVERFLOW

Mantissa overflow occurs if the carry into the sign bit of the mantissa is different from the carry out of the sign bit. The Overflow Indicator is *not* set. Instead, mantissa overflow is automatically corrected as indicated below, except in the case of division. In division, potential overflow is detected and the division proceeds as described below.

When mantissa overflow occurs during an addition, subtraction, or multiplication, the mantissa of the result is shifted right one place (decreasing it by a power of 2) and its exponent is increased by one (increasing it by a power of 2).

Before floating-point division takes place, the normalized mantissas of the operands are tested to see if division would produce overflow. If overflow would occur, the dividend is shifted right one place, its exponent is increased by one, and the division is performed.

### EXPONENT OVERFLOW AND UNDERFLOW

In the Arithmetic Unit, exponent overflow occurs whenever the carry into the exponent sign bit is one and the carry out is zero, i.e., when an attempt is made to produce a floating-point number which would have an exponent greater than +2047, the largest possible exponent.

Exponent overflow may occur during multiplication or division or during a correction cycle for mantissa overflow. If it occurs during a multiplication or division operation, the overflow may be corrected while the result is being normalized. If exponent overflow still exists after normalization or if it had occurred during a mantissa correction cycle, the Exponent Fault Neon is lighted; a transfer of control to memory location 00000 is effected, and the address of the next instruction word is placed in the JA Register (see page 22).

Exponent underflow occurs whenever the exponent sign bit is zero and the carry out is one, i.e., when an attempt is made to produce an exponent smaller than -2048, the smallest possible exponent.

Exponent underflow may occur during multiplication or division or during any normalization cycle. If it occurs during a normalization cycle, the underflow may correct a previous exponent overflow. If there had been no previous exponent overflow and underflow occurs during a normalization cycle, the result is set to floating-point zero.

## ADDITION AND SUBTRACTION

For floating-point addition and subtraction, the Arithmetic Unit arranges the floating-point word with the smaller exponent so that its exponent is effectively equal to the larger exponent in the other word. This is done by shifting right the mantissa of the value with the smaller exponent the number of places equal to the difference between the exponents if the absolute value of the difference is less than 36 (or less than 71 when in double precision mode). If the value with the smaller exponent is the addend or subtrahend in the D Register, its mantissa is shifted in the D Register. (The exponent of the addend or subtrahend in the D Register is not changed from its original value.) If the absolute value of the difference between the exponents is greater than 35 (or greater than 70 when in double precision mode), the operand with the larger exponent becomes the sum, and no time is taken up for shifting.

### MULTIPLICATION

When multiplying two floating-point numbers, the Arithmetic Unit adds the exponents and multiplies the mantissas.

Either unrounded or rounded products can be formed. If a product is unrounded, a 70-bit mantissa is formed in bits 1-35 of the A and Q Registers. The exponents (bits 36-47) and sign bits in A and Q are alike. If a product is rounded, a 35-bit mantissa is formed in the A Register. It is the value nearest the product that would have been formed, prior to normalization, if the multiplication had not been rounded.

### DIVISION

In floating-point division, the Arithmetic Unit subtracts the exponent of the divisor from the exponent of the dividend and divides the mantissa of the dividend by the mantissa of the divisor.

The dividend may be in the A and Q Registers or only in the A Register. If the dividend is in both A and Q, the mantissa is 70 bits and is in bits 1-35 of A and of Q. The exponent (bits 36-47) and the sign bit of the dividend used are in the A Register; the exponent and the sign bit in the Q Register are ignored.

The exponent of the remainder is 35 less than the exponent of the original normalized dividend. If the exponent of the remainder goes out of range, the remainder is set to floating-point zero.

Division by zero is detected during the normalization process (see page 30). If a divisor with a mantissa equal to zero is detected, division does not proceed. However, the dividend is normalized. The Exponent Fault Neon is lighted; a transfer of control to memory location 00000 is made and the address of the next instruction word is placed in the JA Register (see page 22).

If a dividend with a zero mantissa is detected, and the mantissa of the divisor is not zero, the quotient and remainder are floatingpoint zero.

## Chapter 6

## PHILCO 212 INSTRUCTIONS

The mnemonic\* codes for all Philco 212 instructions are given below together with a description of their functions. (A mnemonic code with F as its first letter specifies floating-point arithmetic.) The quaternary† representation of the eight-bit machine language command appears with each mnemonic. These codes represent the command field of the instruction only; the entire instruction also consists of an address field (see page 16). When an instruction calls for an operand in memory, the memory location is specified in the address field. When the address field specifies something other than an address, it is so noted in the description.

If the Central Processor attempts to decode a command field and finds it is not one of those listed herein, a command fault is indicated on the Operator's Console and the Central Processor halts.

No bits in any addressable register are altered by an instruction, except those specified by the description of that instruction. (Appendix A defines the symbols in the logic equations and flow charts that are used to define the functions of some instructions.)

## ADD INSTRUCTIONS

Add Instructions add the contents (or the absolute value of the contents) of a register or a specified memory location to the contents of the A Register. Clear and Store options are available.

All Add instructions first clear the Overflow Indicator to zero unless an ICOS instruction (see page 81) has been given and is still in effect.

Quaternary code uses a single digit to represent two bits, as follows:

$$0 = 00$$
  $2 = 10$   $1 = 01$   $3 = 11$ 

<sup>\*</sup> The term "mnemonic code" refers to the code which the programmer writes for an instruction. The mnemonic code is converted into machine language by the Translator-Assembler-Compiler, TAC (see Philco 2000 TAC Manual, TM-11).

AM	1000	Ada Memory	
FAM	3000	(M) → D	
		(A) + (M) <del>→</del> A	

The AM/FAM instruction transfers the operand from the specified memory location to the D register, then adds the operand to the contents of the A Register. The sum replaces the contents of A and the operand remains in D. For FAM, the operand in D may have been arranged to make the exponents of A and D equal for addition (see page 30).

AMS	1001	Add Memory and Store
FAMS	3001	
		(A) + (M) $\longrightarrow$ A, D and M

The AMS/FAMS instruction performs as an AM/FAM instruction, then transfers the sum from the A Register to the D Register and to the original memory location. The sum replaces the contents of A, D and the original memory location.

CAM	1002	Clear and Add Memory	
FCAM	3002		
			(M) D and A

The CAM/FCAM instruction transfers the operand from the specified memory location to the D Register and to the A Register. The operand from memory replaces the contents of A and D. For FCAM, the final contents of A are normalized.

CAMS	1003	Clear, Add Memory and Store
FCAMS	3003	
		$(M) \longrightarrow A$ , D and M

The CAMS/FCAMS instruction performs as a CAM/FCAM instruction, then transfers the final contents of the A Register to the D Register and to the original memory location. The final contents of A remain in A, D, and the original memory location.

AMA	1010	Add Memory Absolute
FAMA	3010	(M) → D
		(A) +  (M)   A

The AMA/FAMA instruction transfers the operand from the specified memory location to the D Register, then adds the absolute value of the operand to the contents of the A Register. The sum replaces A and the operand from memory remains in D. For FAMA, the operand in D may have been arranged for addition (see page 30).

AQS

AMAS	1011	Add Memory Absolute and Store
FAMAS	3011	
		$(A) +  (M)  \longrightarrow A D \text{ and } M$

The AMAS/FAMAS instruction performs as an AMA/FAMA instruction, then transfers the sum from the A Register to the D Register, and to the original memory location. The sum replaces the contents of A, D, and the original memory location.

Clear and Add Memory Absolute	1012	CAMA
	3012	FCAMA
(M) → D		
(M)   → A		

The CAMA/FCAMA instruction transfers the operand from the specified memory location to the D Register, and the absolute value of the operand to the A Register. The absolute value of the operand from memory replaces the contents of A and the operand from memory remains in D. For FCAMA, the final contents of A are normalized.

CAMAS	1013	Clear, Add Memory Absolute and Store
<b>FCAMAS</b>	3013	
		$ (M)  \longrightarrow A$ , D and M

The CAMAS/FCAMAS instruction performs as a CAMA/FCAMA instruction, then transfers the final contents of the A Register to the D Register, and to the original memory location. The final contents of the A Register remain in A, D, and the original memory location.

	Add Q	1020	AQ
		3020	FAQ
(Q)			
$(A) + (Q) \longrightarrow$			

The AQ/FAQ instruction transfers the operand in the Q Register to the D Register, then adds the operand to the contents of the A Register. The sum replaces the contents of A, and the operand from Q replaces the contents of D. For FAQ, the final contents of D may have been arranged for addition (see page 30).

AQS 1021 Add Q and Store  
FAQS 3021 (A) + (Q) 
$$\longrightarrow$$
 A, D and M

The AQS/FAQS instruction performs as an AQ/FAQ instruction, then transfers the sum to the D Register and to the original memory location. The sum replaces the contents of A, D, and the original memory location.

CAQ	1022	Clear and Add Q
FCAQ	3022	

(Q) --- D and A

The CAQ/FACQ instruction transfers the operand in the Q Register to the D Register and to the A Register. The operand from Q replaces the contents of A and D. For FCAQ, the final contents of A are normalized.

Clear, Add Q and Store 1023 CAQS 3023 **FCAQS** 

(Q) - A, D and M

The CAQS/FCAQS instruction performs as a CAQ/FCAQ instruction, then transfers the final contents of the A Register to the D Register and to the original memory location. The final contents of A remain in A, D, and the original memory location.

Add Q Absolute 1030 AQA 3030 FAQA

$$\begin{array}{c|c} (Q) \longrightarrow D \\ (A) + |(Q)| \longrightarrow A \end{array}$$

The AQA/FAQA instruction transfers the operand from the Q Register to the D Register, then adds the absolute value of the operand to the contents of the A Register. The sum replaces the contents of A and the operand from Q remains in D. For FAQA, the operand in D may have been arranged for addition (see page 30).

Add Q Absolute and Store 1031 AQAS 3031

**FAQAS** 

(A) + (Q) - A, D and M

The AQAS/FAQAS instruction performs as an AQA/FAQA instruction, then transfers the sum in the A Register to the D Register and to the original memory location. The sum replaces the contents of A, D, and the original memory location.

Clear and Add Q Absolute CAQA 1032 3032 **FCAQA** 

 $(Q) \longrightarrow D$ (Q) --- A

The CAQA/FCAQA instruction transfers the operand from the Q Register to the D Register, and the absolute value of the operand to the A Register. The operand from Q remains in D and the absolute value of the operand is in A. For FCAQA, the final contents of A are normalized.

CAQAS	1033	Clear, Add Q Absolute and Store
FCAQAS	3033	
		$ Q\rangle \longrightarrow A$ , D and M

The CAQAS/FCAQAS instruction performs as a CAQA/FCAQA instruction, then transfers the final contents of the A Register to the D Register and to the original memory location. The final contents of the A Register remain in A, D, and the original memory location.

AD 1330 
$$Add\ D$$
 FAD 3330 (A) + (D)  $\longrightarrow$  A

The AD/FAD instruction adds the contents of the D Register to the contents of the A Register. The sum replaces the contents of A. For FAD, the original contents of D may have been arranged for addition (see page 30).

### SUBTRACT INSTRUCTIONS

Subtract instructions subtract the contents (or the absolute value of the contents) of a register or a specified memory location from the contents of the A Register. Clear and store options are available.

All Subtract Instructions first clear the Overflow Indicator to zero unless an ICOS instruction has been given and is still in effect.

SM	1100	Subtract Memory
FSM	3100	
		(M) → D
		$(A) - (M) \longrightarrow A$

The SM/FSM instruction transfers the operand from the specified memory location to the D Register, then subtracts the operand from the contents of the A Register. The difference replaces the contents of the A Register and the operand from memory remains in D. For FSM, the operand in D may have been arranged for subtraction (see page 30).

SMS 1101 Subtract Memory and Store  
FSMS 3101 
$$(A) - (M) \longrightarrow A$$
, D and M

The SMS/FSMS instruction performs as an SM/FSM instruction, then transfers the difference from the A Register to the D Register and to the original memory location. The difference replaces the contents of A, D and the original memory location.

CSM	1102	Clear and Subtract Memory
FCSM	3102	(M) —— D
		(kil) vermore &

The CSM/FCSM instruction transfers the operand from the specified memory location to the D Register and the two's complement of the operand to the A Register. The operand from memory remains in D and the two's complement of the operand replaces the contents of A. For FCSM, the final contents of A are normalized.

The CSMS/FCSMS instruction performs as a CSM/FCSM instruction, then transfers the final contents of the A Register to the D Register and to the original memory location. The final contents of A remain in A, D and the original memory location.

SMA IIIC Subtract Memory Absolute

FSMA 3110  $(M) \longrightarrow D$   $(A) - |M| \longrightarrow A$ 

The SMA/FSMA instruction transfers the operand from the specified memory location to the D Register, then subtracts the absolute value of the operand from the contents of the A Register. The difference replaces the contents of the A Register and the operand from memory remains in D. For FSMA, the operand in D may have been arranged for subtraction (see page 30).

SMAS

1111 Subtract Memory Absolute and Store

FSMAS

3111 (A) - (M) - A, D and M

The SMAS/FSMAS instruction performs as an SMA/FSMA instruction, then transfers the difference from the A Register to the D Register and to the original memory location. The difference replaces the contents of A, D and the original memory location.

CSMA 1112 Clear, Subtract Memory Absolute FCSMA 3112  $(M) \longrightarrow D$  $-|(M)| \longrightarrow A$ 

The CSMA/FCSMA instruction transfers the operand from the specified memory location to the D Register, and the two's complement of the absolute value of the operand to the A Register. The two's complement of the absolute value of the operand from the specified memory location replaces the contents of A and the operand from memory remains in D. For FCSMA, the final contents of A are normalized.

CSMAS	1113	Clear, Subtract Memory Absolute and Store
FCSMAS	3113	-   (M)   $→$ A, D and M

The CSMAS/FCSMAS instruction performs as a CSMA/FCSMA instruction, then transfers the final contents of the A Register to the D Register and to the original memory location. The final contents of the A Register remain in A, D, and the original memory location.

SQ 1120 Subtract Q  
FSQ 3120 
$$(Q) \longrightarrow D$$
  
 $(A) - (Q) \longrightarrow A$ 

The SQ/FSQ instruction transfers the operand in the Q Register to the D Register and subtracts the operand from the contents of the A Register. The difference replaces the contents of A and the operand from Q remains in D. For FSQ, the operand in D may have been arranged for subtraction (see page 30).

SQS 1121 Subtract Q and Store  
FSQS 3121 (A) 
$$-$$
 (Q)  $\longrightarrow$  A, D and M

The SQS/FSQS instruction performs as an SQ/FSQ instruction, then transfers the difference from the A Register to the D Register and to the original memory location. The difference replaces the contents of A, D, and the original memory location.

	Clear and Subtract Q	1122	CSQ
(Q) D		3122	FCSQ
-(Q) A			

The CSQ/FCSQ instruction transfers the operand in the Q Register to the D Register, and the two's complement of the operand to the A Register. The operand from the Q Register replaces the contents of D and the two's complement of the operand replaces the contents of A. For FCSQ, the final contents of A are normalized.

csQs	1123	Clear, Subtract Q and Store
FCSQS	3123	
		$-(Q) \longrightarrow A$ , D and M

The CSQS/FCSQS instruction performs as a CSQ/FCSQ instruction, then transfers the final contents of the A Register to the D Register and to the original memory location. The final contents of the A Register remain in A, D, and the original memory location.

SQA	1130	Subtract Q Absolute	
FSQA	3130	-	$(Q) \longrightarrow D$
1047	•		$(A) =  (Q)  \longrightarrow A$

The SQA/FSQA instruction transfers the operand from the Q Register to the D Register, then subtracts the absolute value of the operand from the contents of the A Register. The difference replaces the contents of A and the operand from Q remains in D. For FSQA, the operand in D may have been arranged for subtraction (see page 30).

SQAS 1131 Subtract Q Absolute and Store  
FSQAS 3131 
$$(A) = |Q| \longrightarrow A$$
, D and M

The SQAS/FSQAS instruction performs as an SQA/FSQA instruction, then transfers the difference from the A Register to the D Register and to the original memory location. The difference replaces the contents of A, D, and the original memory location.

CSQA 1132 Clear and Subtract Q Absolute FCSQA 3132 (Q) 
$$\longrightarrow$$
 D  $_{-}$   $\mid$  (Q)  $\mid$   $\longrightarrow$  A

The CSQA/FCSQA instruction transfers the operand from the Q Register to the D Register, and the two's complement of the absolute value of the operand to the A Register. The two's complement of the absolute value of the operand from Q remains in the A Register and the operand from Q remains in D. For FCSQA, the final contents of A are normalized.

CSQAS	1133	Clear, Subtract Q Absolute and Store
FCSQAS	3133	_   (Q)   → A, D and M

The CSQAS/FCSQAS instruction performs as a CSQA/FCSQA instruction, then transfers the final contents of the A Register to the D Register and to the original memory location. The final contents of the A Register remain in A, D, and the original memory location.

SD 1331 Subtract D  
FSD 3331 
$$(A) - (D) \longrightarrow A$$

The SD/FSD instruction subtracts the contents of the D Register from the contents of the A Register. The difference replaces the contents of the A Register. For FSD, the original contents of D may have been arranged for subtraction (see page 30).

## MULTIPLY

Multiply Instructions multiply the contents of the Q Register by the contents (or absolute value of the contents) of the A Register or a specified memory location. Round (see page 30) and store options are available.

All Multiply Instructions first clear the Overflow Indicator to zero unless an ICOS instruction has been given and is still in effect.

MM 1200 FMM 3200

Multiply Memory

 $\begin{array}{ccc} (M) & \longrightarrow & D \\ (M) \times (Q) & \longrightarrow & AQ \end{array}$ 

The MM/FMM instruction transfers the operand (the multiplicand) from the specified memory location to the D Register, then multiplies the operand by the contents of the Q Register (the multiplier).

For fixed-point multiplication, a 94-bit product appears in the A and Q Registers, with the major 47 bits in A and the minor 47 bits in Q. The sign bits of A and Q are the same.

For floating-point multiplication, a 70-bit product of the mantissas appears in bits 1-35 of A and Q. The exponents (bits 36-47) and the sign bits in the A and Q Registers are the same.

The multiplicand for an MM or an FMM instruction remains in D.

MMS 1201

Multiply Memory and Store

FMMS 3201

 $(M) \times (Q) \longrightarrow AQ$ , then  $(A) \longrightarrow D$  and M

The MMS/FMMS instruction performs as an MM/FMM instruction, then transfers the major half of the product from the A Register to the D Register and to the original memory location. The major half of the product replaces the contents of D and the original memory location. The minor half of the product remains in Q.

MMR

1202

Multiply Memory and Round

FMMR 3202

 $(M) \longrightarrow D$ 

 $(M) \times (Q) \longrightarrow A$ 

The MMR/FMMR instruction transfers the operand (the multiplicand) from the specified memory location to the D Register, then multiplies the operand by the contents of the Q Register (the multiplier).

For fixed-point multiplication, a 47-bit product, rounded to the value closest to the 94-bit product that would have been formed by an MM instruction, appears in the A Register.

For floating-point multiplication, a 35-bit product of the mantissas appears in bits 1-35 of the A Register. This product is rounded to the value nearest the 70-bit product which would have been formed, prior to normalization, by an FMM instruction. The exponent appears in bits 36-47 of the A Register.

For either MMR or FMMR, the multiplier appears in Q and the multiplicand appears in D.

MMRS 1203

Multiply Memory, Round and Store

FMMRS 3203

 $(M) \times (Q) \longrightarrow A$ , D and M

The MMRS/FMMRS instruction performs as an MMR/FMMR instruction, then transfers the product from the A Register to the D Register and to the original memory location.

The product remains in A, D and the original memory location. The multiplier appears in Q.

MMA 1210 FMMA 3210 Multiply Memory Absolute

 $\begin{array}{ccc} (M) & \longrightarrow & D \\ | (M) | \times (Q) & \longrightarrow & AQ \end{array}$ 

The MMA/FMMA instruction transfers the operand from the specified memory location to the D Register, then multiplies the absolute value of the operand (the multiplicand) by the contents of the Q Register (the multiplier).

For fixed-point multiplication, a 94-bit product appears in the A and Q Registers, with the major 47-bits in A and the minor 47 bits in Q. The sign bits of A and Q are the same.

For floating-point multiplication, a 70-bit product of the mantissas of the operands appears in bits 1-35 of A and Q. The exponents (bits 36-47) and the sign bits in the A and Q Registers are the same.

For MMA or FMMA the operand from memory remains in D.

MMAS 1211 FMMAS 3211 Multiply Memory Absolute and Store

 $|(M)| \times (Q) \longrightarrow AQ$ , then  $(A) \longrightarrow D$  and M

The MMAS/FMMAS instruction performs as an MMA/FMMA instruction, then transfers the major half of the product from the A Register to the D Register and to the original memory location. The major half of the product remains in A, D, and the original memory location. The minor half of the product remains in Q.

MMAR 1212 Multiply Memory Absolute and Round FMMAR 3212  $(M) \rightarrow D$  $|(M)| \times (Q) \rightarrow A$ 

The MMAR/FMMAR instruction transfers the operand from the specified memory location to the D Register, then multiplies the absolute value of the operand (the multiplicand) by the contents of the Q Register (the multiplier).

For fixed-point multiplication, a 47-bit product, rounded to the value closest to the 94-bit product that would have been formed by an MMA instruction, appears in the A Register.

For floating-point multiplication, a 35-bit product of the mantissas appears in bits 1-35 of the A Register. The product is rounded to the value nearest the 70-bit product that would have been formed, prior to normalization, by an FMMA instruction. The exponent appears in bits 36-47 of the A Register.

For either an MMAR or an FMMAR, the multiplier appears in Q and the multiplicand appears in D.

MMARS 1213 Multiply Memory Absolute, Round and Store FMMARS 3213  $|(M)| \times (Q) \longrightarrow A$ , D and M

The MMARS/FMMARS instruction performs as an MMAR/FMMAR instruction, then transfers the product from the A Register to the D Register and to the original memory location.

The product remains in A, D, and the original memory location. The multiplier appears in Q.

MA 1220 Multiply A FMA 3220 (A)  $\longrightarrow$  D

 $(A) \times (Q) \longrightarrow AQ$ 

The MA/FMA instruction transfers the operand (the multiplicand) from the A Register to the D Register, then multiplies the operand by the contents of the Q Register (the multiplier).

For fixed-point multiplication, a 94-bit product appears in the A and Q Registers, with the major 47 bits in A and the minor 47 bits in Q. The sign bits of A and Q are the same.

For floating-point multiplication, a 70-bit product of the mantissas appears in bits 1-35 of A and Q. The exponents (bits 36-47) and the sign bits in the A and Q Registers are the same.

The mulitplicand for an MA or an FMA instruction remains in D.

MAS 1221 Multiply A and Store

3221 **FMAS** 

**FMAR** 

$$(A) \times (Q) \longrightarrow AQ$$
, then  $(A) \longrightarrow D$  and  $M$ 

The MAS/FMAS instruction performs as an MA/FMA instruction, then transfers the major half of the product from the A Register to the D Register and to the specified memory location. The major half of the product replaces the contents of D and of the original memory location. The minor half of the product remains in Q.

Multiply A and Round 1222 MAR 3222

$$\begin{array}{ccc} (A) & \longrightarrow & D \\ (A) & \times & (Q) & \longrightarrow & A \end{array}$$

The MAR/FMAR instruction transfers the operand (the multiplicand) from the A Register to the D Register, then multiplies the operand by the contents of the Q Register (the multiplier).

For fixed-point multiplication, a 47-bit product, rounded to the value closest to the 94-bit product that would have been formed by an MA instruction, appears in the A Register.

For floating-point multiplication, a 35-bit product of the mantissas appears in bits 1-35 of the A Register. This product is rounded to the value closest to the 70-bit product that would have been formed, prior to normalization, by an FMA instruction. The exponent appears in bits 36-47 of the A Register.

For either MAR or FMAR, the multiplier appears in Q and the multiplicand appears in D.

MARS 1223 Multiply A, Round and Store **FMARS** 3223

$$(A) \times (Q) \longrightarrow A$$
, D and M

The MARS/FMARS instruction performs as an MAR/FMAR instruction, then transfers the product from the A Register to the D Register and to the original memory location.

The product remains in A, D, and the original memory location. The multiplier appears in Q.

MAA 1230 Multiply A Absolute 3230 **FMAA** 

$$\begin{array}{c} (A) \longrightarrow D \\ |(A)| \times (Q) \longrightarrow AQ \end{array}$$

The MAA/FMAA instruction transfers the operand from the A Register to the D Register, then multiplies the absolute value of the operand in the D Register (the mulitplicand) by the contents of the Q Register (the multiplier).

For fixed-point multiplication, a 94-bit product appears in the A and the Q Registers, with the major 47 bits in A and the minor 47 bits in Q. The sign bits of A and Q are the same.

For floating-point multiplication, a 70-bit product of the mantissas appears in bits 1-35 of A and Q. The exponents (bits 36-47) in the A and Q Registers are the same.

For MAA or FMAA, the operand from memory remains in D.

MAAS 1231

**FMAAS** 

3231

Multiply A Absolute and Store

$$|(A)| \times (Q) \longrightarrow AQ$$
, then  $(A) \longrightarrow D$  and M

The MAAS/FMAAS instruction performs as an MAA/FMAA instruction, then transfers the major half of the product from the A Register to the D Register and to the original memory location. The major half of the product remains in A, D, and the original memory location.

MAAR 1232

Multiply A Absolute and Round

FMAAR 3232

$$(A) \longrightarrow D$$

$$|(A)| \times (Q) \longrightarrow A$$

The MAAR/FMAAR instruction transfers the operand from the A Register to the D Register, then multiplies the absolute value of the operand (the multiplicand) by the contents of the Q Register (the multiplier).

For fixed-point multiplication, a 47-bit product, rounded to the value nearest the 94-bit product that would have been formed by an MAA instruction, appears in the A Register.

For floating-point multiplication, a 35-bit product of the mantissas appears in bits 1-35 of the A Register. This product is rounded to the value nearest the 70-bit product that would have been formed, prior to normalization, by an FMAA instruction. The exponent appears in bits 36-47 of the A Register.

For either an MAAR or an FMAAR, the multiplier appears in Q and the multiplicand appears in D.

MAARS 1233 FMAARS 3222

Multiply A Absolute, Round and Store

$$|(A)| \times (Q) \longrightarrow A$$
, D and M

The MAARS/FMAARS instruction performs as an MAAR/FMAAR instruction, then transfers the product from the A Register to the D Register and to the original memory location.

The product remains in A, D, and the original memory location. The multiplier appears in Q.

MAD 1320 Multiply and Add FMAD 3320

$$(A)_{a} \longrightarrow D$$

$$(M) \times (Q) \longrightarrow A$$

$$(A)_{z} + (A)_{a} \longrightarrow A$$

The MAD/FMAD instruction transfers the operand (the multiplicand) from the specified memory location to the D Register. The contents of A are then transferred to an unaddressable control register. The contents of the D Register are multiplied by the contents of the Q Register (the multiplier) forming a rounded product in A. The contents of the unaddressable control register are then added to the contents of A. The sum replaces the contents of the A Register. The original contents of A are in D.† For an FMAD, the contents of D may have been arranged for addition (see page 30). The multiplier remains in Q.

MSU 1321 Multiply and Subtract FMSU 3321

$$(A)_{a} \longrightarrow D$$

$$(M) \times (Q) \longrightarrow A$$

$$(A)_{z} - (A)_{a} \longrightarrow A$$

The MSU/FMSU instruction is the same as the MAD/FMAD instruction, except that the original contents of A are subtracted from the rounded product in A. The difference replaces the contents of the A Register and the original contents of A are in D.† For an FMSU, the contents of D may have been arranged for subtraction (see page 30).

DIVIDE

Divide Instructions divide the contents of the A Register or of the A and Q Registers by the contents of a specified memory location. Store options are available.

All Divide Instructions first clear the Overflow Indicator to zero unless an ICOS instruction has been given and is still in effect.

<sup>†</sup> Fixed-point overflow is indicated only after the addition or subtraction have been completed. If overflow occurs during the multiplication and is corrected after the addition or subtraction, no overflow will be indicated.

(M) → D	Divide A and Q		DAQ
(AQ) ÷ M → Q		3300	FDAQ
Remainder A			

The DAQ/FDAQ instruction transfers the operand from the specified memory location to the D Register and divides the operand into the contents of the A and Q Registers, treating the contents of the A Register as the major half of the dividend and the contents of the Q Register as the minor half. The exponent (if FDAQ) and the sign bit in Q are ignored. The quotient is developed in the Q Register and the remainder appears in the A Register. The operand from the specified memory location remains in D. For FDAQ, the final contents of the D Register are normalized.

DAQS	1301	Divide A and Q and Store	
<b>FDAQS</b>	3301		$(AQ) \div (M) \longrightarrow Q$ , D and M
			Remainder A

The DAQS/FDAQS instruction performs as a DAQ/FDAQ instruction, then transfers the quotient in the Q Register to the D Register and to the original memory location. The quotient remains in Q, D and the original memory location. The remainder appears in the A Register.

DA 1302 Divide A 
$$(M) \longrightarrow D$$
 FDA 3302  $(A) \div (M) \longrightarrow Q$  Remainder  $\longrightarrow A$ 

The DA/FDA instruction transfers the operand from the specified memory location to the D Register, then divides the operand into the contents of the A Register. The quotient is developed in the Q Register and the remainder in the A Register. The operand from the specified memory location remains in D. For FDA, the final contents of the D Register are normalized.

DAS 1303 Divide A and Store FDAS 3303 (A) 
$$\div$$
 (M)  $\longrightarrow$  Q, D and M Remainder  $\longrightarrow$  A

The DAS/FDAS instruction performs as a DA/FDA instruction, then transfers the quotient in the Q Register to the D Register and to the original memory location. The quotient remains in Q, D, and the original memory location. The remainder appears in the A Register.

CLEAR INSTRUCTIONS Clear Instructions clear the contents of a register or a specified memory location to 48 zero bits.

CM 0100 Clear Memory 
$$0 \rightarrow M_{0.47}$$

The CM instruction clears the contents of a specified memory location to 48 zero bits.

CA OIII Clear A

 $0 \longrightarrow A_{0-47}$ 

The CA instruction clears the contents of the A Register to 48 zero bits.

CQ 0122 Clear Q

 $0 \rightarrow Q_{0-47}$ 

The CQ instruction clears the contents of the Q Register to 48 zero bits.

CD 0133 Clear D

 $0 \longrightarrow D_{0-47}$ 

The CD instruction clears the contents of the D Register to 48 zero bits.

TRANSFER INSTRUCTIONS

Transfer Instructions transfer information from one register to another, from a specified memory location to a register, or from a register to a specified memory location. The register or memory location from which a transfer is made remains unchanged after the transfer.

TMA 0101 Transfer Memory to A

 $(M) \longrightarrow D$  and A

The TMA instruction transfers the operand from the specified memory location to the D Register and to the A Register.

TMQ 0102 Transfer Memory to Q

(M) → D and Q

The TMQ instruction transfers the operand from the specified memory location to the D Register and to the Q Register.

TMD 0103 Transfer Memory to D

 $(M) \longrightarrow D$ 

The TMD instruction transfers the operand from the specified memory location to the D Register.

TAM 0110 Transfer A to Memory

(A) --- D and M

The TAM instruction transfers the contents of the A Register to the D Register and to the specified memory location.

TAQ 0112 Transfer A to Q

(A) --- D and Q

The TAQ instruction transfers the contents of the A Register to the D Register and to the Q Register.

TAD 0113 Transfer A to D

 $(A) \longrightarrow D$ 

The TAD instruction transfers the contents of the A Register to the D Register.

TOM 0120 Transfer Q to Memory

 $(Q) \longrightarrow D$  and M

The TQM instruction transfers the contents of the Q Register to the D Register and to the specified memory location.

TQA 0121 Transfer Q to A

(Q) --- D and A

The TQA instruction transfers the contents of the Q Register to the D Register and to the A Register.

TOD 0123 Transfer Q to D

(Q) --- D

The TQD instruction transfers the contents of the Q Register to the D Register.

TDM 0130 Transfer D to Memory

(D) --- M

The TDM instruction transfers the contents of the D Register to the specified memory location.

TDA 0131 Transfer D to A

(D) --- A


The TDA instruction transfers the contents of the D Register to the A Register.

TDQ 0132 Transfer D to Q

(D) ---- Q

The TDQ instruction transfers the contents of the D Register to the Q Register.

TJML 0020 Transfer the Contents of the JA Register to Memory
TJMR 2020




The TJM instruction transfers the operand from the specified memory location to the D Register, then transfers either 12 or 15 bits (depending on the setting of the S-bit of the specified address field in D) and the F-bit from the Jump Address Register to the specified address field (TJML or TJMR for left or right) of the D Register, unless this instruction is extended by an EXT instruction (see pages 88-92). Only the specified address part of the word in D is altered. The contents of the D Register are then transferred to the specified memory location. The altered operand remains in D.

TIJR

2022

TIJL 0022 Transfer the Instruction Address Field to JA



The TIJ instruction places its effective address in the JA Register and sets the F-bit of the JA Register to zero (if TIJL) or to one (if TIJR).

On a 65K system, if this instruction is not indexed and is not extended by an EXT instruction (see pages 88-92), the first bit of the JA Register is set equal to the first bit of the 16-bit address of the memory location in which the instruction is stored unless this instruction is controlled by an RPT or DR instruction. If this instruction is controlled by an RPT or DR instruction and is not indexed or extended, the first bit of the JA Register is set equal to the first bit of the 16-bit address of the memory location in which the RPT or DR instruction is stored.

TTD 2010 Transfer from Toggle Register to D

(Toggle Register) ── D

The TTD instruction transfers the word established in a manually operated Toggle Register to D. The Toggle Register is a 48-bit register composed of 48 switches on the control console. Each switch may be placed in the on or off position to correspond to a binary one or zero, respectively.

TCM 0011 Transfer from Console Typewriter to Memory

$$CT \longrightarrow D_{42-47}$$

$$(D)_Z \longrightarrow M$$


The TCM instruction transfers one character from the Console Typewriter keyboard to the six rightmost bit positions of the D Register without altering the remaining positions of D. The entire contents of the D Register are then transferred to a specified memory location.

TDC 2011 Transfer from D to Console Typewriter

$$D_{0.5} \longrightarrow CT$$

The TDC instruction transfers the character in the six leftmost bit positions of the D Register to the Console Typewriter. The character is then typed.

110 0010 Transfer Control to Input-Output



The TIO instruction transfers the word from the D Register to the appropriate input-output system that will interpret it as an input-output order (see page 17). If the input-output order is acceptable to the input-output system, the instruction following the TIO is skipped and the instruction beyond is executed. If the input-output order is not accepted, control is transferred to the instruction immediately following the TIO.

The address field of the TIO instruction generally indicates the starting address in memory of the input-output transmission. On a 65K system, a TIO instruction that is not indexed and is not extended by an EXT instruction (see pages 88-92) uses the value of the first bit of the 16-bit address of the memory location in which the instruction is stored as the first bit of its starting address.

This instruction acts as an NOP if it is under control of an RPT or a DR instruction (see pages 83 and 85).

# JUMP

Jump Instructions effect a transfer of control from the Jump Instruction to any other instruction. This transfer may be unconditional or be dependent on some condition existing in a register or registers. Every Jump Instruction, except JL and JR, first stores the location of the next instruction in the JA Register (unless the Jump Instruction is in the left half of an instruction word controlled by an RPT or DR instruction) and sets the F-bit of the JA Register to zero or one, depending on whether the next instruction is in the left or right half of that location.

On a 65K system, if a Jump Instruction is not indexed and is not extended by an EXT instruction (see pages 88-92), the first bit of JA is set equal to the first bit in the 16-bit address of the memory location in which the instruction is stored unless the Jump Instruction is controlled by an RPT or DR instruction. If the Jump Instruction is controlled by an RPT or DR instruction and is not indexed or extended, the first bit of the JA Register is set equal to the first bit of the 16-bit address of the memory location in which the RPT or DR instruction is stored.

JMPL 0200 Jump


2200

**JMPR** 


The JMP instruction changes the sequence of instructions by executing the next instruction and any subsequent instructions starting at the location specified in the address field of the JMP instruction. The instruction in the left or right half of the specified location is executed depending on whether the instruction is a JMPL or a JMPR.

JAZL 0201 Jump if the Contents of A are Zero
JAZR 2201

The JAZ instruction is executed as a JMP instruction if the contents of the A Register are fixed point zero. If the contents of the A Register are not fixed point zero, the instruction immediately following the JAZ instruction is executed.



Jump Instructions
Micro-Flow Chart



INSTRUCTION	CONDITION FOR TRANSFER OF CONTROL	INSTRUCTION	CONDITION FOR TRANSFER OF CONTROL
JMPL, JMPR	UNCONDITIONAL	JQNL, JQNR	• Q <sub>0</sub> = 1
JAZL, JAZR	(A) = 0	JQEL, JQER	Q <sub>47</sub> = 0
JNOL, JNOR	OVF = 0	JQOL, JQOR	<b>Q</b> <sub>47</sub> = 1
JOFL, JOFR	OVF = 1	JDPL, JDPR	D <sub>0</sub> = 0
JAPL, JAPR	<b>A</b> <sub>0</sub> = 0	JAGQFL, JAGQFR	A ≥ Q FLOATING-POINT
JANL, JANR	<b>A</b> <sub>0</sub> = 1	JAGQL, JAĞQR	A > Q FIXED-POINT
JAEDL, JAEDR	(A) = (D)	JAGDL, JAGDR	A > D ALPHANUMERIC
JAEQL, JAEQR	(A) = (Q)	JL, JR	UNCONDITIONAL
JQPL, JQPR	<b>Q</b> <sub>0</sub> = 0	JBTL, JBTR	SETTING OF BREAKPOINT SWITCH

JNOL 0202 Jump if No Overflow JNOR 2202

The JNO instruction is executed as a JMP instruction if the Overflow Indicator equals zero (no overflow indicated). If the Indicator equals one (overflow), the instruction immediately following the JNO instruction is executed. This instruction clears the Overflow Indicator to zero even if an ICOS instruction has been given and is still in effect.

JOFL 0203 Jump If Overflow

JOFR 2203

The JOF instruction is executed as a JMP instruction if the Overflow Indicator equals one (overflow indicated). If the indicator equals zero (no overflow), the instruction immediately following the JOF instruction is executed. This instruction clears the Overflow Indicator to zero even if an ICOS instruction has been given and is still in effect.

JAPL 0210 Jump If the Contents of A are Positive
JAPR 2210

The JAP instruction is executed as a JMP instruction if the leftmost bit of the A Register is zero. If the bit is not zero, the instruction immediately following the JAP instruction is executed.

JANL 0211 Jump If the Contents of A are Negative
JANR 2211

The JAN instruction is executed as a JMP instruction if the leftmost bit of the A Register is one. If the bit is not one, the instruction immediately following the JAN instruction is executed.

JAEDL 0213 Jump If A Equals D

JAEDR 2213

The JAED instruction is executed as a JMP instruction if the contents of the A Register are equal to the contents of the D Register. Otherwise, the instruction immediately following the JAED instruction is executed.

JAEQL 0212 Jump If A Equals Q

JAEQR 2212

The JAEQ instruction transfers the contents of the Q Register to the D Register and then is executed as a JAED instruction. The word from Q remains in D.

JQPL 0220 Jump If Q is Positive

**JQPR** 2220

The JQP instruction is executed as a JMP instruction if the left-most bit of the Q Register is zero. If the bit is not zero, the instruction immediately following the JQP instruction is executed. In either case, the contents of the Q Register are shifted circularly one bit to the left. (The bits in the Q Register are rotated one bit to the left. Bit zero enters bit 47.) Overflow is ignored.

JONL 0221 Jump If Q is Negative

JQNR 2221

The JQN instruction is executed as a JMP instruction if the leftmost bit of the Q Register is one. If the leftmost bit is zero, the instruction immediately following the JQN instruction is executed. In either case, the contents of the Q Register are shifted circularly one bit to the left. Overflow is ignored.

JQEL 0222 Jump If Q is Even

**JQER** 2222

The JQE instruction is executed as a JMP instruction if the rightmost bit of the Q Register is zero. If the rightmost bit is not zero, the instruction immediately following the JQE instruction is executed. In either case, the contents of the Q Register are shifted circularly one bit to the right.

JQOL 0223 Jump If Q is Odd JQOR 2223

The JQO instruction is executed as a JMP instruction if the right-most bit of the Q Register is one. If the rightmost bit is not one, the instruction immediately following the JQO instruction is executed. In either case, the contents of the Q Register are shifted circularly one bit to the right.

JDPL 0230 Jun

Jump If D is Positive

JDPR 2230

The JDP instruction is executed as a JMP instruction if the leftmost bit of the D Register is zero. If the leftmost bit is not zero, the instruction immediately following the JDP instruction is executed.

JAGQFL 0231

Jump If A is Greater than or equal to Q, Floating Point

JAGQFR 2231

The JAGQF instruction transfers the word in the Q Register to the D Register. If the word in the A Register is greater than or equal to the word in the D Register, the JAGQF instruction is executed as a JMP instruction. If the word in the A Register is less than the word in the D Register, the next sequential instruction is executed. Both words are compared as floating-point numbers. The word originally in Q remains in D.

JAGQL

0232 Jump If A is Greater than or equal to Q

JAGQR 2232

The JAGQ instruction is the same as JAGQFL, except that the contents of the registers are considered to be signed, fixed point numbers.

JAGDL

**0233** Jump If A is Greater than or equal to D

JAGDR 2233

The JAGD instruction is executed as a JMP instruction if the contents of the A Register are greater than or equal to the contents of the D Register. If the contents of the A Register are not greater than or equal to the contents of the D Register, the instruction immediately following the JAGD instruction is executed. The words in both registers are considered as alphanumeric words (see page 15) and are compared bit-by-bit.

JL 0320

Jump

JR 2320

The J instruction is executed as a JMP instruction except that the location of the next instruction is *not* stored in the JA Register.

0001 Breakpoint Jump **JBTL JBTR** 2001

The JBT instruction is executed in one of four ways depending on the setting of two adjacent, two-state pushbuttons on the Operator's Console, the Breakpoint Jump and Breakpoint Halt buttons. The setting of these buttons and the operations they effect are shown in the following table:

Breakpoint Jump	Breakpoint Halt	Operation
On	On	Jump after Halt
On	Off	Unconditional Jump
Off	On	Halt
Off	Off	Execute next instruction

The Breakpoint Jump and Halt switches cannot be operated and their status cannot be changed while the computer is cycling.

### SHIFT INSTRUCTIONS

Shift Instructions shift all or some of the bits in a register right, left or circularly.

All Shift instructions first clear the Overflow Indicator to zero unless an ICOS instruction has been given and is still in effect.

#### 2100 Shift Left A and Q SLAQ

$$\begin{array}{c} \mathbf{A}_{1\text{-}47} \longrightarrow \ \mathbf{A}_{0\text{-}46} \\ \mathbf{Q}_0 \longrightarrow \ \mathbf{A}_{47} \\ \mathbf{Q}_{1\text{-}47} \longrightarrow \ \mathbf{Q}_{0\text{-}46} \\ \mathbf{0} \longrightarrow \ \mathbf{Q}_{47} \end{array}$$

The SLAQ instruction shifts the bits of the A and Q Registers (considered as one 96-bit word) left the number of bits, modulo 64. specified in the V-field of the instruction. The bits shifted out of the left side of the A Register are lost and vacated bits at the right side of the Q Register are replaced by zeros. Fixedpoint overflow will occur if the sign bit is changed or a significant bit is lost.

SRAQ 2101 Shift Right A and Q

$$\begin{array}{ccc} \mathbf{0} & \longrightarrow & \mathbf{A}_0 \\ \mathbf{A}_{0\text{-}46} & \longrightarrow & \mathbf{A}_{1\text{-}47} \\ \mathbf{A}_{47} & \longrightarrow & \mathbf{Q}_0 \\ \mathbf{Q}_{0\text{-}46} & \longrightarrow & \mathbf{Q}_{1\text{-}47} \end{array}$$

The SRAQ instruction shifts the bits of the A and Q Registers (considered as one 96-bit word) right the number of bits, modulo 64, specified in the V-field of the instruction. The bits shifted out of the right side of the Q Register are lost, and the vacated bits at the left side of the A Register are replaced by zeros.

SLAON 2102 Shift Left A and Q Numerical

$$\begin{array}{cccc} A_0 & \longrightarrow & A_0 \\ A_{2-47} & \longrightarrow & A_{1-46} \\ Q_1 & \longrightarrow & A_{47} \\ Q_0 & \longrightarrow & Q_0 \\ Q_{2-47} & \longrightarrow & Q_{1-46} \\ 0 & \longrightarrow & Q_{47} \end{array}$$

The SLAQN instruction is the same as an SLAQ instruction, except that the sign bits of the A and Q Registers are not shifted or changed. The bits are shifted out of Q at bit one. Fixed-point overflow will occur if a significant bit is lost.

SRAQN 2103 Shift Right A and Q Numerical

$$A_0 \rightarrow A_0$$

$$A_0 \rightarrow A_1$$

$$A_{1-46} \rightarrow A_{2-47}$$

$$Q_0 \rightarrow Q_0$$

$$A_{47} \rightarrow Q_1$$

$$Q_{1-46} \rightarrow Q_{2-47}$$

The SRAQN instruction is the same as the SRAQ instruction, except that the sign bits of the A and Q Registers are not shifted or changed and the sign bit of A is propagated in the vacated bits to its right, i.e., if the sign bit is one, a one is inserted in all the vacated bits. The bits shifted out of A enter Q, in order, at bit one.

SLA 2110 Shift Left A

$$\begin{array}{c} A_{1-47} \longrightarrow A_{0-46} \\ 0 \longrightarrow A_{47} \end{array}$$

The SLA instruction shifts the bits of the A Register left the number of bits, modulo 64, specified in the V-field of the instruction. The bits shifted out of the left side of the A Register are lost, and the vacated bits at the right side are replaced by zeros. Fixed-point overflow will occur if the sign bit is changed or a significant bit is lost.

SRA 2111 Shift Right A

$$0 \rightarrow A_0$$

$$A_{0-46} \rightarrow A_{1-47}$$

The SRA instruction shifts the bits of the A Register right the number of bits, modulo 64, specified in the V-field of the instruction. The bits shifted out of the right side of the A Register are lost, and the vacated bits at the left side are replaced by zeros.

SLAN 2112 Shift Left A Numerically

$$\begin{array}{ccc} A_0 & \longrightarrow & A_0 \\ A_{2-47} & \longrightarrow & A_{1-46} \\ 0 & \longrightarrow & A_{47} \end{array}$$

The SLAN instruction is the same as the SLA instruction except that the sign bit of the A Register is not shifted or changed. Fixed-point overflow will occur if a significant bit is lost.

SRAN 2113 Shift Right A Numerically

$$A_0 \rightarrow A_0$$

$$A_0 \rightarrow A_1$$

$$A_{1-46} \rightarrow A_{2-47}$$

The SRAN instruction is the same as the SRA instruction, except that the sign bit of the A Register is not shifted or changed and is propagated in the vacated bits to its right.

SLQ 2120 Shift Left Q

$$\begin{array}{c} Q_{1-47} \longrightarrow Q_{0-46} \\ 0 \longrightarrow Q_{47} \end{array}$$

The SLQ instruction shifts the bits of the Q Register left the number of bits, modulo 64, specified in the V-field of the instruction. The bits at the left side of the Q Register are lost, and the vacated bits at the right side are replaced by zeros. Fixed-point overflow will occur if the sign bit is changed or if a significant bit is lost.

SRQ 2121 Shift Right Q

$$\begin{array}{c} \mathbf{0} & \rightarrow & \mathbf{Q}_0 \\ \mathbf{Q}_{0\text{-}46} & \rightarrow & \mathbf{Q}_{1\text{-}47} \end{array}$$

The SRQ instruction shifts the bits of the Q Register right the number of bits, modulo 64, specified in the V-field of the instruction. The bits at the right side of the Q Register are lost, and the vacated bits at the left side are replaced by zeros.

SLQN 2122 Shift Left Q Numerically

$$\begin{array}{ccc} \mathbf{Q}_0 & \longrightarrow & \mathbf{Q}_0 \\ \mathbf{Q}_{2-47} & \longrightarrow & \mathbf{Q}_{1-46} \\ \mathbf{0} & \longrightarrow & \mathbf{Q}_{47} \end{array}$$

The SLQN instruction is the same as the SLQ instruction except that the sign bit of the Q Register is not shifted or changed. Fixed-point overflow will occur if a significant bit is lost.

SRON 2123 Shift Right Q Numerically

$$\begin{array}{ccc} \mathbf{Q}_0 & \longrightarrow & \mathbf{Q}_0 \\ \mathbf{Q}_0 & \longrightarrow & \mathbf{Q}_1 \\ \mathbf{Q}_{1\text{-}46} & \longrightarrow & \mathbf{Q}_{2\text{-}47} \end{array}$$

The SRQN instruction is the same as the SRQ instruction, except that the sign bit of the Q Register is not shifted or changed, and is propagated in the vacated bits to its right.

-ZDEX

SCD 2130 Shift Circular D

SCD 2132

$$D_{47} \rightarrow D_0$$

$$D_{0.46} \rightarrow D_{1.47}$$

The SCD instruction rotates the bits of the D Register right the number of bits, modulo 64, specified in the V-field of the instruction. Bits shifted out of the right side of the D Register are returned, in order, at the left side of D.

SRD 2131 Shift Right D

$$\begin{array}{c} 0 \longrightarrow D_0 \\ D_{0-46} \longrightarrow D_{1-47} \end{array}$$

The SRD instruction shifts the bits of the D Register right the number of bits, modulo 64, specified in the V-field of the instruction. The bits shifted out of the right side of the D Register are lost, and the vacated bits at the left side are replaced by zeros.

SRDN 2133 Shift Right D Numerically


$$\begin{array}{ccc} \mathbf{D_0} & \longrightarrow & \mathbf{D_0} \\ \mathbf{D_0} & \longrightarrow & \mathbf{D_1} \\ \mathbf{D_{1-46}} & \longrightarrow & \mathbf{D_{2-47}} \end{array}$$

The SRDN instruction is the same as SRD instruction, except that the sign bit of the D Register is not shifted or changed and is propagated in the bits to its right.

## INDEX REGISTER INSTRUCTIONS

Index Register Instructions alter the contents of an index register, set the C-bits and Y-bits of an index register to one or zero, or transfer information between an index register and the D Register.

An Index Register Instruction may operate on an address field in the D Register or on its own address field. The number of bits involved in such an operation depends on the size of memory and on the setting of the S-bit of the address field operated on, unless the instruction is extended by an EXT instruction (see pages 88-92).



TDXL 0300 Transfer D to Index Register
TDXR 2300

The TDX instruction transfers the V-field of the specified half (L or R for left or right) of the word in the D Register to a specified index register. The Y-bit of the specified index register is set to zero.


On a 65K system, if this instruction is not extended by an EXT instruction (see pages 88-92), the first bit of the specified index register is set equal to the first bit of the 16-bit address of the memory location in which the instruction is stored, unless this instruction is controlled by an RPT or DR instruction and is not extended. If this instruction is controlled by an RPT or DR instruction and is not extended, the first bit of the index register is set equal to the first bit of the 16-bit address of the memory location in which the RPT or DR instruction is stored.

TDXLC 0301 Transfer D to Index Register with C-Bit
TDXRC 2301

The TDXLC/TDXRC instruction is the same as the TDX instruction, except that the C-bit of the index register is replaced by the F-bit of the specified half of the word in the D Register (see page 16). The Y-bit of the specified index register is set to zero.

TDXLY 0322 Transfer D to Index Register with C-Bit and Y-Bit TDXRY 2322

The TDXLY/TDXRY instruction is the same as the TDX instruction, except that the C-bit and the Y-bit of the index register are replaced by bits 16 and 17 of D (if TDXLY), or by bits 40 and 41 of D (if TDXRY).



TXDL 0302 Transfer from Index Register to D
TXDR 2302

The TXD instruction transfers the contents of a specified index register to the JA Register, then transfers 12 or 15 bits from JA to the specified half (L or R for left or right) of the D Register depending on the setting of the S-bit in D, unless this instruction is extended by an EXT instruction (see pages 88-92). Only the specified address field of D is affected. The entire field from the index register remains in JA. The C-bit is transferred to the F-bit of JA, remaining there; it is not transferred to the D Register.


TXDLC 0303 Transfer from Index Register to D with C-Bit TXDRC 2303

The TXDLC/TXDRC instruction is the same as the TXD instruction, except that the C-bit which was transferred to the F-bit of the JA Register is also transferred to the F-bit corresponding to the specified half (L or R for left or right) of the D Register.

TXDLY 0323 Transfer from Index Register to D with C-Bit and Y-Bit
TXDRY 2323

The TXDLY/TXDRY instruction is the same as the TXDL/TXDR instruction, except that C-bit and the Y-bit are transferred to bits 16 and 17 of D (TXDLY) or to bits 40 and 41 of D (TXDRY).


ADXL 0310 Add D to Index Register
ADXR 2310



The ADX instruction adds the V-field of the specified half (L or R for left or right) of the D Register to the contents of a specified index register. (If this instruction is extended by an EXT instruction, see pages 88-92.) The sum which replaces the original contents of the index register is modulo memory size. No overflow is indicated.

SDXL 0311 Subtract D from Index Register


SDXR 2311



The SDX instruction subtracts the V-field of the left (if SDXL) or right (SDXR) half of the D Register from the contents of a specified index register. (If this instruction is extended by an EXT instruction, see pages 88-92.) The difference which replaces the original contents of the index register is modulo memory size. No overflow is indicated.

TIXS

Transfer Instruction Address Field to Index Register TIXZ 0321 2321




The TIX instruction transfers its V-field to a specified index register. For TIXS, the C-bit is set to one; for TIXZ, the C-bit is set to zero. This instruction sets the Y-bit of the specified index register to zero.

On a 65K system, if this instruction is not extended by an EXT instruction (see pages 88-92), the first bit of the index register is set to the value of the first bit of the 16-bit address of the memory location in which the instruction is stored, unless this instruction is controlled by an RPT or DR instruction. If this instruction is controlled by an RPT or DR instruction and is not indexed, the first bit of the index register is set to the value of the first bit of the 16-bit address of the memory location in which the RPT or DR instruction is stored.


TCXZ 0013 Transfer C-Bit to Index Register

TCXS 2013 TCXSC 2013




The TCX instruction sets the C-bit of a specified index register to one if TCXS is written or to zero if TCXZ is written. TCXSC sets the C-bit to one and immediately increases the contents of the index register by one. The difference between the TCXS and TCXSC instructions is that the S-bit of the former is zero and the S-bit of the latter is one. This instruction sets the Y-bit of the specified index register to zero.

TYXZ 1332 Transfer Y-Bit to Index Register
TYXS 1333



The TYX instruction sets the C-bit of a specified index register to one if TYXS is written, or to zero if TYXZ is written. In both cases the Y-bit is set to one.



INSTRUCTION	RESULT 1 OF COMPARISON	RESULT 2, OF COMPARISON		
LXIA	$X_{k-n} = D_{k-n}$	$X_{k-n} \neq D_{k-n}$		
ZLXIA	$X_{k-n} \ge D_{k-n}$	$X_{k-n} < D_{k-n}$		
AIXJEG	$X_{k+n} < D_{k+n}$	$X_{k-n} \geq D_{k-n}$		

AIXJ, AIXJS, AIXJEG Micro-Flow Chart

AIXJ 0330 Add Instruction Address Field to Index Register and Jump
AIXJ 2330

The AIXJ instruction places the address of the next sequential instruction in the JA Register (unless this instruction is in the left half of an instruction word controlled by an RPT or DR instruction), then adds the V-field of this AIXJ instruction to the contents of a specified index register. The sum is modulo memory size. No overflow is indicated. The original contents of the index register are replaced with the sum. The sum is then compared to the V-field of the left half of the word in the D Register. (If this instruction is extended by an EXT instruction, see page 88.) Only those bits in the index register that correspond with the V-field in D are used in the comparison. If the corresponding bits are (not equal,) control is transferred to the left or right half of the location specified by the V-field of the right half of the word in the D Register, depending on whether bit 40 of D is set to zero or one. If the corresponding bits are equal, the next sequential instruction is executed.

On a 65K system, if this instruction is not extended, equality of the first bit in the left half of D and the first bit of the specified index register is assumed. The value of the first bit of the 16-bit address of the memory location in which the instruction is stored is used as the first bit in a 16-bit jump address, unless this instruction is controlled by an RPT or DR instruction. If the instruction is controlled by an RPT or DR instruction and is not extended, the value of the first bit of the 16-bit address of the memory location in which the RPT or DR instruction is stored is used as the first bit in a 16-bit jump address.


AIXJS

2312 Add Instruction Address Field to Index Register and Jump if
Smaller than D

The AIXJS instruction is the same as an AIXJ instruction, except that the transfer of control is made only if the contents of the index register are *smaller than* the V-field of the left half of the word in D. Otherwise, the next sequential instruction is executed.

AIXJEG 0312 Add Instruction Address Field to Index Register and Jump if Equal to or Greater than D

The AIXJEG instruction is the same as the AIXJ instruction, except that the transfer of control is made only if the contents of the specified index register are equal to or greater than the V-field of the left half of D. Otherwise, the next sequential instruction is executed.



INSTRUCTION	RESULT 1 OF COMPARISON	RESULT 2 OF COMPARISON
LXIS	$X_{k-n} = D_{k-n}$	$X_{k-n} \neq D_{k-n}$
SIXJG	$X_{k-n} = D_{k-n}$	X <sub>k-n</sub> D <sub>k-n</sub>
SIXJES	Xk-n < Dk-n	$X_{k-n} \leq D_{k-n}$

SIXJ 0331 Subtract Instruction Address Field from Index Register and Jump

SIXJ 2331

The SIXJ instruction places the address of the next sequential instruction in the JA register (unless this instruction is in the left half of an instruction word controlled by an RPT or DR instruction), then subtracts the V-field of this SIXJ instruction from the contents of a specified index register. The difference is modulo memory size. The original contents of the index register are replaced by the difference, and the difference is compared with the V-field of the left half of the word in the D Register. (If this instruction is extended by an EXT instruction, see pages 88-92.) Only those bits in the index register that correspond with the V-field in D are used in the comparison. If the corresponding bits are not equal, control is transferred to the left or right half of the location specified by the V-field of the right half of the word in the D Register, depending on whether bit 40 of D is set to zero or one. If the corresponding bits are equal, the next sequential instruction is executed.


On a 65K system, if this instruction is not extended, equality of the first bit in the left half of D and the first bit of the specified index register is assumed. The value of the first bit of the 16-bit address of the memory location in which the instruction is stored is used as the first bit in a 16-bit jump address, unless this instruction is controlled by an RPT or DR instruction. If this instruction is controlled by an RPT or DR instruction and is not extended, the value of the first bit of the 16-bit address of the memory location in which the RPT or DR instruction is stored is used as the first bit in a 16-bit jump address.

SIXJG 0313 Subtract Instruction Address Field from Index Register and Jump if Greater than D

The SIXJG instruction is the same as the SIXJ instruction, except that the transfer of control is made only if the contents of the index register are greater than the V-field of the left half of the word in D. Otherwise, the next sequential instruction is executed.

SIXJES 2313 Subtract Address Field from Index Register and Jump if Equal to or Smaller than D

The SIXJES instruction is the same as the SIXJ instruction, except that the transfer of control is made only if the contents of the specified index register are equal to or smaller than the V-field of the left half of D. Otherwise, the next sequential instruction is executed.



AIXOL, AIXOR, SIXOL, SIXOR Micro-Flow Chart

AIXOL 0332 Add Instruction Address Field to Index Register and Set Overflow
AIXOR 2332

The AIXO instruction clears the Overflow Indicator to zero unless a previous ICOS instruction has been given and is still in effect. The V-field of this instruction is then added to the contents of a specified index register. The sum is modulo memory size. (No overflow is indicated.) The original contents of the index register are replaced with the sum, then the sum is compared to the V-field of the specified half (L or R for left or right) of the word in the D Register. (If this instruction is extended by an EXT instruction, see pages 88-92.) Only those bits in the index register that correspond with the V-field in D are used in the comparison. If the corresponding bits are equal, the Overflow Indicator is set to one.

On a 65K system, if this instruction is not extended by an EXT instruction, equality of the first bit in the specified half of D and the first bit in the specified index register is assumed.

# SIXOL 0333 Subtract Instruction Address Field from Index Register sixor 2333 and Set Overflow

The SIXO instruction clears the Overflow Indicator to zero, unless a previous ICOS instruction has been given and is still in effect. The V-field of this instruction is then subtracted from the contents of a specified index register. The difference is modulo memory size. (No overflow is indicated.) The original contents of the index register are replaced with the difference, and the difference is then compared to the V-field of the specified half (L or R for left or right) of the word in the D Register. (If this instruction is extended by an EXT instruction, see pages 88-92.) Only those bits in the index register that correspond with the V-field in D are used in the comparison. If the corresponding bits are equal, the Overflow Indicator is set to one.

On a 65K system, if this instruction is not extended by an EXT instruction, equality of the first bit in the specified half of D and the first bit in the specified index register is assumed.

# EXTRACT INSTRUCTIONS

The Extract Instructions are bit-by-bit multiplications (i.e., there is no carry into adjacent bits) between the contents of Q and the corresponding bits of the designated memory location. This is a logical AND operation. The results of this operation, for the four possible bit configurations are:

0101	Q REGISTER BEFORE AND AFTER EXTRACTION
0011	MEMORY LOCATION BEFORE AND AFTER EXTRACTION (EXCEPT EIS)
0001	D REGISTER AFTER EXTRACTION

In the description below, the bits in the memory location specified, matched by one bits in the Q Register, are considered to be extracted fields.

# ETD 0030 Extract Transfer to D

$$(Q) \cdot (M) \longrightarrow D$$

The ETD instruction extracts from the contents of the specified memory location according to the contents of the Q Register and transfers the extracted fields to the D Register. The remaining bits of D are set to zero.

## ETA 2030 Extract Transfer to A

$$(Q) \cdot (M) \longrightarrow D$$
  
 $(Q) \cdot (M) \longrightarrow A$ 

The ETA instruction extracts from the contents of the specified memory location according to the contents of the Q Register and transfers the extracted fields to the D Register and to the A Register. The A and D Registers receive and retain the extracted fields. The remaining bits of A and D are set to zero.

### El 0032 Extract and Insert

$$(A) \cdot (Q)' \vee (M) \cdot (Q) \longrightarrow A$$

The EI instruction extracts from the contents of the specified memory location according to the contents of the Q Register and inserts the extracted fields in the A Register without disturbing the remaining positions of the A Register. The D Register receives and retains the extracted fields. The remaining bits of D are set to zero.

#### EIS 2032 Extract and Insert and Store

(A) 
$$\cdot$$
 (Q)  $'$   $\vee$  (M)  $\cdot$  (Q)  $\longrightarrow$  A, D and M

The EIS instruction is the same as the EI instruction, except that the result in the A Register is transferred to D and to the specified memory location. The result replaces the contents of the specified memory location and of the A and D Registers.

FEA 3322

$$(Q) \cdot (M) \longrightarrow D$$

$$(A) + \{ (Q) \cdot (M) \} \longrightarrow A$$

The EA/FEA instruction performs as an ETD instruction, then adds the extracted fields in D to the contents of the A Register. The sum replaces the contents of A, and the D Register retains the extracted field(s) except in the case of an FEA where the word in D (containing the extracted fields) had to be arranged for addition (see page 30). (The command FEA is for a floating-point addition.)

FES 3323

$$(Q) \cdot (M) \longrightarrow D$$

$$(A) - \{(Q) \cdot (M)\} \longrightarrow A$$

The ES/FES instruction performs as an ETD instruction, then subtracts the extracted fields from the contents of the A Register. The difference replaces the contents of A, and the D Register retains the extracted field(s) except in the case of an FES where the word in D (containing the extracted fields) had to be arranged for subtraction (see page 30). (The command FES is for a floating-point subtraction.)

LOGIC Logic Instructions are bit-by-bit operations, including a logical inclusive OR and a logical exclusive OR.

DORMS 0031 D Or Memory and Store

(M)  $\vee$  (D)  $\longrightarrow$  D and M

The DORMS instruction forms a composite word in D in which there are binary ones in every bit position for which there is a one in the D Register and/or in the specified memory location. The resulting word in D is then stored in the specified memory location. The A Register is not changed.

This is a logical inclusive OR operation. The results of this operation for the four possible bit configurations are:

O I O I D REGISTER BEFORE EXECUTION

O O I I I D REGISTER AND MEMORY LOCATION AFTER EXECUTION

AWCS 2031 Add Without Carry and Store

(A)  $\wedge$  (M)  $\longrightarrow$  D and M

The AWCS instruction adds without carries the contents of the A Register to the contents of a specified memory location. The sum is placed in the D Register and transferred to the specified memory location. The A Register is not changed.

This is a logical exclusive OR operation. The results of this operation for the four possible bit configurations are:

0101 A REGISTER BEFORE AND AFTER EXECUTION

OOLI MEMORY LOCATION EXECUTION

O I I O MEMORY LOCATION AND D REGISTER AFTER EXECUTION

SPECIAL INSTRUCTIONS

HLTL 0000 Halt

HLTR 2000

The HLT instruction stops the Central Processor after modifying an index register, if index register modification is specified. When the Advance Bar on the Operator's Console is pressed, the Central Processor will proceed to the next sequential instruction.

NOPL 0003 No Operation NOPR 2003


The NOP instruction causes the Central Processor to proceed to the next sequential instruction after modifying an index register, if index register modification is specified.


ICOS 2002 Inhibit Clearing the Overflow Indicator

The ICOS instruction clears the Overflow Indicator to zero and inhibits its future clearing by arithmetic, Shift or Index Register instructions. (The JNO and JOF instructions clear the Overflow Indicator at all times.) This inhibition of clearing may be removed only by the ICOZ instruction. (See page 25.)

ICOZ 0002 Remove Inhibition on Clearing the Overflow Indicator

The ICOZ instruction removes any inhibition on clearing the Overflow Indicator set by the ICOS instruction. (See page 25.)





0021 Increase Address Field in Memory INCAL

INCAR 2021

The INCA instruction transfers the contents of the specified memory location to the D Register. One is added to the left or right V-field of the contents of D, depending on whether this instruction is an INCAL or an INCAR. The sum is modulo memory size and is placed in JA. However, only 12 or 15 bits are replaced in the specified half of the D Register, depending on the setting of the S-bit in that half of D, unless the INCA instruction is extended by an EXT instruction (see pages 88-92).

The modified word replaces the contents of D and the specified memory location; the correct value of the incremented V-field remains in JA.

Skip Check SKC 0012

> The SKC instruction checks the status registers of input-output units. The specific units, status registers within the unit, and a Comparison Quantity to be used in testing the registers are specified in the address field of the instruction. (See Input-Output Systems Manual TM-16.) If the Comparison Quantity in the address field of this instruction is greater than or equal to the contents of a specified status register, the next sequential instruction is skipped and the second instruction following the SKC is executed. Otherwise, the next sequential instruction is executed.

> This instruction acts as an NOP if it is under control of an RPT or DR instruction.

2012 Skip if No Fault SKF

> The SKF instruction is the same as the SKC instruction, except that specified fault registers of the input-output unit are tested.

**RPT** 0023 Repeat 2023

**RPT** 

The RPT instruction causes the next instruction or instruction pair following the RPT instruction to be performed the number of times specified in the address field of the RPT instruction. If the RPT instruction is in the left half of an instruction word, the right-half instruction in that word is performed the number of times specified. If the RPT instruction is in the right half of an instruction word, the next pair of instructions is performed the number of times specified.

The value in the address field can be any number up to 4095. If the RPT instruction is extended by an EXT instruction (see pages 88-92, the value in the address field can be large enough to express the size of memory. If the value is zero, the Repeat instruction has no effect and the otherwise repeated instructions are ignored.

If a Jump Instruction that is located in the left half of an instruction word is being performed under the RPT instruction, the number of times the instruction following the Jump instruction has been performed can be determined from the contents of the JA Register, unless the transfer of control occurs the first time the instructions controlled by the RPT are being performed. The number of times the right-half instruction has been performed may be determined by storing the contents of the JA Register, and then evaluating the expression:

$$(JA) - U + W$$

where (JA) = the contents of the JA Register

U = 4096 if the RPT instruction is not extended. If the RPT instruction is extended, U is equal to the number of memory locations in the system

W = the original number of times specified for the instructions controlled by the RPT to be performed

If an instruction in a repeat loop causes a transfer of control, the repeat loop is negated.

If an RPT instruction has a second RPT or a DR instruction in its loop, the second RPT or DR instruction negates the repeat loop established by the first RPT instruction and establishes a new loop. However, an extended RPT or DR instruction within a repeat loop causes a command fault.

RPT-Controlled Index Register Modification

The Repeat instruction cannot be index register modified; however, the instruction(s) repeated can specify index registers and their operation can be controlled by appending an N, A or S to the RPT instruction. These modifiers cause the first four bits of the address field to be set as indicated in the illustration below.

İ	0 1	2 3	4 15	16 23
	N A S	NAS		RPT

Bits 0-1 specify the index register modification mode for the instruction in the left half of the instruction word being repeated.

Bits 2-3 specify the index register modification mode for the instruction in the right half of the instruction word being repeated.

Bits 4-15 designate the number of times the instruction(s) controlled by the RPT are to be repeated.

A configuration of 00 or 01 in bits 0-1 or 2-3 calls for Normal modification, 10 (specified by an A) calls for Additive modification, 11 (specified by an S) calls for Subtractive modification. One or two of these modification codes, depending on whether the RPT is in the left or right half of an instruction word, must be appended to the RPT. (Example: RPTN, RPTSN.)

Normal modification: Normal index register modification using the C-bit and the Y-bit (see page 21).

Additive modification: The C-bit and Y-bit are ignored. The contents of the index register are used as the effective address of the instruction, then the index register is modified by adding the V-field of the instruction to the contents of the index register.

Subtractive modification: The C-bit and Y-bit are ignored. The contents of the index register are used as the effective address of the instruction, then the index register is modified by subtracting the V-field of the instruction from the contents of the index register.

The A and S index register modification modes have no effect on any Index Register Instruction except TCX. The TCX instructions act as Indexable Instructions when in the repeat-controlled index register modification mode.

## DR 1312 Double Repeat

The DR instruction causes the next three instructions (if DR is in the left half of an instruction word) or the next four instructions (if DR is in the right half of an instruction word) to be performed the number of times, from zero to 255, specified in the address field of the DR instruction. If the DR instruction is extended by an EXT instruction (see pages 88-92), the value in the address field can be large enough to express the size of memory. If this value is zero, the instructions under the DR will be skipped.

If a Jump Instruction that is located in the left half of an instruction word is being performed under the DR instruction, the number of times the instructions following the Jump Instruction have been performed can be determined from the contents of the JA Register, unless the transfer of control occurs the first time the instructions controlled by the DR are being performed. The number of times the instructions following the Jump Instruction have been performed can be determined by storing the contents of the JA Register, and then evaluating the expression:

$$(JA) - U + W$$

where (JA) = the contents of the JA Register

U = 4096 if the DR instruction is not extended. If the DR instruction is extended, U is equal to the number of memory locations in the system

W = the original number of times specified for the instructions controlled by the DR to be performed If an instruction in a repeat loop causes a transfer of control, the repeat loop is negated.

If a DR instruction has an RPT or a second DR instruction in its loop, the RPT or the second DR instruction negates the repeat loop established by the first DR instruction and establishes a new loop. However, an extended RPT or DR instruction (see page 88) within a repeat loop causes a command fault.

## DR-Controlled Index Register Modification

The DR instruction cannot be index register modified; however, the index registers designated by the instructions under a DR instruction can be index register modified as indicated by the Normal, Additive and Subtractive modification codes which are described under the RPT instruction. These modifiers cause the first eight bits of the address field to be set as indicated in the illustration below.

1	0	!	2	3	4	5	6	7	6	15	16	23
	NA S		V 4 5			7		N A S				DR

Bits 0-1 specify the index register modification for the instruction in the left half of the first instruction word being repeated if the DR is not in the left half of the instruction word.


Bits 2-3 specify the index register modification mode for the instruction in the right half of the first instruction word being repeated.

Bits 4-5 designate the index register modification mode for the instruction in the left half of the second instruction word being repeated.

Bits 6-7 designate the index register modification for the instruction in the right half of the second instruction word being repeated.


Bits 8-15 specify the number of times the instruction word(s) under the DR are to be repeated.

LWD 0033 Larger Word



The LWD instruction transfers the operand from a specified memory location to the D Register, then compares the contents of the D Register to the contents of the A Register bit-by-bit in the alphanumeric sense (see page 15). If the operand is larger than the word in A, it is transferred to A and its address is placed in the JA Register. The F-bit of the JA Register is set to zero, and the next sequential instruction is executed. If the operand from memory is smaller than or equal to the work in A, the next sequential instruction is executed. The operand remains in D.

#### SWD 2033 Smaller Word



The SWD instruction transfers the operand from a specified memory location to the D Register, then compares the contents of the D Register to the contents of the A Register bit-by-bit in the alphanumeric sense. If the operand from memory is smaller than the word in A, it is transferred to A, its address is placed in the JA Register, the F-bit of the JA Register is set to zero, and the next sequential instruction is executed. If the operand from memory is larger than or equal to the word in A, the next sequential instruction is executed. The operand remains in D.

#### EXT 1313 Extend

The EXT instruction extends the address field of the next instruction to include all bits necessary for the largest computer address, thus forming an extended V-field. The extended V-field, the command field of the instruction following the EXT instruction, and parts of the address field of the EXT instruction form an extended instruction (see illustrations below). An EXT instruction may be in the left or right half of an instruction word. The formats shown below assume the EXT instruction is in the left half of a word.

Bit 13 is a repeat indicator. It must be zero to indicate that the extended instruction is not a DR or an RPT; otherwise a command fault results. If the repeat indicator is one, the extended instruction must be an RPT or DR or a command fault results.

The format of an extended instruction other than an RPT or DR is shown below. Bits 14 and 15 are indirect addressing indicators. When they are both set to zero, the S, N, and V fields of the extended instruction define its effective address. (Bits 4-12 should be set to zero.)

0	۱ 3	4 12		16	23	24 39	40 47
s	N		000	EXT	•	٧	COMMAND

The format of an extended RPT or DR instruction is shown below. The index register modification codes and the V and Repeat fields comprise the extended instruction. The repeat index register modification codes shown below are for a DR. The repeat index register modification codes for an RPT occupy only the first four bits of the address field of the EXT instruction. Bits 14 and 15 are indirect addressing indicators. When they are both set to zero, the V-field of the extended instruction specifies the number of times the instruction(s) in the repeat loop are to be performed. (Bits 4-12, unless they are defined, should be set to zero.)

0	7	8 12		16	23	24 39	40 47
REG.			100		EXT	V	REPEAT

When an extended instruction replaces a V-field in the D Register or in memory (INCA, TXD, TJM), transfers a V-field from D to an index register (TDX), adds or subtracts a V-field in D from an index register (ADX, SDX), or uses the V-field(s) in D for a comparison or a jump address (AIXJEG, AIXJS, AIXJ, SIXJ, SIXJES, SIXJG, AIXOL and AIXOR), the S-bit(s) in D do not determine the size of the V-field(s) in D. The V-field(s) are modulo memory size.

An extended instruction that replaces a V-fieldinD or in memory on a 65K system replaces all 16 bits of the address field in D; on other systems the S-bit is set to zero and a full V-field is replaced.

Instructions in a repeat loop can be extended. If an extended instruction is under a repeat-controlled index register modification mode, the index register modification mode of both the EXT and the extended instruction must be identical.

If an EXT instruction is the last instruction in a repeat loop, or an extended RPT or DR instruction is in a repeat loop, a command fault results.

### Indirect Addressing

Indirect addressing is the substitution of the address field(s) of an instruction by the corresponding field(s) of a memory word in the location specified (referenced) by that instruction. If bits 14 and 15 of an extended instruction are not both set to zero, indirect addressing is indicated. There are three possibilities:

# Bit 14 Bit 15 Indirect Addressing

of this extended instruction is referenced.

The address field(s) in the left half of the word referenced (which are in the format as described on page 15) are used in forming the effective address of the command in the original extended instruction. The command of the original extended instruction and the address field(s) used to form its effective address form an effective instruction.

SPECHAL

If the extended instruction in the illustration below is an Indexable Instruction, the S-, N-, and V-fields of the extended instruction specify the address of the referenced word in the diagram. The Command of the original extended instruction and the  $S_1$ -,  $N_1$ -, and  $V_1$ -fields form the effective instruction. Index registers specified by each address are modified.

Ю	1 3			16 23	24 39	40 47
s	N	01	0	EXT	٧	COMMAND

EXTENDED INSTRUCTION


0	1 34	15	6	47
s <sub>l</sub>	NI	V <sub>I</sub>		

REFERENCED WORD

The V-field of the extended RPT or DR instruction in the illustration below specifies the address of the referenced word in the diagram. The original RPT or DR command, its index register modification codes (IRM) and the  $V_1$ -field form the effective instruction. (For 65K, the  $V_1$ -field includes bit zero.)

lo	3	4	7	8	12				16 23	24	39	40	47
	RM					-		0	EXT	٧		RPT	
	IRM					1	ı	0	EXT	V		DR	

EXTENDED INSTRUCTION



REFERENCED WORD

## Bit 14 Bit 15 Indirect Addressing

1 Same as above, except that the address field(s) that are used in forming the effective address of the original extended instruction are in the *right* half of the referenced word.

### Bit 14 Bit 15 Indirect Addressing

1 The address specified by the address field(s) 0 of the extended instruction is referenced. The address field(s) of the word referenced are in the same format as the address field(s) in an extended instruction, and are used in forming a new address for the command in the original extended instruction. (Bits 4-12 of the referenced word should be set to zero.) If the indirect addressing control bits of the referenced word are both set to zero, the new address formed is the effective address of the original extended instruction. If the indirect addressing control bits of the referenced word are not both set to zero, they determine the format of a second word to be referenced for its address field(s). The second word to be referenced is in the location specified by the new address of the original extended command. This process may continue until an indefinite number of words are referenced.

In the illustration below, the S-, N-, and V-fields of the Indexable Instruction specify the address of the first referenced word in the diagram. The new address of the Command in the extended instruction is formed by the  $S_1$ -,  $N_1$ -, and  $V_1$ -fields. This new address specifies the address of the second referenced word. The effective instruction is formed by the Command in the original extended instruction and the  $S_2$ -,  $N_2$ -, and  $V_2$ -fields. Index registers specified by each address are modified.

0	ı 3	4 1	2	16	23	24	39	40	47
s	N		0	E	ХT	٧		COM	MAND

**EXTENDED INSTRUCTION** 

0	1 3	4 12		16 23	24 39	40 47
s	N		I C	)	٧ı	

FIRST REFERENCED WORD

0   3   4	15	16	47
S <sub>2</sub> N <sub>2</sub>	V <sub>2</sub>		


# Chapter 7

# DOUBLE PRECISION ARITHMETIC

Double precision arithmetic permits operating on double-length floating-point operands with mantissas of 70 bits plus a sign bit, and exponents (of the base 2) of 11 bits plus sign bit. The operations which are performed are addition, subtraction, and multiplication. The mantissas of results are accurate to 70 bits for addition and subtraction, and to 69 bits for multiplication. Results are significant to 22 decimal places for addition and subtraction or to 21 decimal places for multiplication.

#### OPERAND FORMAT

When in double precision mode, the format of a double-length operand, or result, X, is as follows:



#### where:

 $x_1$  = major half of the operand

 $x_2$  = minor half of the operand

 $X_{1m}$  = major half mantissa

 $x_{2m}$  = minor half mantissa

X<sub>1e</sub>, X<sub>2e</sub> are equal, and each represents the exponent of the operand to the base 2

s in the major half of the mantissa denotes the sign bit of the double-length operand. (The S-bit in the minor half of the mantissa is not significant.)

Double precision operands need not be in any particular memory locations, nor need the major and minor halves be held in consecutive memory locations.

Negative mantissas and negative exponents are represented in the two's complement form.

Since all arithmetic operations on the Philco 212 are performed using 48-bit registers, the double precision operations are performed by setting the computer in double precision mode, operating on the major and minor halves of operands separately, and delaying normalization until the next ENDDP is executed.

The operations which should be performed on two double-length operands, X and Y, when the computer is in double precision mode are:

(1) 
$$X + Y = (X_1 + Y_1) + (X_2 + Y_2)$$

(2) 
$$X - Y = (X_1 - Y_1) + (X_2 - Y_2)$$

(3) 
$$XY = (X_1 + X_2) (Y_1 + Y_2)$$
  
=  $X_1Y_1 + X_1Y_2 + X_2Y_1 + X_2Y_2$ 

Since the expression  $X_2Y_2$  would contribute an accuracy beyond bit 70, it is dropped from the equation for multiplication, so that:

$$XY = X_1Y_1 + X_1Y_2 + X_2Y_1$$

Double Precision Zero

Double precision floating-point zero is represented by a major and minor half operand, each with a mantissa of 36 zero bits and an exponent with a sign bit of one followed by 11 zero bits.

DOUBLE PRECISION MODE

The SETDP instruction sets the computer in double precision mode. When in this mode, the following instructions are specially modified to use in routines for obtaining double precision results: FAQS, FSQS, FAM, FSM, FMAS, and FMMR. The operation of these instructions, together with their specific use in forming double precision results, is described below. No other arithmetic instructions should be used when in double precision mode.

After a double precision operation, an ENDDP instruction, as described below, is given. This normalizes and adjusts the halves of the result in the A and Q Registers and causes the computer to terminate double precision mode.

Correction Counter

Because partial results (major half and minor half) are formed during double precision operations, any potential effect of the minor-half operation on the major-half operation is recorded in a correction counter. This "spillover" consists of the normal carry data from one bit to the next most significant bit for addition and subtraction. For multiplication the spillover consists of the carry-out data from the summation of the minor-half partial products  $(X_1Y_2 + X_2Y_1)$  and the effect of the sign bits of the minor-half partial products on the major-half partial product  $(X_1Y_1)$ . If a minor-half partial product is negative, the value of all bits preceding the most significant bit must be one. Therefore, when a negative minor-half cross product is formed, a mantissa of 36 bits, all with a value of one, must be added to the major-half result.

A three-bit correction counter records any spillover. After the execution of an ENDDP instruction, the correction counter is cleared. For multiplication it is set to -2 during the execution of an FMAS instruction. Each time a bit is carried from the most significant bit of a result during a minor-half addition or subtraction, or during the summation of the minor-half partial products, the counter is incremented by one. It is also incremented by one if a positive minor-half partial product is formed. When an ENDDP instruction is executed, the mantissa of the major-half result is altered according to the setting of the correction counter as described in the table below. The result in A and Q is then normalized.

Setting of Correction Counter	Correction Made To Major Half Mantissa			
-2	A mantissa of 35 one's preceding a zero is added to the major-half mantissa.			
-1	A mantissa of 36 one's is added to the major-half mantissa.			
0	No correction.			
1	A one bit is added to bit 35 of the major-half mantissa.			
2	A one bit is added to bit 34 of the major-half mantissa.			

#### FAQS and FSQS

The FAQS and FSQS instructions are used to form the major half result  $(X_1 + Y_1 \text{ or } X_1 - Y_1)$  in double precision addition and subtraction.

The FAQS and FSQS instructions transfer the contents of the Q Register to the D Register and clear the Q Register to zero. If there is a difference between the exponents in the A and the D Registers, and it is less than 71, the contents of the register with the smaller exponent are arranged for addition or subtraction (see page 30). Any bits shifted beyond bit 35 in the A Register are shifted, in order, into the Q Register, entering the Q Register at bit one. If the exponent difference is out of range, the number with the larger exponent becomes the sum or difference.

The FAQS instruction adds the contents of the D Register to the contents of the A Register; the FSQS instruction subtracts the contents of the D Register from the contents of the A Register. The sum or difference is formed in A. The contents of A are then transferred to the D Register and to the specified memory location.

The sum or difference in A is left unchanged. If mantissa overflow occurs, it is not corrected, but is recorded by a special overflow control indicator to be handled when the next ENDDP instruction is executed.

### FAM and FSM

The FAM and FSM instructions are used to form the minor-half result  $(X_2 + Y_2 \text{ or } X_2 - Y_2)$  in double precision addition or subtraction. The FAM instruction is used to sum the minor-half products during double precision multiplication (X1Y2 + X2Y1).

The FAM and FSM instructions transfer the contents of the specified memory location to the D Register and then force the sign bits of the A and D Registers to zero. If there is a difference between the exponents of the contents of the A and D Registers. the words in the registers are arranged for addition or subtraction (see page 30). The FAM instruction then adds the contents of the D Register to the contents of the A Register; the FSM instruction subtracts the contents of the D Register from the contents of the A Register. The sum or difference is formed in A. The contents of the Q Register are then added to the contents of the A Register, unless the subtrahend was arranged during an FSQS instruction that was executed under double precision mode since the last ENDDP instruction was executed. If the subtrahend was arranged, the contents of Q are subtracted from the contents of the A Register.

The result is left unchanged. If overflow occurs during any operation, it is not corrected, and the correction counter is incremented by one. The result is placed in both A and Q.

**FMAS** 

The FMAS instruction is used to form the major-half partial product  $(X_1 Y_1)$  during double precision multiplication.

The FMAS instruction operates as described in Chapter VI (see page 44), except that the sign bit of the result in the Q Register is forced to zero; otherwise, the result is left unchanged. If overflow and exponent fault occur, they are not acted on during the instruction performance, but are recorded to be handled when the next ENDDP instruction is executed.

**FMMR** 

The FMMR instruction is used to form the minor-half cross products  $(X_1 Y_2 \text{ and } X_2 Y_1)$  during double precision multiplication.

The FMMR instruction transfers a word from the specified memory location to the D Register and then forces the sign bit of the word in D to zero. The word in D is then multiplied by the contents of the Q Register, forming a rounded product in the A Register.

The result is left unchanged and, if it is positive, the correction counter is incremented by one; if it is negative, the sign bit is made zero. If exponent fault or overflow occurs, it is recorded to be handled when the next ENDDP instruction is executed.

#### ENDDP

The ENDDP instruction transfers the contents of the specified memory location to the D and A Registers, then adds the correction value as indicated by the correction register to the contents of the A Register. The contents of A and Q are adjusted in the standard manner for overflow, exponent underflow or a zero result. If necessary, the result is then normalized (see page 29). If an exponent fault exists after the mantissa is normalized, a transfer of control as described on page 30 is made.

After the execution of this instruction, double precision mode has been removed and the correction counter cleared.

# DOUBLE PRECISION PROGRAMMING

Sample routines to perform double precision addition, subtraction, and multiplication are described below.

# Addition and Subtraction

These routines for double precision addition and subtraction require one word of temporary storage. A routine for double precision addition is below. Because the routine for subtraction is almost identical to the one for addition, those commands which differ for subtraction are indicated in parentheses.

Command	Address	Remarks		
SETDP	\$	Set double precision mode		
TMA	X1\$	Transfer the major half of X to the A Register		
TMQ	Y1 <b>\$</b>	Transfer the major half of Y to the Q Register		
FAQS (FSQS)	SUMX1Y1\$	Modified instruction; add (subtract) the major halves of X and Y and store the sum		
TMA	<b>x2</b> \$	Transfer the minor half of X to the A Register		
FAM (FSM)	Y2\$	Modified instruction; add (subtract) the minor halves of X and Y, and transfer the sum to the Q Register		
ENDDP	SUMX1Y1\$	Transfer the sum (difference) of the major halves to A; adjust and normalize A and Q. Clear double precision mode		

Multiplication The double precision multiplication routine requires three words of temporary storage.

Command	Address	Remarks		
SETDP	\$	Set double precision mode		
TMA	X1\$	Transfer the major half of X to the A Register		
TMQ	Y1\$	Transfer the major half of Y to the Q Register		
FMAS	X1Y1MAJ\$	Modified instruction; form the unrounded product of the major halves. Transfer the major half of the result to the specified memory location		
TQM	X1Y1MIN\$	Transfer the minor half of the result to the specified memory location		
TMQ	. <b>X1\$</b>	Transfer the major half of X to the Q Register		
FMMR	Y2\$	Modified instruction; multiply major half of X by the minor half of Y, and round product		
TAM	X1 Y2\$	Transfer the product in A to the specified memory location		
TMQ	Y1\$	Transfer the major half of Y to the Q Register		
FMMR	<b>x2</b> \$	Modified instruction; multiply major half of Y by the minor half of X, and round product		
TMQ	X1 Y2\$	Transfer the rounded product formed by the major half of X and the minor half of Y from memory to the Q Register		
FAM	X1 Y1 MIN\$	Modified instruction; add the minor half of the product formed by the major halves of X and Y to the product formed by the major half of Y and the minor half of X; then add the contents of the Q Register to the sum. Transfer the final result to the Q Register		
ENDDP X1Y1MAJ\$		Transfer the product of the major halves of X and Y to the A Register; adjust and normalize A and Q. Clear double precision mode		

## **APPENDICES**

- A SYMBOLS USED IN LOGIC EQUATIONS AND FLOW CHARTS
- B PHILCO 212 CODE COMBINATIONS
- C PHILCO 212 QUATERNARY CODE
- D PARITY ERRORS AND HALT INSTRUCTIONS
- E PROGRAM ADDRESSABLE REGISTERS
- F INSTRUCTION RUN TIMES

·		

# Appendix A

# SYMBOLS USED IN LOGIC EQUATIONS AND FLOW CHARTS

Symbol	Definition
A	A Register Bits numbered 0-47
D	D Register Bits numbered 0-47
Q	Q Register Bits numbered 0-47
AQ	A and Q Registers
X	Index Register
	On 32K, bits numbered 1-15
	On 65K, bits numbered 0-15
JA	JA Register
	On 32K, bits numbered 1-15
	On 65K, bits numbered 0-15
M	Word in Memory
[M]	Address of Location of M
CI	Current Instruction (Assumed always to be in the left half of an instruction word)
[CI]	Address of Memory Location of CI
[CI] <sub>k-n</sub>	Bits k-n of [CI]
NI	Next Instruction (Assumed always to be in the left half of an instruction word)
[NI]	Address of Memory Location of NI
[NI] <sub>k-n</sub>	Bits k-n of [NI]
OVF	Overflow Indicator

Symbol	Definition
S	Bit 0 of CI
JA <sub>F</sub>	F-Bit of JA Register
x <sub>C</sub>	C-Bit of Index Register
x <sub>Y</sub>	Y-Bit of Index Register
(R)	Contents of Register R
(R)'	Complement of (R)
(R)	Absolute Value of (R)
(R) a	Original Contents of Register R
(R) <sub>z</sub>	Final Contents of Register R
R <sub>k-n</sub>	Bits k-n of Register R
CT	Console Typewriter
IOCU	Input-Output Control Unit
•	Logical AND, where
	$ \begin{array}{cccc} 1 & \cdot & 0 & = & 0 \\ 0 & \cdot & 1 & = & 0 \end{array} $
	$\begin{array}{cccc} 0 & \cdot & 0 & = & 0 \\ 1 & \cdot & 1 & = & 1 \end{array}$
V	Logical Inclusive OR, where
	$1 \lor 0 = 1$ $0 \lor 1 = 1$
	0 \( \text{0} = 0 \\ 1 \( \text{1} = 1 \)
۸	Logical Exclusive OR, where
	$ \begin{array}{cccc} 1 & \wedge & 0 & = & 1 \\ 0 & \wedge & 1 & = & 1 \end{array} $
	$0 \wedge 0 = 0$
	1 \( 1 = 0 \)

# Appendix B

# PHILCO 212 CODE COMBINATIONS

The following table shows the Philco 212 characters and their corresponding octal codes:

Philco Character	Octal Code	Philco Character	Octal Code
0	00	-	40
1	01	J	41
2	02	K	42
3 4 5 6 7	03	L	43
4	04	M	44
5	05	N	45
6	06	0	46
7	07	P	47
8 9	10	Q	50 51
9_	11	R	51 50
@	12		52 50
=	13	\$	53 54
; =	14	\$ * <	5 <del>4</del> 55
=	15	#	56
&	16	#	50 57
•	17		51
+	20	Δ	60
A	21	/	61
В	22	S	62
Č	23	T	63
D	24	บ	64
E	25	v	65
F	26	W	66
Ğ	27	X	67
H	30	Y	70
I	31	$\mathbf{z}$	71
n	32	1	72
	33		73
	34	(	74
) % ?	35	>	75
?	36	: e	76
11	37	e	77

# Appendix C

## PHILCO 212 QUATERNARY CODE

The following table lists the Philco 212 instructions in order by their quaternary codes.

02         20         JQPL         12         20         MA         22         20         JQPR         32         20         FMA           21         JQNL         21         MAS         21         JQNR         21         FMAS           22         JQEL         22         MAR         22         JQRR         22         FMAR           23         JQOL         23         MARS         23         JQOR         23         FMARS           30         JDPL         30         MAA         30         JDPR         30         FMAA           31         JAGQFL         31         MAAS         31         JAGQFR         31         FMAAS           32         JAGQL         32         MAAR         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         33         JAGDR         33         FMAAR           00         TDXL         00         DAQ         00         TDXR         00         FDAQ           01         TDXLC         01         DAQS         01         TDXRC         01         FDAQS           02         TXDL         02         DA				·			<u></u>					
O	1	00	HLTL		00	AM		00	HLTR		00	FAM
02							i					
03 NOPL	1			l						i		
10												
111   TCM	1						1					FCAMS
11	1	10	TIO		10	AMA		10	TTD		10	FAMA
12   SKC	1	11	TCM		11	AMAS		11		ĺ		
13	1	12					i			l		
00   20	1						ı			1		
21										l		
222   TIJI	00			10			20	20	TJMR	30	20	FAQ
222   TIJL   22   CAQ   22   TILR   22   FCAQ   23   RPT   23   FCAQS   30   ETD   30   AQA   30   ETA   30   FAQA   31   DORMS   31   AQAS   31   AWCS   31   FAQAS   32   EIS   32   FCAQS   33   ETA   30   FAQA   33   ETA   30   FAQA   33   ETA   30   FAQAS   33   ETA   30   FAQAS   32   EIS   32   FCAQA   32   EIS   32   FCAQA   33   ETA   STATE   ETA	İ	21	INCAL	1	21	AQS	1	21	INCAR		21	FAOS
23	1	22			22		1	22		ļ		
30   ETD   30   AQA   30   ETA   30   FAQA   31   DORMS   31   DORMS   31   AQAS   31   AQAS   31   AQAS   32   EIS   32   FCAQA   32   EIS   32   FCAQA   33   LWD   33   CAQAS   33   SWD   33   FCAQAS   34   SWD   34   SWD   34   SWD   35   SWD   35   FCAQAS   35   SWD   35   FCAQAS   35   SWD   35   FCAQAS   35   SWD   35   SWD   36   SWD				İ			i					
31   DORMS   31   AQAS   32   EIS   32   FAGAS   33   AWCS   31   FAGAS   32   EIS   32   FCAQAS   33   EIS   32   FCAQAS   33   SWD   33   FCAQAS   34   SWD   35   FCAQAS   35   FCAQAS   35   FCAQAS   35   FCAQAS   35   FCAQAS   35   FCAQAS   36   FCAQAS							i					
32							1			i .		
33	1						1				31	FAQAS
33	1		ΕI		32	CAQA		32	EIS		32	FCAQA
00		33	LWD		33	CAQAS		33			33	
O1			C)/	<del>                                     </del>						<del></del>		<del></del>
O2	1									1		
03	1			1			1			1		
10	1			1			]			1		
10				1		CSMS		03	SRAQN		03	FCSMS
11		10	TAM	i	10	SMA		10	SLA		10	
12	1	11		1	11		ł					
13	1			l			1					
01 20 TQM 11 20 SQ 21 20 SLQ 31 20 FSQ 21 TQA 21 TQA 21 SQS 21 SRQ 21 SRQ 21 FSQS 22 CQ 22 CSQ 22 CSQ 22 SLQN 22 FCSQ 30 TDM 30 SQA 30 SCD 30 FSQA 31 TDM 30 SQA 30 SCD 30 FSQA 31 TDM 31 SQAS 31 SRD 31 FSQAS 32 TDQ 32 CSQS 33 SRQN 23 FCSQS 32 TDQ 32 CSQS 33 SRDN 33 FCSQA 31 SRD 31 FSQAS 32 TDQ 32 CSQA 32 SCD 32 FCSQA 32 SCD 32 FCSQA 32 CD 32 FCSQA 33 CD 32 FCSQA 32 SCD 32 FCSQA 32 FCSQA 33 CD 32 FCSQA 32 SCD 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQA 33 FCSQAS 33 CD 32 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 32 FCSQAS 32 FCSQAS 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQA 32 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 32 FCSQAS 32 FCSQAS 32 FCSQAS 32 FCSQAS 32 FCSQAS 33 FCSQAS 33 FCSQAS 32 FCSQAS 32 FCSQAS 32 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 32 FCSQAS 32 FMMR 32 FCSQAS 32 FMMR 32 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 33 FCSQAS 34 FCSQ				1								
TQA										_		
22	01			11			21			31		
22	1				21	SQS	1	21	SRQ		21	FSQS
23	1	22	CQ		22	CSQ	ļ	22	SLON		22	
30		23	TOD	l	23		1	23		ļ		
31   TDA   31   SQAS   31   SRD   31   FSQAS   32   TDQ   32   CSQA   32   SCD   32   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   SCD   SCD   SCDAS   SCD   SCDAS				l			1			İ		
32   TDQ   32   CSQA   32   SCD   32   FCSQA   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   33   SRDN   33   FCSQAS   34   FCSQAS   54   FCSQAS   FCSQAS   54   FCSQAS   54   FCSQAS   54   FCSQAS   54   FCSQAS   FCSQAS   54   FCSQAS   54   FCSQAS   54   FCSQAS   54   FCSQAS   FCSQAS   54   FCSQAS   54   FCSQAS   54   FCSQAS   54   FCSQAS   FCSQAS   54   FCSQAS   54   FCSQAS   54   FCSQAS   54   FCSQAS	1			1			l					
00	1			l			1					
00	1						1		SCD		32	FCSQA
01         JAZL         01         MMS         01         JAZR         01         FMMS           02         JNOL         02         MMR         02         JNOR         02         FMMR           03         JOFL         03         MMRS         03         JOFR         03         FMMRS           10         JAPL         10         MMA         10         JAPR         10         FMMA           11         JANL         11         MMAS         11         JANR         11         FMMAS           12         JAEQL         12         MMARS         12         JAEQR         12         FMMAR           13         JAEDL         12         MMARS         13         JAEDR         12         FMMAR           13         JAEDL         12         MARR         12         JAEQR         12         FMMAR           13         JAEQL         12         MAR         22         20         JQPR         32         20         FMAR           12         JAVIL         21         MAR         22         12         JQRR         22         FMAS           21         JQPL         30         MAR	İ	33	CD	1	33	CSQAS	İ	33	SRDN		33	FCSQAS
01         JAZL         01         MMS         01         JAZR         01         FMMS           02         JNOL         02         MMR         02         JNOR         02         FMMR           03         JOFL         03         MMRS         03         JOFR         03         FMMRS           10         JAPL         10         MMA         10         JAPR         10         FMMA           11         JANL         11         MMAS         11         JANR         11         FMMAS           12         JAEQL         12         MMARS         12         JAEQR         12         FMMAR           13         JAEDL         12         MMARS         13         JAEDR         12         FMMAR           13         JAEDL         12         MAR         12         JAEQR         12         FMMAR           13         JAEQL         12         MARS         13         JAEQR         12         FMMAR           12         JAPL         12         MAR         22         20         JQPR         32         20         FMA           21         JQNL         13         MAR         21		00	IMD.	<b></b> -	οò	7/7/		00	****			
02	1			!			1					
03				l			1					FMMS
03	1	02	JNOL		02	MMR	1	02	JNOR		02	FMMR
10		03		1	0.3		l					
11	1			ŀ			1					
12	1			İ			i					
13	1			ĺ			İ					
02         20         JQPL         12         20         MA         22         20         JQPR         32         20         FMA           21         JQNL         21         MAS         21         JQNR         21         FMAS           22         JQEL         22         MAR         22         JQER         22         FMAR           23         JQOL         23         MARS         23         JQOR         23         FMARS           30         JDPL         30         MAA         30         JDPR         30         FMAA           31         JAGQFL         31         MAAS         31         JAGQFR         31         FMAAS           32         JAGQL         32         MAAR         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         31         JAGQFR         31         FMAAS           33         JAGDL         32         MAAR         32         JAGQR         32         FMAAR           34         JAGQR         32         TADR         00         TDXR         00         FDAQ           01         TDXL         01 <td< td=""><td>1</td><td></td><td></td><td>[</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	1			[								
02         20         JQPL         12         20         MA         22         20         JQPR         32         20         FMA           21         JQNL         21         MAS         21         JQNR         21         FMAS           22         JQEL         22         MAR         22         JQER         22         FMAR           23         JQOL         23         MARS         23         JQOR         23         FMARS           30         JDPL         30         MAA         30         JDPR         30         FMAA           31         JAGQFL         31         MAAS         31         JAGQFR         31         FMAAS           32         JAGQL         32         MAAR         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         33         JAGDR         33         FMAAS           33         JAGDL         33         MAARS         33         JAGDR         32         FMAAR           00         TDXL         00         DAQ         00         TDXR         00         FDAQ           01         TDXLC         01			JAEDL	1		MMARS	1	13	JAEDR		13	<b>FMMARS</b>
21         JQNL         21         MAS         21         JQNR         21         FMAS           22         JQEL         22         MAR         22         JQER         22         FMAR           23         JQOL         23         MARS         23         JQOR         23         FMARS           30         JDPL         30         MAA         30         JDPR         30         FMARS           31         JAGQFL         31         MAAS         31         JAGQFR         31         FMAAS           32         JAGQL         32         MAAR         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         33         JAGDR         31         FMAAS           33         JAGDL         33         MAARS         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         33         JAGDR         32         FMAAR           00         TDXL         00         DAQ         00         TDXR         00         FDAQ           01         TDXLC         01         DAQS         01         TDXRC         01	02	20	JQPL	12	20	MA	22	20	JOPR	32		
22         JQEL         22         MAR         22         JQER         22         FMAR           23         JQOL         23         MARS         23         JQOR         23         FMARS           30         JDPL         30         MAA         30         JDPR         30         FMAA           31         JAGQFL         31         MAAS         31         JAGQFR         31         FMAAS           32         JAGQL         32         MAAR         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         33         JAGDR         33         FMAAR           30         TDXL         00         DAQ         00         TDXR         00         FDAQ           01         TDXLC         01         DAQS         01         TDXRC         01         FDAQS           02         TXDL         02         DA         02         TXDR         02         FDA           03         TXDLC         03         DAS         03         TXDRC         03         FDAS           10         ADXL         12         DR         10         ADXR         12 <t< td=""><td>1</td><td>21</td><td></td><td>ŀ</td><td>21</td><td></td><td>1</td><td></td><td></td><td>-</td><td></td><td></td></t<>	1	21		ŀ	21		1			-		
23         JQOL         23         MARS         23         JQOR         23         FMARS           30         JDPL         30         MAA         30         JDPR         30         FMAA           31         JAGQFL         31         MAAS         31         JAGQFR         31         FMAAS           32         JAGQL         32         MAAR         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         33         JAGDR         33         FMAARS           00         TDXL         00         DAQ         00         TDXR         00         FDAQ           01         TDXLC         01         DAQS         01         TDXRC         01         FDAQS           02         TXDL         02         DA         02         TXDR         02         FDA           03         TXDC         03         DAS         03         TXDRC         03         FDAS           10         ADXL         12         DR         10         ADXR         12         SETDP           11         SDXL         13         EXT         11         SDXR         13         <				Ì			l					
30	1			[			1					
31				l			l					
32         JAGQL         32         MAAR         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         33         JAGQR         32         FMAARS           00         TDXL         00         DAQ         00         TDXR         00         FDAQ           01         TDXLC         01         DAQS         01         TDXRC         01         FDAQS           02         TXDL         02         DA         02         TXDR         02         FDA           03         TXDLC         03         DAS         03         TXDRC         03         FDAS           10         ADXL         12         DR         10         ADXR         12         SETDP           11         SDXL         13         EXT         11         SDXR         13         ENDDP           12         AIXJEG         20         MAD         12         AIXJS         20         FMAD           13         SIXJG         21         MSU         13         SIXJES         21         FMSU           03         20         JL         13         22         EA         23         20				1								FMAA
32         JAGQL         32         MAAR         32         JAGQR         32         FMAAR           33         JAGDL         33         MAARS         33         JAGQR         32         FMAARS           00         TDXL         00         DAQ         00         TDXR         00         FDAQ           01         TDXLC         01         DAQS         01         TDXRC         01         FDAQS           02         TXDL         02         DA         02         TXDR         02         FDA           03         TXDLC         03         DAS         03         TXDRC         03         FDAS           10         ADXL         12         DR         10         ADXR         12         SETDP           11         SDXL         13         EXT         11         SDXR         13         ENDDP           12         AIXJEG         20         MAD         12         AIXJS         20         FMAD           13         SIXJG         21         MSU         13         SIXJES         21         FMSU           03         20         JL         13         22         EA         23         20	1			l	31	MAAS		31	JAGQFR		31	FMAAS
33	1	32		1	32	MAAR	1					
O0   TDXL   O0   DAQ   O0   TDXR   O0   FDAQ		33		ľ								
O1   TDXLC   O1   DAQS   O1   TDXRC   O1   FDAQS	-			ļ	- <del>-</del>							
01         TDXLC         01         DAQS         01         TDXRC         01         FDAQS           02         TXDL         02         DA         02         TXDR         02         FDA           03         TXDLC         03         DAS         03         TXDRC         03         FDAS           10         ADXL         12         DR         10         ADXR         12         SETDP           11         SDXL         13         EXT         11         SDXR         13         ENDDP           12         AIXJEG         20         MAD         12         AIXJS         20         FMAD           13         SIXJG         21         MSU         13         SIXJES         21         FMSU           03         20         JL         13         22         EA         23         20         JR         33         22         FEA           21         TIXZ         23         ES         21         TIXS         23         FES	1		TDXL	1	00	DAQ		00	TDXR		00	FDAO
02         TXDL         02         DA         02         TXDR         02         FDA           03         TXDLC         03         DAS         03         TXDRC         03         FDAS           10         ADXL         12         DR         10         ADXR         12         SETDP           11         SDXL         13         EXT         11         SDXR         13         ENDDP           12         AIXJEG         20         MAD         12         AIXJS         20         FMAD           13         SIXJG         21         MSU         13         SIXJES         21         FMSU           03         20         JL         13         22         EA         23         20         JR         33         22         FEA           21         TIXZ         23         ES         21         TIXS         23         FES	1	01	TDXLC	1	01			01				
03         TXDLC         03         DAS         03         TXDRC         03         FDAS           10         ADXL         12         DR         10         ADXR         12         SETDP           11         SDXL         13         EXT         11         SDXR         13         ENDDP           12         AIXJEG         20         MAD         12         AIXJS         20         FMAD           13         SIXJG         21         MSU         13         SIXJES         21         FMSU           03         20         JL         13         22         EA         23         20         JR         33         22         FEA           21         TIXZ         23         ES         21         TIXS         23         FES	1			1								
10 ADXL 12 DR 10 ADXR 12 SETDP 11 SDXL 13 EXT 11 SDXR 13 ENDDP 12 AIXJEG 20 MAD 12 AIXJS 20 FMAD 13 SIXJG 21 MSU 13 SIXJES 21 FMSU 03 20 JL 13 22 EA 23 20 JR 33 22 FEA 21 TIXZ 23 ES 21 TIXS 23 FES	1			l								
11 SDXL 13 EXT 11 SDXR 13 ENDDP 12 AIXJEG 20 MAD 12 AIXJS 20 FMAD 13 SIXJG 21 MSU 13 SIXJES 21 FMSU 03 20 JL 13 22 EA 23 20 JR 33 22 FEA 21 TIXZ 23 ES 21 TIXS 23 FES	1			1								
12 AIXJEG 20 MAD 12 AIXJS 20 FMAD 13 SIXJES 21 FMSU 13 SIXJES 21 FMSU 21 FMSU 21 TIXZ 23 ES 21 TIXS 23 FES	1											
13 SIXJG 21 MSU 13 SIXJES 21 FMSU 03 20 JL 13 22 EA 23 20 JR 33 22 FEA 21 TIXZ 23 ES 21 TIXS 23 FES	1											ENDDP
13     SIXJG     21     MSU     13     SIXJES     21     FMSU       03     20     JL     13     22     EA     23     20     JR     33     22     FEA       21     TIXZ     23     ES     21     TIXS     23     FES		12	AIXJEG	ł	20	MAD		12	AIXJS		20	FMAD
03 20 JL 13 22 EA 23 20 JR 33 22 FEA 21 TIXZ 23 ES 21 TIXS 23 FES		13	SIXJG	l	21	MSU		13	SIXJES		21	
21 TIXZ 23 ES 21 TIXS 23 FES	0.3			13			22			33		
	""						23			33		
TO THE PERSON OF				İ								
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1		TDXLY	l	30	AD		22	TDXRY		30	FAD
23 TXDLY 31 SD 23 TXDRY 31 FSD	!			<b>!</b>					TXDRY		31	FSD
30 AIXJ 32 TYXZ 30 AIXJ	i	30	AIXJ	l	32	TYXZ		30	AIXJ			
31 SIXJ 33 TYXS 31 SIXJ	1			Ì								
32 AIXOL 32 AIXOR	1											
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				1								
33 SIXOL 33 SIXOR		33	SIXUL	<u> </u>			l	33	SIXOR			

### Appendix D

#### PARITY ERRORS AND HALT INSTRUCTIONS

The following two tables describe the actions which occur upon detection of an error condition or a halt instruction. Table I presents the internal interrupt operation, Table II the stop operation. For interrupt (Table I) the Auto-Control must be in the system and not inhibited. Table II applies when Auto-Control is not in the system or is inhibited.

Letters indicating the error condition or halt instruction are displayed by a status indicator on the Operator's Console. If more than one condition described below exists at the same time, the letters indicating each are superimposed on the status indicator. Receipt of an interrupt signal extinguishes the status indicator.

Upon detection of any of the error conditions or halt instructions listed in the following tables, any input-output order being performed by a device is not interrupted, any type-out order to the Console Typewriter is completed, and any data in the Console Typewriter Buffer is typed out.

TABLE I - INTERRUPT CON	VΠ	ITI	IONS	
-------------------------	----	-----	------	--

Status	Status Indicator	Central Processor Actions Before Permitting Interrupt*	Conditions Required tor Notifying Auto-Control	Normal Return Address from Interrupt Routine
Instruction Parity Error (instruction about to be performed contains a parity error)	IPE	Halts before executing the faulty instruction; awaits interrupt. Indicates the error. Ends repeat, double precision and extend modes upon signal.	Auto-Control is not cycling for external reasons and computer reaches a point at which interrupt is permitted.	Address of faulty instruction.
Operand Parity Error (Last instruction processed by the Arithmetic Unit had a memory operand with a parity error)	OPE	Halts after faulty operand has been processed in Arithmetic Unit (if an extended instruction is being processed in the Index Unit, the processing is completed before the Central Processor halts); does not store results of operation, Ignores any exponent fault. Halts before executing next instruction; awaits interrupt. Indicates the error. Ends repeat, double precision modes upon receipt of interrupt signal.	Auto-Control is notified as soon as the error is detected, even if cycling.	Return address cannot be determined. It is usually one following the address of the instruction following the instruction with a faulty operand.

<sup>\*</sup> If an interrupt is requested while a previous interrupt is being processed, further interrupt is inhibited until a TIO instruction to the Auto-Control Unit and a JL or JR instruction have been executed, in that order.

TABLE I - INTERRUPT CONDITIONS (Continued)

Status	Status Indicator	Central Processor Actions Before Permitting Interrupt*	Conditions Required for Notifying Auto-Control	Normal Return Address from Interrupt Routine
Store Parity Error (Parity error in data stored in memory by a store instruction)	SPE	Halts after detecting error; awaits interrupt. Indicates the error. Ends repeat double precision, and extend modes upon receipt of interrupt signal.	Memory Control is responsible for notifying Auto-Control.	Address of next instruction Central Processor would have executed if error had not occurred.
Input-Output Parity Er- ror (Parity error in data transferred to or from memory by an input- output order)	IOPE	Central Processor not notified of error. Interrupt not accepted until repeat, double precision and extend modes are completed.	Memory Control is responsible for notifying Auto-Control.	Address of next instruction Central Processor would have executed if interrupt had not occurred.
Indirect-Addressing Parity Error (Parity error in word referenced during indirect addressing process)	OPE IPE	Halts and terminates extend mode when error is detected. Completes indexing and/or index register modification for the address formed by each word referenced during the indirect addressing process, except the one in which the error was discovered. Indicates zero.	Auto-Control notified as soon as error is detected.	Return address cannot be determined. It is usually the address of the extended instruction or one word higher.

<sup>\*</sup> If an interrupt is requested while a previous interrupt is being processed, further interrupt is inhibited until a TIO instruction to the Auto-Control Unit and a JL or JR instruction have been executed, in that order.

TABLE I - INTERRUPT CONDITIONS (Continued)

Status	Status Indicator	Central Processor Actions Before Permitting Interrupt*	Conditions Required for Notifying Auto-Control	Normal Return Address from Interrupt Routine
Command Fault	CMD FLT	Halts before executing next instruction; awaits interrupt. Indicates error. Ends repeat, double precision and extend modes upon receipt of interrupt signal.	Auto-Control is not cycling for external reasons and computer reaches a point at which interrupt is permitted.	Address of faulty instruction.
HLT Instruction	HALT	If Auto-Control is cycling, allows interrupt before executing Halt instruction. If Auto-Control is not cycling, executes Halt instruction, notifies Auto-Control, indicates the Halt, and awaits interrupt. Ends repeat and double precision modes upon receipt of interrupt signal. Ends extend mode if HLT instruction is not executed.	Computer reaches a point at which interrupt is permitted.	Address of the instruction following the HLT instruction if the HLT is executed; otherwise, the address of the HLT instruction.
JBT Instruction and Breakpoint Switch Set to Halt	BRK PT	Halts before executing the instruction; awaits interrupt. Indicates the condition. Ends repeat, double precision and extend modes upon receipt of interrupt signal.	Auto-Control is not cycling for external reasons and computer reaches a point at which interrupt is permitted.	Address of the JBT instruction.

<sup>\*</sup>If an interrupt is requested while a previous interrupt is being processed, further interrupt is inhibited until a TIO instruction to the Auto-Control Unit and a JL or JR instruction have been executed, in that order.

TABLE II - NO INTERRUPT

_	Status	Central Processor Actio	ns*	
Status	Indicator	Detection of Error	Advance Bar Pressed	
Instruction Parity Er- ror (Instruction about to be performed con- tains a parity error)	IPE	Halts before executing faulty instruction; awaits operator action. Indicates error.	No action.	
Operand Parity Error (Last instruction processed by the Arithmetic Unit had a memory operand with a parity error)	OPE	Halts after processing faulty operand in the Arithmetic Unit; does not store results of operation. Ignores any exponent fault. Indicates error.	Executes next instruction. Does not end repeat, double precision, or extend modes. Extinguishes indicator. †	
Store Parity Error (Parity error in data stored in memory by a store instruction)	SPE	Halts after detecting error; awaits operator action. Indicates error.	Executes next instruction. Does not end repeat, double precision, or extend modes. Extinguishes indicator.	
Input-Output Parity Error (Parity error in data transferred to or from memory by an input-output order)	IOPE	Halts after detecting error; awaits operator intervention.	Executes next instruction. Does not end repeat, double precision, or extend modes. Extinguishes indicator.	

<sup>\*</sup> When one of the conditions listed in this Table causes the Central Processor to halt and the Jump Switch on the Operators Console is pressed, control is transferred to the address specified by the Console Address Register without changing the contents of JA, and the status indicator on the console is extinguished.

All operations proceed as normal until the memory bank in which this error occurred is accessed. The Central Processor then halts and cannot proceed until the fault is manually removed by the operator.

TABLE	П	_	NO	INTERRUPT	(Continued)
-------	---	---	----	-----------	-------------

£4-4	Status	Central Processor Actions*				
Status	Indicator	Detection of Error	Advance Bar Pressed			
Indirect-Addressing Parity Error (Parity error in word refer- enced during indirect addressing process)	OPE IPE	Halts after executing previous instruction and clears EXT controls. Completes indexing and/or index register modification for the address formed by each word referenced during the indirect addressing process, except the one in which the error was discovered. Indicates error.	No action.			
Command Fault	CMD FLT	Halts before executing faulty instruction; awaits operator action. Indicates error.	No action.			
HLT Instruction	HALT	Executes HLT instruction and indicates the halt.	Executes next instruction. Does not end repeat, double precision, or extend modes. Extinguishes indicator.			
JBT Instruction and Breakpoint Switch Set to Halt	BRK PT	Halts before executing instruction; awaits operator action. Indicates the condition.	Executes next instruction. Does not end repeat, double precision, or extend modes. Extinguishes indicator.			

<sup>\*</sup> When one of the conditions listed in this Table causes the Central Processor to halt and the Jump Switch on the Operator's Console is pressed, control is transferred to the address specified by the Console Address Register without changing the contents of JA, and the status indicator on the console is extinguished.

All operations proceed as normal until the memory bank in which this error occurred is accessed. The Central Processor then halts and cannot proceed until the fault is manually removed by the operator.

# Appendix E

#### PROGRAM ADDRESSABLE REGISTERS

The instructions that alter the contents of a specific register are listed beneath that register in the tables below.

	Index Registe	r
ADXL ADXR AIXJ AIXJEG AIXJS AIXOL AIXOR	SDXL SDXR SIXJ SIXJES SIXJEG SIXOL SIXOR	TDXL TDXLC TDXLY TDXR TDXRC TDXRY TIXS TIXZ

C-I	Bit
TCXS TCXZ TDXLC TDXLY TDXRC	TDXRY TIXS TIXZ TYXS TYXZ

Υ-	Bit
TCXS TCXSC TCXZ TDXL TDXLC	TDXLY TDXR TDXRC TDXRY TYXS TYXZ

	D		: -	•-	-
u	ĸ	ea	15	16	•

Add instructions, except AD, FAD\*
Subtract instructions, except
SD, FSD\*
Multiply instructions
Divide instructions
Transfer instructions, except
TDM, TDA, TDQ, TDC, TIO
Extract instructions

AWCS CD DORMS INCAL INCAR JAEQ	JAGQ JAGQFL LWD SCD SRD SRDN	SWD TXDL TXDLC TXDLY TXDR TXDRC
OVER	DIUDIN	TXDRY

#### Q Register

Unrounded Multiply instructions Divide instructions Check orders for some input-output

devices

Add and Subtract instructions in

double precision mode
ENDDP if A and Q are not
normalized

CQ	$\mathtt{JQPL}$	SRAQN
JQEL	JQPR	SRQ
JQER	SLAQ	SRQN
JQNL	SLAQN	TAQ
JQNR	$\mathtt{SLQ}$	TDQ
JQOL	SLQN	TMQ
JQOR	SRAQ	

<sup>\*</sup> For FAD and FSD, the floating-point word in D may have been arranged for addition or subtraction (see page 30).

#### A Register

Add instructions
Subtract instructions
Multiply instructions
Divide instructions
Extract instructions, except ETD

CA	SLAQ	SRAQI
ENDDP	SLAQN	SWD
LWD	SRA	TDA
SLA	SRAN	TMA
SLAN	SRAQ	TQA

#### JA Register

Jump instructions, except JL, JR Floating-point arithmetic instructions causing exponent fault

INCAL	TIJL	TXDLC
INCAR	TIJR	TXDRC
LWD	$\mathtt{TXDL}$	TXDLY
SWD	TXDR	TXDRY

# Appendix F

### **INSTRUCTION RUN TIMES**

The following table gives average run time, in microseconds, for each Philco 212 instruction to be processed by the Central Processor. The run time given includes all time required for instruction access, operand access and execution. All run times are accurate to within  $\pm 10\%$  and assume normal overlap of processes and no memory conflict.

	ng Instruction (1) Is		
Instruction	Indexed	Not Indexed	
ADD and SUBTRACT			
AD, SD	0,595	0.595	
Fixed-Point with operand in Q	0.795	0.795	
Fixed-Point with operand in memory	1.345	1.345	
FAD, FSD	1.595	1.595	
Floating-Point with operand in Q	1.795	1.795	
Floating-Point with operand in memory	2.345	2.345	
MULTIPLY			
MAD, MSU	7.745	7.745	
Fixed-Point with operand in A	6,595	6,595	
Fixed-Point with operand in memory	7.145	7.145	
FMAD, FMSU	6.945	6.945	
Floating-Point with operand in A	5.015	5.015	
Floating-Point with operand in memory	5, 565	5, 565	
DIVIDE			
Fixed-Point	16.745	16.745	
FL ating=Point	12,745	12.745	
CLEAR	0.570	0,475	
TRANSFER			
TTD	0.575	0.475	
TMA, TMQ, TMD	1.025	1.025	
TCM	Indeterminate	Indeterminate	
TDC	2	(1)	
TIJL, TIJR	0.570	0.515	
TIO	2.000 19.000	2.000 19.000	
TJML, TJMR	1.580	1,580	
Others	0.570	0.475	

	Run Time If Following Instruction Is			
Instruction	Indexed	Not indexed		
EXTRACT				
EA, ES	1.825	1.825		
FEA, FES	2.505	2.505		
EI	2.095	2.095		
EIS	2.305	2.305		
ETA, ETD	1.495	1.495		
INDEX REGISTER				
TDXL, TDXR TDXLC, TDXRC TDXLY, TDXRY TIXZ, TIXS TCXZ, TCXS, TCXSC	0.570	0.495		
TXDL, TXDR TXDLC, TXDRC TXDLY, TXDRY	0.765	0.765		
ADXL, ADXR SDXL, SDXR	0.865	0.865		
AIXJ AIXJEG AIXJS SIXJ SIXJES SIXJG	1 335 3.495	1.335 3.395		
AIXOL, AIXOR SIXOL, SIXOR	1.335	1.335		
JUMP (3)  JMPL, JMPR  JL, JR				
JNOL, JNOR JOFL, JOFR JAPL, JAPR JANL, JANR JDPL, JDPR JAZL, JAZR JBTL, JBTR	0.570 2.510	0.475 2.410		
JAEDL, JAEDR	0.570 2.610 .	0.520 2.510		
JAEQL, JAEQR	0,7 <b>2</b> 5 2. <b>80</b> 5	0. <b>725</b> 2. <b>7</b> 05		
JAGDL, JAGDR	0.655 2.735	0.655 2.635		

	Run Time If Following Instruction 1			
Instruction	Indexed	Not Indexed		
JUMP (Continued)				
JAGQL, JAGQR	1.115 3.235	1,115 3,135		
JAGQFL, JAGQFR	0.768 2.825	0.728 2.725		
JQPL, JQPR JQNL, JQNR JQEL, JQER JQOL, JQOR	0.570 2.530	0.495 2.430		
LOGIC	1.345	1.345		
SHIFT				
First Cycle	0.570	0.495		
Each additional cycle	·	$\odot$		

Instruction	Run Time If Follow	Run Time If Following Instruction (1)			
INSTRUCTION	Indexed	Not Indexed			
SPECIAL					
RPT, DR	0.570	0.430			
SETDP ICOS, ICOZ NOPL, NOPR	0.570	0,495			
HLTL, HLTR EXT	0.000	0.000			
INCAL, INCAR	1.385	1.385			
LWD, SWD	1.595	1,595			
ENDDP	1.450	1,450			
SKC, SKF	1.100 8.500	1,100 8,500			

1) If an instruction is followed by an EXT instruction, the instruction extended by the EXT instruction should be examined for indexing. The run time of an instruction followed by an EXT instruction is then determined as follows:

For an extended instruction that does not specify indirect addressing, the run time of the instruction that it follows should be compared with 0.810 if the extended instruction specifies indexing or with 0.670 if the extended instruction does not specify indexing. The larger of the two values is the run time of the instruction followed by an EXT instruction.

For an extended instruction that specifies indirect addressing, the product obtained by multiplying the number of words to be referenced during the indirect addressing process by 1.370 microseconds should be calculated. If the product is greater than the run time given in the table for the instruction followed by the EXT, the product is the run time of that instruction; otherwise, the run time given in the table is the run time for the instruction.

- 2 The time for this instruction is 30 microseconds if the Console Typewriter Buffer is not full. If the Console Typewriter Buffer is full, execution time for this instruction is 64.5 milliseconds.
- (3) The first value given for an instruction that may cause a transfer of control is the time required if control is not transferred; the second value indicates time if control is transferred.
- 4 A cycle is a shift of one, two or four places right or circular, or of one or two places left. The time required for a shift of more than one cycle can be determined by evaluating the formula:

$$0.495 + 0.210 (n - 1)$$

			·

#### INDEX

A	В
A Register 22, 111	BCD word
Accounting Clock System 7	Binary coded decimal 15
Accumulator 21	Binary point
Add Instructions	Breakpoint halt switch 59
AD	Breakpoint jump switch 59
AMA	
AMAS	C
AMS	
AQ	C-bit 19, 21, 110
AQAS	Central processor
ACS	Philco 212 3, 4
CAM 34	Philco 1000 8, 9
CAMA	Clear Instructions
CAMAS	CA 48
CAMS	CD 48
	CM
CAQA	CQ
CAQS	Command fault 33, 107, 109
FAD	
FAM	Command field 15, 16
FAMA	Console typewriter 4
FAMAS	Console typewriter buffer 4
FAMS 34	
FAQ	Control section 3, 19-23
FAQA	
FAQAS	D
FAQS	
FCAM	D register
FCAMAS	Data link 9
FCAMS	
FCAQ	Disc file system
FCAQA	Divide instructions
FCAQAS 37	DA 47
FCAQS	DAQ
Address field 15-17	DAQS
Alphanumeric word 15	FDA
•	FDAQ 47
Arithmetic word	FDAQS 47
Auto-control unit	FDAS 47

### INDEX (Continued)

D (Cont)	I (Cont)
Double Precision Correction counter 94, 95 Instructions 94-97 Operand format 93, 94 Programming 97-98	Index register instructions  defined
E	AIXO
Effective address       19, 21         Extended instruction       88, 89         Extract instructions       79         EI       79         EIS       79         ES       79         ETA       78         ETD       78         FEA       79         FES       79         FES       79         FES       79	SIXJ       74, 75         SIXJES       74, 75         SIXJG       74, 75         SIXO       25, 89         TCXS       21, 71, 92         TCXZ       21, 71, 92         TDX       64, 65         TIXS       70         TIXZ       70         TXD       66, 67, 89         TYXS       21, 71         TYXZ       21, 71         TYXZ       21, 71
<u>-</u>	Index register modification
F-bit	DR-controlled
Fixed-point       25-27         Arithmetic       13         Overflow       25-27         Zero       13	Index register selector bit
Floating-point (see double precision) Arithmetic	Indirect addressing 89-92 Input-output buffers 9, 11
Normalization 29, 30	Input output control unit 4
Number range	Input-output order word 17 Input-output processor 6
Zero	Input-output switch
	Input-output typewriter
1	Instruction unit
Index register 19, 21, 110	Instruction word 15-17
Index register field	Interval timer 8

## INDEX (Continued)

J	•	M (Cont)
JA register 22, 1	Multiply instructi	ons
Jump instructions  J JAED JAEQ JAGD JAGQ JAGQF JAN JAP JAZ JBT JDP JMP JNO JMP JNO 25, 56, JOF JQE JQN JQO	FMA	
	MAAS	45 46 46 44 44 44 41
M	MMAR	43
Magnetic tape Systems	MMAS MMR 6-6 MMRS 10 MMS	42
Memory		
Philco 212 (see magnetic core storage system)		N
Philco 1000 8,	, 9 N-field	16, 17
Mnemonic code	33 Normalization	20. 20

## ${\bf INDEX} \ ({\bf Continued})$

0	R (Cont)
Octal code       15         Operand register       19         Operator's console       4         Overflow       30         Exponent       25-27         Mantissa       29, 30         Overflow indicator       25	Registers       22, 105         D
P	S-bit
Paper tape system       Connected to Philco 1000       11         Connected to Philco 212       7         Parity       4, 5, 6, 13         Parity error       4, 104 to 106         Philco characters       15, 102         Philco 1000       8-11         Printer       10         Program address register       19, 20         Program interrupt       8, 104 to 107         Program register       19         Punched-card system       10	Scaling       25         Shift instructions       63         SLA       61         SLAN       61         SLAQ       59         SLAQN       60         SLQ       62         SLQN       62         SRA       61         SRAN       61         SRAQ       60         SRAQN       60         SRD       63         SRDN       63         SRQ       62         SRQN       62         SRQN       62         Sign bit       13, 14
Q register	Significant bits
Quaternary code defined	Special Instructions         DR
Real-time scanner	ICOS

# INDEX (Continued)

S (Cont)	Т
Special Instructions (Continued)	Tape controller 5, 8
NOP 81 RPT 83-85, 90, 92	Timing instructions 112, 113
SETDP 92, 94 SKC 83	Toggle register 51
SKF	Transfer instructions TAD 49
Store unit	TAM
Subtract instructions	
CSM	
CSMA	
CSMAS	TDC
CSMS	TDM
CSQ	TDQ
	TIJ 22, 51
	TIO 52-53
	TJM 50, 89
	TMA
FCSM	TMD
FCSMA	TMQ 48
FCSMAS 39	TQA 49
FCSMS 38	TQD 49
FCSQ 39	TQM49
FCSQA 40	TTD
FCSQAS 40	110
FCSQS	
FSD 40	Transfer of control (see jump
FSM 37, 92, 96	instructions) 22, 23
FSMA	•
FSMAS	Two's complement form 13, 14
FSMS	2 NO 2 COMPANIES CO. 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
FSQ	
	V
10411,	•
10410	V-field
FSQS 39, 92	v-neid
SD	
SM	
SMA	X
SMAS 38	
$SMS \dots 37$	X-Y plotter 10-11
SQ 39	22 2 plotter : 11 11 11 11 11 11 11 11 11 11 11 11 1
SQA 40	
SQAS 40	Y
SQS	ī
	47 L.L
Symbols defined	Y-bit 19, 21, 11