

PM-SV32A
Semiconductor Memory
Manual



**Plessey
Peripheral
Systems**

PM-SV32A
Semiconductor Memory
Manual

November 1978 - Revision A

Copyright  1978 Plessey Peripheral Systems

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701660
SCALE	REV	SHEET
	A	0-0

Contents

SECTION 1 - GENERAL INFORMATION

1.0	INTRODUCTION	1-1
1.1	GENERAL INFORMATION	1-1
1.2	SPECIFICATIONS	1-2
1.2.1	Electrical	1-2
1.2.2	Physical	1-2
1.2.3	Environmental	1-2

SECTION 2 - INSTALLATION

2.0	INTRODUCTION	2-1
2.1	UNPACKING AND INSPECTION	2-1
2.2	INSTALLATION	2-1
2.3	REFRESH SWITCH SETTINGS	2-1
2.4	ADDRESS SWITCH SETTINGS	2-3
2.5	POWER REQUIREMENTS	2-4

SECTION 3 - FUNCTIONAL DESCRIPTION

3.0	ACCESS TIME	3-1
3.1	CYCLE TIME	3-1
3.2	REFRESH ELECTRONICS	3-1
3.3	ADDRESS SELECTION	3-2
3.4	MODES OF OPERATION	3-2
3.5	INTERFACE	3-3
3.6	QUALITY ASSURANCE	3-4
3.6.1	Design Standards	3-4
3.6.2	Quality and Workmanship	3-4
3.6.3	Reliability and Maintainability	3-4
3.6.4	Service Life	3-5
3.6.5	Warranty	3-5

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE A	CODE IDENT NO. 52648	DWG NO. MA 701660 .
SCALE	REV A	SHEET 0-1

Tables

Table 2-1: SW2 Functions	2-3
Table 2-2: Address Selection Switch Settings	2-3
Table 2-3: Extended Memory Switch Settings	2-4
Table 2-4: Power Requirements	2-4
Table 3-1: PM-SV32A Backplane Interface Connection	3-3

Figures

Figure 2-1: Switch Locations (Component Side)	2-2
Figure 2-2: Component Side 1	2-5
Figure 2-3: Solder Side 2	2-5

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE A	CODE IDENT NO. 52648	DWG NO. MA 701660
SCALE	REV A	SHEET 0-2

Section 1

General Information

1.0 INTRODUCTION

This manual provides the information needed to install and operate the PM-SV32A semiconductor memory module manufactured by Plessey Peripheral Systems, Irvine, CA 92714.

The material is arranged into the following sections:

- Section 1 - General Information

This section contains a brief, general description of the PM-SV32A and the specifications of the memory module.

- Section 2 - Installation

This section explains the procedures for equipment installation, including jumper and switch settings.

- Section 3 - Functional Description

This section contains a detailed, functional description of the PM-SV32A address selection, refresh electronics, modes of operation, and interfacing.

- Drawing Package - MD 701660

A separate drawing package is available. This document contains logic diagram, schematics, and assemblies required for a complete understanding of the chassis and power supply.

1.1 GENERAL DESCRIPTION

The PM-SV32A is a 32K word MOS dynamic semiconductor memory designed to operate in the DEC LSI-11 Q-bus.* The memory module is contained on a standard dual board.

*DEC and LSI-11 are registered trademarks of Digital Equipment Corporation.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701660
SCALE	REV	SHEET
	A	1-1

The PM-SV32A is available in four configurations. They are:

<u>Plessey Part Number</u>	<u>Configuration</u>
701660-100	32K x 16 bits
701660-101	24K x 16 bits
701660-102	16K x 16 bits
701660-103	8K x 16 bits

1.2 SPECIFICATIONS

1.2.1 Electrical

Access Time	250ns	
Cycle Time	500ns.	
Power Requirements	+ 5VDC +12VDC	1.2A 0.3A

1.2.2 Physical

The PM-SV32A is a standard dual height board.

1.2.3 Environmental

Temperature:

Storage	-40°C to 85°C
Operating	0°C to 50°C

Relative Humidity: 95% without condensation

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this information
and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE A	CODE IDENT NO. 52648	DWG NO. MA 701660
SCALE	REV A	SHEET 1-2

Section 2

Installation

2.0 INTRODUCTION

This section provides information for the installation and operation of the PM-SV32A bootstrap ROM module.

2.1 UNPACKING AND INSPECTION

The PM-SV32A is shipped in a special packing carton designed to keep the board from vibrating and to give it maximum protection during shipment. The packing carton should be retained in case the memory requires reshipment.

To unpack the memory, remove any packing materials and visually inspect for physical damage.

2.2 INSTALLATION

See Figure 2-1 for switch locations.

2.3 REFRESH SWITCH SETTINGS

The PM-SV32A offers two switch selectable refresh modes. External refresh mode is under the control of the processor microcode or user selected DMA device. When external refresh is used on the PM-SV32A, it is usually switch selected to do refresh reply. Only one memory should respond with refresh reply and any memories that are faster during refresh than the PM-SV32A should not be selected for this function.

Internal refresh is accomplished by on-board refresh circuitry. The PM-SV32A refresh is transparent to the processor. Switch SW2 functions are defined in Table 2-1.

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701660
SCALE	REV	SHEET
	A	2-1




Figure 2-1: Switch Locations (Component Side)

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701660
SCALE	REV A	SHEET 2-2

SW2 POSITIONS	FUNCTION
1	ON - Disable Internal Refresh
2	ON - Disable External Refresh
3	ON - Enables Refresh Reply
4	See Table 2-2.
5	See Table 2-2.

Table 2-1: SW2 Functions

2.4 ADDRESS SWITCH SETTINGS

The PM-SV32A is address switch selectable on 4K boundaries. Table 2-2 defines the DIP switch settings for address selection. Table 2-3 defines extended memory switch settings.

ADDRESS SELECTION			SWITCH SETTINGS											
VERSION	SIZE	MEMORY ADDRESS	S1										S2	
			1	2	3	4	5	6	7	8	9	10	4	5
-100	32K	0 - 28K	ON	ON	ON	ON	ON	ON	ON	X	X	X	ON	X
		0 - 24K	ON	ON	ON	ON	ON	ON	X	X	X	X	ON	ON
-101	24K	4 - 28K	X	ON	ON	ON	ON	ON	X	X	X	ON	ON	ON
		0 - 16K	ON	ON	ON	ON	X	X	X	X	X	X	ON	X
-102	16K	4 - 20K	X	ON	ON	ON	X	X	X	ON	X	X	ON	X
		8 - 24K	X	X	ON	ON	X	X	X	ON	ON	X	ON	X
		12 - 28K	X	X	X	ON	X	X	X	ON	ON	ON	ON	X
		0 - 8K	ON	ON	X	X	X	X	X	X	X	X	X	*
-103	8K	4 - 12K	X	ON	ON	X	X	X	X	X	X	X	X	*
		8 - 16K	X	X	ON	ON	X	X	X	X	X	X	X	*
		12 - 20K	X	X	X	ON	X	X	X	ON	X	X	X	*
		16 - 24K	X	X	X	X	X	X	X	ON	ON	X	X	*
		20 - 28K	X	X	X	X	X	X	X	X	ON	ON	X	*

X = Off

* = Does not care

Table 2-2: Address Selection Switch Settings

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701660
SCALE	REV A	SHEET 2-3

MEMORY ADDRESS	SW3 SWITCH SETTINGS			
	1	2	3	4
0 - 28K	ON	OFF	OFF	OFF
0 - 29K	OFF	ON	ON	OFF
0 - 30K	OFF	OFF	ON	OFF
0 - 31K	OFF	OFF	OFF	ON

Table 2-3: Extended Memory Switch Settings

2.5 POWER REQUIREMENTS

The PM-SV32A is designed to operate on +12V and +5V power supplies and can be operated in a battery back-up mode. The typical and worst case power requirements are shown in Table 2-4. Refer to Figure 2-2 and 2-3 for battery back-up configuration.

VOLTAGE	TYPICAL OPERATING CURRENT	WORST CASE OPERATING CURRENT	BATTERY BACK-UP STANDBY (REFRESH ONLY)
+5V	1.2A	1.6A	1.2A
+12V	0.3A	0.5A	0.25A

Table 2-4: Power Requirements

For battery back-up, do the following:

Cut etch:

CONNECTOR PIN	E#	ADD JUMPERS:
AD2	to E2	E2 to E3
BD2	to E8	E8 to E4
AA2	to E1	E1 to E5
BA2	to E7	E7 to E6

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE A	CODE IDENT NO. 52648	DWG NO. MA 701660
SCALE	REV A	SHEET 2-4




Figure 2-2: Component Side 1




Figure 2-3: Solder Side 2

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701660
SCALE	REV	SHEET
	A	2-5

Section 3

Functional Description

3.0 ACCESS TIME

The read access time of the PM-SV32A is 250ns typical. Access time is defined as the time from when BDIN or BDOOUT is asserted to the time BRPLY is asserted.

3.1 CYCLE TIME

The cycle time of the memory is 500ns typical. Cycle time is defined as the time from when a BDIN or BDOOUT is asserted to the time when the memory is ready to accept another BDIN or BDOOUT.

3.2 REFRESH ELECTRONICS

The PM-SV32A memory module uses 16K and 8K MOS dynamic random access memory devices. These devices, being dynamic, require refreshing. The refresh sequence is a series of forced memory read (DATI) operations where only the row addresses are significant.

The PM-SV32A offers the user two switch selectable modes of refresh. The first mode of refresh is entirely under the control of either processor microcode, or an external user selected DMA device, such as the PM-REV11. In this mode, all 128 rows of all dynamic MOS memory chips in an LSI-11 system are sequentially refreshed. The timing specification of 8K and 16K RAMs require refresh cycles twice as often as 4K RAMs. Therefore, a double refresh cycle is performed on the PM-SV32A when a bus refresh is initiated. Consequently, the PM-SV32A takes longer to do a bus refresh (850ns) and must be the memory used for refresh reply.

The second refresh mode is accomplished on the PM-SV32A memory board by on-board refresh circuitry. In this mode, the PM-SV32A generates a double refresh cycle at a periodic rate of approximately 30 μ s. That is, every 30 μ s the memory is disabled and refreshed at the refresh counter address contained on the PM-SV32A. If a processor request is generated while a refresh cycle is in progress, the request is stored and accomplished immediately following the refresh cycle.

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this information
and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701660
SCALE	REV A	SHEET 3-1

On the other hand, if a 30 μ s refresh request occurs while the memory is in a processor request cycle, the refresh request is stored and accomplished following the processor cycle. The PM-SV32A refresh is transparent to the processor.

3.3 ADDRESS SELECTION

The memory module is address selectable on 4K boundaries. The address of the memory module may begin on any 4K boundary and end on any 4K boundary depending upon the memory size. Addresses are selected using DIP switch settings. Tables 2-2 and 2-3 list the DIP switch settings. The PM-SV32A can also respond to addresses in the I/O page via switch 3. The I/O page addressing available is 29K, 30K, and 31K.

3.4 MODES OF OPERATION

The PM-SV32A is capable of operating in five different modes. The modes are:

DATI (Read Cycle): In this mode, the memory reads data from a specified location and presents this data to the data bus.

DATO (Write Cycle): In this mode, the memory writes new data from the data bus into a specified location in memory.

DATOB (Write Byte Cycle): In this mode, the memory performs a write on a specified byte of data. The other byte of data is not affected.

DATIO/DATIOB (Read Modify Write): In this mode, the memory performs two memory cycles. A read (DATI) followed by either a DATO or DATOB operation specified by the processor.

Refresh Cycle: In this mode, the memory performs a memory refresh cycle as described in Section 3.2.

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE A	CODE IDENT NO. 52648	DWG NO. MA 701660
SCALE	REV A	SHEET 3-2

3.5 INTERFACE

The memory interfaces with the processor and peripherals via card edge connectors on the bottom of the memory card. Pin connections for these connectors are listed in Table 3-1. All receivers present one bus load to the data bus and comply with DEC LSI-11 bus receiver specifications. Input/output signals required for memory operations are shown below.

MEMORY CONNECTOR SECTION A				MEMORY CONNECTOR SECTION B			
PIN NO.	SIGNAL NAME	PIN NO.	SIGNAL NAME	PIN NO.	SIGNAL NAME	PIN NO.	SIGNAL NAME
J1	GND	A2	+5V	J1	BPOK H	A2	+5V
		C2	GND			C2	GND
		D2	+12V			D2	+12V
		E2	BDOUT L			E2	BDAL 2 L
		F2	BRPLY L			F2	BDAL 3 L
		H2	BDIN L			H2	BDAL 4 L
		J2	BSYNC L			J2	BDAL 5 L
		K2	BWTBT L			K2	BDAL 6 L
M1	GND	M2	BIAKO L	M1	GND	L2	BDAL 7 L
		N2	BIAKI L			M2	BDAL 8 L
		P2	BBST L			N2	BDAL 9 L
		R2	BDMGI L			P2	BDAL10 L
R1	BREF L	S2	BDMGO L	T1	GND	R2	BDAL11 L
		T2	BINIT L			S2	BDAL12 L
S1	+12B	U2	BDAL Ø L	V1	+5V	T2	BDAL13 L
		V2	BDAL 1 L			U2	BDAL14 L
V1	+5VB					V2	BDAL15 L

NOTE: Q bus signals not connected on the memory are not listed.

Table 3-1: PM-SV32A Backplane Interface Connection

- BDALØØ-BDAL15 - 16 address and bidirectional data bus lines on which address and data are time multiplexed.
- BPOKL - Used by memory to enable refresh oscillator during power up.
- BRPLY - Response line from memory indicating to processor that the memory is through with data for either a read or write cycle.
- BREFL - Control line enabling all memories to do a refresh cycle.
- BDIN - Control line from the processor to the memory which enables a read cycle.

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE A	CODE IDENT NO. 52648	DWG NO. MA 701660
SCALE	REV A	SHEET 3-3

- BDOUT - Control line from the processor to the memory which enables a write cycle.
- BWTBT - Control line from the processor to the memory which enables a write byte cycle.
- BREF - Control line from the processor to the memory which initiates a refresh cycle.
- BBS7L - Control line from the processor to the memory which normally causes deselection of the memory in the 28 - 32K range.

3.6 QUALITY ASSURANCE

This section provides an overview of the quality standard designed into Plessey Peripheral Systems products.

3.6.1 Design Standards

The materials, fabrication, and workmanship conform to the best commercial practices. Specifically, the following standards are met:

1. Printed circuit boards are gold plated on the connector fingers.
2. Silicon integrated circuits in dual in-line packages unless their application is prohibited by voltage swing, power dissipation or function availability.
3. All assemblies having the same part number are interchangeable.
4. The circuits are designed to minimize the risk of catastrophic failure propagation.
5. All hardware items of the products are resistant to corrosion.
6. All components are suitably derated for maximum MTBF (mean time between failures).

3.6.2 Quality and Workmanship

Workmanship is consistent with the best commercial computer practices.

3.6.3 Reliability and Maintainability

Plessey Peripheral Systems products are designed for high reliability and maintainability, as well as low cost and state-of-the-art electrical performance.

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this information
and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE A	CODE IDENT NO. 52648	DWG NO. MA 701660
SCALE	REV A	SHEET 3-4

- Mean Time Between Failures (MTBF)

Each product is designed and components chosen to yield the maximum MTBF. MTBF calculations based on MIL-STD-217-A are available for specific products.

- Mean Time To Repair (MTTR)

The products are designed with the objective of rapid fault isolation and repair. The degree of internal system modularity is maximized such that all systems within their design limits can be constructed from a minimum variety of printed circuit boards. Complete systems are mounted when possible on one circuit board assembly.

- Routine Maintenance

Most products are designed to require no routine maintenance or adjustment to achieve satisfactory operation.

3.6.4 Service Life

The memory products are designed for a service life of ten years at 24 hours per day exclusive of time required for periodic routine maintenance.

3.6.5 Warranty

All Plessey solid state products are warrantied for a period of six months, including parts and labor.

The information hereon is the property of PLESSEY PERIPHERAL SYS.
Transmittal receipt or possession of the information does not comply,
license, or imply any rights to use, sell, or manufacture from this infor-
mation and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY PERIPHERAL SYS.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 701660
SCALE	REV A	SHEET 3-5

The information hereon is the property of PLESSEY PERIPHERAL SYSTEMS. Transmittal receipt or possession of the information does not convey a license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYSTEMS.

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVE
A	REL. TO PRODUCTION PER E.O.5544	11-29-78	de

PRODUCTION RELEASE

TABLE OF CONTENTS

DO NOT SCALE DRAWING		CONTRACT NO.			
SCREW THREADS PER HANDBOOK H-28		DRAWN N. Glass 11-29-78			
COUNTERBORE AND SPOTFACE FILLET RADII TO BE .010 MAXIMUM		CHECK N. Glass 11-29-78			
REMOVE ALL BURRS AND BREAK SHARP EDGES EQUIVALENT TO 0.010		DESIGN			
ROUGHNESS OF MACHINED SURFACES 125 ^Y PER USAS B44.1		PROJ. ENGR. W. Perry 11-29-78		DRAWING TITLE: MAINTENANCE DRAWING PACKAGE	
STANDARD HOLE TOLERANCE PER AND 10387		(Signature) 11-29-78		PM-SV32A Semiconductor Memory	
TOLERANCES ON: XX = ± .03 XXX = ± .010 ANGLES = ± 10° 30'				SIZE	
INTERPRET DIMENSIONS AND TOLERANCES PER USAS Y14.5				CODE IDENT NO.	
DIMENSIONS ARE IN INCHES AND APPLY AFTER HEAT TREAT AND FINISH				DWG NO.	
UNLESS OTHERWISE SPECIFIED		OTHER		B 52648 MD 701660	
APPROVALS				SCALE:	
				REV. A	SHEET 1 OF 13

Maintenance Drawing Package



Products Covered by the Drawing Package

- PM-SV32A/100
PM-SV32A/101
PM-SV32A/102
PM-SV32A/103



Plessey Peripheral Systems

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Unauthorized, copied or possession of the information does not convey rights or license to use it. It may not be reproduced from this document, or given to any other person. Any reproduction from this document, or giving of any part of it, in whole or in part, shall be made without written authorization of PLESSEY MEMORIES INC.



FOR BATTERY BACKUP OPTION MODIFY ASSEMBLY AS FOLLOWS:			
1 ISOLATE THE FOLLOWING BY CUTTING THE CIRCUIT ETCH BETWEEN:			
CONN. PIN	E#		
AD2	E2		
BD2	E8		
AA2	E1		
BA2	E7		
2 ADD THE FOLLOWING JUMPERS USING 20 AWG WIRE			
E2	TO	E3	
E8	TO	E4	
E1	TO	E5	
E7	TO	E6	

PRODUCTION RELEASE

(5) U67 SHOULD BE U68

(4) COMPONENT DESIGNATIONS ARE FOR REFERENCE ONLY AND DO NOT APPEAR ON PART.

(3) MARK ASSEMBLY VERSION NUMBER, LATEST ASSEMBLY REVISION LETTER AND SERIAL NUMBER USING BLACK INK, PER MIL-M-13231, GROUP III. LOCATION APPROXIMATELY AS SHOWN.

2. FOR SCHEMATIC DIAGRAM SEE SD 701660.

1. ASSEMBLE AND INSPECT PER WORKMANSHIP STANDARDS MANUAL.

NOTES: UNLESS OTHERWISE SPECIFIED

X	X	X	X	5
FOR PARTS LIST SEE PL701660-103				4
FOR PARTS LIST SEE PL701660-102				3
FOR PARTS LIST SEE PL701660-101				2
FOR PARTS LIST SEE PL701660-100				1
-103-102-101-100 NOTE PART OR IDENTIFYING NO.				FIND NO.
NOMENCLATURE OR DESCRIPTION / MATERIAL				SPEC SOURCE CODE IDENT NO.
PART ASSY NO. & QTY PER ASSY				FIND NO.
A A A A	DO NOT SCALE DRAWING	CONTRACT NO.		
PART ASSY REV LTR	SCREW THREAD PIP HANDBOOK H-28			
	COUNTERBORE AND SPOTFACE FILLET RADI			
	TO BE 1/8 MAXIMUM			
	REMOVE ALL BURRS AND REPAIR SHARP			
	KGES EQUIVALENT TO 1MM			
	ROUGHNESS OF MACHINED SURFACES 125			
	PER USAS 914			
-103	PM-SV32A	DRAWN L. LAMBERT 4-24-78	DWG TITLE	
-102	PM-SV32A	CHECK L. Tunkis 4-28-78	BOARD ASSEMBLY	
-101	PM-SV32A	ENGR	MEMORY 28K X 16 MAX	
-100	PM-SV32A	PROJ. ENGR (initial)	PM-SV32A	
PART NO.	NEXT ASSY USED ON	TOLERANCES ON JOINTS AND ANGLES - 0° 30'	SIZE CODE IDENT NO.	
	APPLICATION	INTERPRET DIMENSIONS AND TOLERANCES	DWG NO.	
		PER USAS 9143		
		DIMENSIONS ARE IN INCHES AND APPLY AFTER		
		HEAT TREAT AND FINISH		
		UNLESS OTHERWISE SPECIFIED		
OTHER				
APPROVALS				
		SCALE: FULL		
		SHEET / OF /		

PARTS LIST	Plessey Microsystems			PREPARED BY: J. Wilson DATE: 1-15-75	PARTS LIST NO.: PL701660-100 REV LTR: A																		
BOARD ASSY, MEMORY, 28K x 16 FM-SV 32A			REVIEWED BY: R. Jenkins DATE: 1-10-78	CODE IDENT NO.: 52648 REV NO.: 1234570 SH 1 OF 7																			
			REVIEWED BY: R.K. Johnson DATE: 1-12-78	CONTACT NO.: 703-823-8238																			
LTR	DESCRIPTION	DATE	APPROVED	LTR	DESCRIPTION	DATE	APPROVED																
A	REL TO PROD E02413	8-21-78	<i>Pat</i>																				
PRODUCTION RELEASE																							
REV STATUS OF SHEETS	REV LTR	1	2	3	4	5	6	7	8	9	10	INTERPRET SYMBOLS USED AS FOLLOWS:											
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>A - PURCHASED ITEM</td> <td>B - ALTERED ITEM</td> <td>C - Bulk Item</td> </tr> <tr> <td>D - FABRICATED ITEM</td> <td>E - SELECTED ITEM</td> <td>F - COTTON</td> </tr> <tr> <td>G - CERTIFIED SOURCE</td> <td>H - APPROVED SOURCE</td> <td>I - OTHER FURNISHER</td> </tr> <tr> <td>J - ORIGINAL ITEM</td> <td>K - STOCK ITEM</td> <td>L - OTHER</td> </tr> </table>												A - PURCHASED ITEM	B - ALTERED ITEM	C - Bulk Item	D - FABRICATED ITEM	E - SELECTED ITEM	F - COTTON	G - CERTIFIED SOURCE	H - APPROVED SOURCE	I - OTHER FURNISHER	J - ORIGINAL ITEM	K - STOCK ITEM	L - OTHER
A - PURCHASED ITEM	B - ALTERED ITEM	C - Bulk Item																					
D - FABRICATED ITEM	E - SELECTED ITEM	F - COTTON																					
G - CERTIFIED SOURCE	H - APPROVED SOURCE	I - OTHER FURNISHER																					
J - ORIGINAL ITEM	K - STOCK ITEM	L - OTHER																					

PARTS LIST	Plessey Microsystems			CODE IDENT NO.: 52648	PARTS LIST NO.: PL701660-100	REV LTR: A	
CROSS INDEX OF REFERENCE DESIGNATIONS TO FIND NO.							
REFERENCE DESIGNATION	REF. NO.	REFERENCE DESIGNATION	REF. NO.	REFERENCE DESIGNATION	REF. NO.	REFERENCE DESIGNATION	REF. NO.
CR 1-3	7	U41,44,48,53-55	29	C46	52		
VR 1	8	U52	30	C50	53		
SW 1	9	U57	31	C4,15	54		
SW 2	10	U19,68	32	C14,24	55		
SW 3	11		33	C 1,2,5-12,16-23,25-41	56		
	12	R1-3,10,13-25	34				
	13	R12	35	C13	57		
	14	R5	36	C53	58		
		R6,7,34	37	C3,52	59		
II2-9,II-18,20-27, 30-37	15	R9	38	C12,43,44,45,48,49	60		
U64,65	16	R4,11	39				
U40,42,43,45	17	R26-28	40	LAB SET: R8,29-31,33			
U50	18	R32	41	C47			
U10,47,51,56	19	R35	42				
U63	20		43				
U49	21		44				
U1	22		45				
U67	23		46				
U38,39	24	RU2	47				
U62	25	RU3	48				
U59,61	26	RUI	49				
U46	27		50				
U58,60	28	C51	51				

PARTS LIST	Plessey Microsystems			CODE IDENT NO.: 52648	PARTS LIST NO.: PL701660-100	REV LTR: A
	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.
	1	701659-01	PRINTED WIRING BOARD			1
	2	701337-100	HANDLE			2
						3
						4
						5
						6
	3	138000-001	DIODE			7
	1	LM320-H05	VOLTAGE REGULATOR			8
	1	3-435668-0	SWITCH, 10 POS. DIP W/TAPE	AMP		9
	1	3-435668-5	SWITCH, 5POS. DIP W/TAPE	AMP		10
	1	3-435668-4	SWITCH, 4 POS. DIP	AMP		11
						12
						13

PARTS LIST	Plessey Microsystems			CODE IDENT NO.: 52648	PARTS LIST NO.: PL701660-100	REV LTR: A
	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.
	32	136003	I.C./DYNAMIC RAM, 16 K	MOSTEK		14
	2	DS8640	I.C./QUAD NOR UNIFIED BUS RECEIVER	NATIONAL		15
	4	D58641	I.C./QUAD UNIFIED BUS TRANSCEIVER	NATIONAL		16
	1	SN7400	I.C./QUAD 2-INPUT POS-NAND GATE	T. I.		17
	4	SN74S00	I.C./QUAD 2-INPUT POS-NAND GATE	T. I.		18
	1	SN74S04	I.C./HEX INVERTER	T. I.		19
	1	SN7408	I.C./QUAD 2-INPUT POS AND GATE	T. I.		20
	1	SN74S08	I.C./QUAD 2-INPUT POS AND GATE	T. I.		21
	1	SN74S10	I.C./TRIPLE 3-INPUT POS-NAND GATE	T. I.		22
	2	SN7432	I.C./QUAD 2-INPUT POS-OR GATE	T. I.		23
	1	SN7438	I.C./QUAD 2-INPUT POS-NAND BUFFER W/OC	T. I.		24
	2	SN74S74	I.C./DUAL D-TYPE POS-EDG-TRIG F/F W/PRESET/CLEAR	T. I.		25
	1	SN7486	I.C./QUAD 2-INPUT EXCLUSIVE-OR GATE	T. I.		26

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not imply any rights to use, sell, or manufacture from this information, or imply any rights to use, sell, or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

Form 000087

SIZE CODE IDENT NO. DWG NO.

PL 701660-100

B

SCALE 52648

REV A

SHEET 1 OF 2

PARTS LIST		Plessey Microsystems			CODE IDENT NO.	PARTS LIST NO.	PL701660-100	SH 5	REV LTR			
NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		SPECIFICATION	CODE IDENT NO.	ZONE	F IN N O. S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST
	2	SN74123	I.C./ DUAL RETRIG MONO MULTI W/CLEAR		T.I.		27					
	1	SN74156	I.C./ DUAL 2 LINE TO 4 LINE DEC / DEMULTI		T.I.		28					
	6	SN74S373	I.C./ OCTAL D-TYPE FLIP - FLOP		T.I.		29					
	1	SN74393	I.C./ DUAL 4-BIT DECADE AND BINARY COUNTER		T.I.		30					
	1	SN75452	I.C./ DUAL PERIPHERAL POS- NAND DRIVER		T.I.		31					
	2	NE555	TIMER	NATIONAL			32					
							33					
	17	RC05GF330J	RESISTOR, 33Ω, ±5%, 1/8 W	MIL-R-II			34					
	1	RC07GF101J	RESISTOR, 100Ω, ±5%, 1/4 W	MIL-R-II			35					
	1	RC07GF272J	RESISTOR, 2.7K, ±5%, 1/4 W	MIL-R-II			36					
	3	RC07GF472J	RESISTOR, 4.7K, ±5%, 1/4 W	MIL-R-II			37					
	1	RC07GF153J	RESISTOR, 15K, ±5%, 1/4 W	MIL-R-II			38					
	2	RC07GF223J	RESISTOR, 22K, ±5%, 1/4 W	MIL-R-II			39					

PARTS LIST		Plessey Microsystems			CODE IDENT NO.	PARTS LIST NO.	PL701660-100	SH 7	REV LTR			
NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		SPECIFICATION	CODE IDENT NO.	ZONE	F IN N O. S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST
	1	CD15FD101J03	CAPACITOR, 100PF, ±5%, 500V	CORNELL-DUBILIER			53					
	2	CK05BX102K	CAPACITOR, .001UF, ±10%, 100V	MIL-C-11015			54					
	2	CK05BX103K	CAPACITOR, .01UF, ±10%, 100V	MIL-C-11015			55					
	35	CK05BX104K	CAPACITOR, .1UF,	MIL-C-11015			56					
	1	150D474X0035A2	CAPACITOR, .47UF, 35V	SPRAGUE			57					
		150D475X0010A2	CAPACITOR, 4.7UF, 10V, ±20%	SPRAGUE			58					
	2	150D225X0020A2	CAPACITOR, 2.2UF, 20V, ±20%	SPRAGUE			59					
	6	CGA103ZDZ	CAPACITOR, .01UF, 50V	UNITRODE			60					
	4	MS16535-154	RIVET / TUBULAR, OVAL HD .123 DIA x .188 LG				61					

PARTS LIST		Plessey Microsystems			CODE IDENT NO.	PARTS LIST NO.	PL701660-100	SH 6	REV LTR			
NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION		SPECIFICATION	CODE IDENT NO.	ZONE	F IN N O. S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST
	3	RC07GF273J	RESISTOR, 27K, ±5%, 1/4 W	MIL-R-II			40					
	1	RC07GF333J	RESISTOR, 33K, ±5%, 1/4 W	MIL-R-II			41					
	1	RC07GF102J	RESISTOR, 1KΩ±5%, 1/4 W	MIL-R-II			42					
							43					
							44					
							45					
							46					
	1	750-83-R33Ω	RESISTOR MODULE, 33Ω	CTS			47					
	1	760-3-R39Ω	RESISTOR MODULE, 39Ω	CTS			48					
	1	750-81-R4.7K	RESISTOR MODULE, 4.7K	CTS			49					
							50					
	1	CD15FD220J03	CAPACITOR, 22PF, ±5%, 500V	CORNELL-DUBILIER			51					
	1	CD15FD470J03	CAPACITOR, 47PF, ±5%, 500V	CORNELL-DUBILIER			52					

The information hereon is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

Form 000087

SIZE CODE IDENT NO. DWG NO.
B 52648 PL 701660-100

SCALE

A


2 OF 2

The information herein is the property of PLESSEY MICROSYSTEMS.
Unauthorized reprint or communication of the information does not comprise
a license or right to use, sell, or manufacture from this information
and is an infringement or violation of PLESSEY MICROSYSTEMS' rights.
No part of this document may be reproduced without written authorization from PLESSEY MICROSYSTEMS.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
		SEE SHEET 1	


D

D




C

C






B

B



A



A



SIZE	CODE IDENT NO.	DWG NO.
D	52643	SD701660
SCALE:	~	REV B


The information herein is the property of FLESSEY MICROSYSTEMS.
Transmittal receipt or possession of the information does not con-
stitute license, or imply any rights to use, sell, or manufacture from this in-
formation and no reproduction or publication of it, in whole or in part,
can be made without written authorization from FLESSEY MICROSYSTEMS.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



The information herein is the property of PLESSEY MICROSYSTEMS LTD. Transmittal receipt or possession of the information does not confer a license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, as whole or in part, shall be made without written authorization from PLESSEY MICROSYSTEMS LTD.



REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



SIZE	CODE IDENT NO.	DWG NO.
D	52F45	SD701660
SCALE: —	REV B	SHEET 4 OF 9
	1	DISTR NO.

The information hereon is the property of PLESSEY MICROSYSTEMS.
Transmittal receipt or possession of the information does not convey
a license, or imply any rights to use, sell, or manufacture from
the information and no reproduction or publication of it, in whole or in part,
is to be made without written authorization from PLESSEY MICROSYSTEMS.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



SIZE D	CODE IDENT NO. 52648	DWG NO. SD701660
SCALE: —	REV B	SHEET 5 OF 9
		DISTR NO.

The information herein is the property of PLESSEY MICROSYSTEMS.
Transmitting, receipt or publication of the information does not convey
license, or imply any rights to use, sell, or manufacture from this informa-
tion and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY MICROSYSTEMS.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
		SEE SHEET 1	

D

D

C


C

B

B

A

A



8

7

6

5

4

3

2


1

The information herein is the property of PLESSEY MICROSYSTEMS.
Unauthorized copying or publication of this information does not constitute
a license, or imply any rights to use, sell, or manufacture from this information
and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY MICROSYSTEMS.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
		SEE SHEET 1	


D

D




C

C




B

B



A

A




SIZE	CODE IDENT NO.	DWG NO.
D	52648	SL 701660
SCALE: —	REV B	SHEET 7 OF 9


The information herein is the property of PLESSEY MICROSYSTEMS.
Transmission or disclosure of this information without written
authorization from PLESSEY MICROSYSTEMS, or imply any rights to use, sell, or manufacture from this information
and no reproduction or publication of it, in whole or in part, shall
be made without written authorization from PLESSEY MICROSYSTEMS.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
		SEE SHEET 1	

D



B



A

SIZE	CODE IDENT NO.	DWG NO.
D	52648	52701660
SCALE:	-	REV B
SHEET 8 OF 9		DISTR NO.

8

7

6

5

4

3

2


1

The information herein is the property of PLURIEY MICROSYSTEMS.
 Transmitted except or permission of the information does not imply
 license of copyright or permission to use it, or that it is free for distribution
 or reproduction. It may not be sold, used, or given away without the prior
 written authorization from PLURIEY MICROSYSTEMS.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
		SEE SHEET 1	


D

D



C

C



A

A

SIZE	CODE IDENT NO.	DRAW NO.
D	52648	SD701660
SCALE	REV	SHEET 9 OF 9
—	B	

NORTH AMERICAN SALES OFFICES

CALIFORNIA:	<u>Irvine</u>	(714) 540-9945
	<u>Mountain View</u>	(415) 968-3681
	<u>Redondo Beach</u>	(213) 540-1227
FLORIDA:	<u>Orlando</u>	(305) 859-7500
ILLINOIS:	<u>Schiller Park</u>	(312) 671-4554
MARYLAND:	<u>Gaitersburg</u>	(301) 840-9455
MASSACHUSETTS:	<u>Waltham</u>	(617) 890-2654
MICHIGAN:	<u>Troy</u>	(313) 643-0420
MINNESOTA:	<u>Minneapolis</u>	(612) 881-0190
NEW JERSEY:	<u>South Plainfield</u>	(201) 757-2211
NEW MEXICO:	<u>Albuquerque</u>	(505) 294-5790
TEXAS:	<u>Dallas</u>	(214) 387-0229
WASHINGTON:	<u>Olympia</u>	(206) 866-2001
CANADA:	<u>Mississauga</u>	(416) 677-5410

EUROPEAN SALES OFFICES

BELGIUM:	<u>Zonhoven</u>	(011) 81 48 04
DENMARK:	<u>Copenhagen</u>	(01) 12 48 03
FINLAND:	<u>Helsinki</u>	(090) 58 51 33
FRANCE:	<u>Paris</u>	(01) 776 4334
WEST GERMANY:	<u>Munich</u>	(089) 2362 1
	<u>Cologne</u>	(0221) 58 50 07
	<u>Hamburg</u>	(04531) 12 73 4
	<u>Eschborn</u>	(06196) 48777
	<u>W. Berlin</u>	(030) 24 72 12
ITALY:	<u>Milan</u>	(02) 688 2334
	<u>Turin</u>	(011) 61 63 33
HOLLAND:	<u>Zeist</u>	(03404) 21 344
NORWAY:	<u>Oslo</u>	(02) 15 00 90
SPAIN:	<u>Madrid</u>	(01) 433 24 12
SWEDEN:	<u>Stockholm</u>	(08) 23 55 40
SWITZERLAND:	<u>Geneva</u>	(022) 82 55 30
ENGLAND:	<u>Northampton</u>	(0604) 62175
	<u>Tolworth (Surrey)</u>	(01) 330-4100
	<u>Manchester</u>	(061) 440-8485
AUSTRIA:	<u>Vienna</u>	(0222) 63 45 75

OVERSEAS SALES OFFICES

AUSTRALIA:	<u>Sydney</u>	929-8299
SOUTH AFRICA:	<u>Johannesburg</u>	724-7241
INDIA:	<u>Madras</u>	81 07 41
PAKISTAN:	<u>Karachi</u>	43 73 15

(SERVICE CENTERS ARE UNDERLINED)