


# **PM-S1132**

## **Semiconductor Memory Manual**



**Plessey  
Peripheral  
Systems**

PM-S1132

Semiconductor Memory Manual

April 1978 - Revision A

Copyright (C) - Plessey Peripheral Systems

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 0-0

# Preface

*This manual provides the information needed to install, operate, maintain, and troubleshoot the PM-S1132 Semiconductor Memory manufactured by Plessey Peripheral Systems, Irvine, California.*

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
	A	0-1

# Contents

## SECTION 1 - GENERAL INFORMATION

1.1	INTRODUCTION . . . . .	1-1
1.2	GENERAL DESCRIPTION . . . . .	1-2
1.2.1	Characteristics of MOS Devices. . . . .	1-2
1.2.2	Memory Configuration. . . . .	1-2
1.2.3	Battery Back-up Option. . . . .	1-4
1.2.4	Memory Access Time. . . . .	1-4
1.2.5	Memory Cycle Time . . . . .	1-4
1.3	MECHANICAL DESCRIPTION. . . . .	1-5
1.4	MODES OF OPERATION. . . . .	1-5
1.5	REFRESH CYCLE . . . . .	1-5
1.6	INTERFACE . . . . .	1-6
1.7	MEMORY SPECIFICATION. . . . .	1-7
1.8	POWER REQUIREMENTS. . . . .	1-7

## SECTION 2 - INSTALLATION

2.1	UNPACKING AND INSPECTION. . . . .	2-1
2.2	MEMORY VERSIONS . . . . .	2-1
2.3	JUMPERS . . . . .	2-1
2.4	MEMORY INSTALLATION . . . . .	2-4
2.5	ADDRESS SELECTION . . . . .	2-5

## SECTION 3 - FUNCTIONAL DESCRIPTION

3.1	INTRODUCTION. . . . .	3-1
3.2	DATA TRANSFER SEQUENCE. . . . .	3-3
3.3	INTERFACE SIGNALS . . . . .	3-3
3.4	MODES OF OPERATION. . . . .	3-3
3.5	TIMING AND CONTROL. . . . .	3-8

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
	A	0-2

## SECTION 4 - THEORY OF OPERATION

4.1	MEMORY ARRAY . . . . .	4-1
4.2	ADDRESS SELECTION CIRCUIT . . . . .	4-1
4.3	MEMORY SELECT CIRCUIT . . . . .	4-3
4.4	MEMORY TIMING CIRCUIT . . . . .	4-4
4.5	MEMORY REFRESH CIRCUIT . . . . .	4-5
4.6	ADDRESS MULTIPLEXING . . . . .	4-7
4.7	SLAVE SYNC CIRCUIT . . . . .	4-9
4.8	MEMORY MODES OF OPERATION . . . . .	4-10
4.9	ADDRESS, RAS, CAS, AND WE DRIVERS . . . . .	4-12
4.10	ROW SELECT . . . . .	4-13
4.11	RAM LAYOUT . . . . .	4-14
4.12	-5V, +12V, AND +5 DC POWER SUPPLIES . . . . .	4-15

## SECTION 5 - MAINTENANCE AND TROUBLE SHOOTING

5.1	PRINTED CIRCUIT BOARD CLEANING . . . . .	5-1
5.2	GENERAL REPAIRS . . . . .	5-1
5.3	INTERNAL TIMING SET-UP . . . . .	5-2
5.4	TROUBLE SHOOTING PROCEDURE . . . . .	5-5

APPENDIX A - PARTS LIST . . . . . A-1

APPENDIX B - ASSEMBLY DRAWING . . . . . B-1

APPENDIX C - SCHEMATIC DIAGRAM . . . . . C-1

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
	A	0-3

# Tables

Table 1-1: PM-S1132 Memory Capacities . . . . .	1-4
Table 1-2: PM-S1132 Specifications . . . . .	1-7
Table 1-3: Power Requirements. . . . .	1-8
Table 1-4: DC Power Connection . . . . .	1-8
Table 2-1: PM-S1132 Versions . . . . .	2-2
Table 2-2: Jumper Connections for Memory Configurations. . . . .	2-3
Table 2-3: Jumper Connections for Row Select Options . . . . .	2-4
Table 2-4a: Interface Connections (Connector A) . . . . .	2-6
Table 2-4b: Interface Connections (Connector B) . . . . .	2-7
Table 2-4c: Interface Connections (Connectors C,D,E, and F) . . . . .	2-8
Table 2-5: Address Switch Settings . . . . .	2-9
Table 3-1: Interface Signal Function . . . . .	3-5
Table 3-2: Memory Modes of Operation . . . . .	3-8
Table 4-1: Function Table for IC SN74153 . . . . .	4-9
Table 4-2: Selection of Operation Modes. . . . .	4-11
Table 5-1: Error Bit Locations within Banks for 24K, 32K, and 64K Byte Versions . . . . .	5-8
Table 5-2: 4K RAM Failure Diagnostic . . . . .	5-9

# Figures

Figure 3-1: PM-S1132 System Block Diagram . . . . .	3-2
Figure 3-2: PM-S1132 DATI (Read) Timing . . . . .	3-6
Figure 3-3: PM-S1132 DATO and DATOB (Write) Timing. . . . .	3-7


The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV	SHEET 0-4

Figure 3-4:	PM-S1132 Internal Timing . . . . .	3-9
Figure 4-1:	Address Selection Circuit. . . . .	4-2
Figure 4-2:	Memory Select Circuit. . . . .	4-3
Figure 4-3:	Timing Requirements for the PM-S1132 MOS Semiconductor Memory . . . . .	4-4
Figure 4-4:	Memory Refresh Circuit . . . . .	4-6
Figure 4-5:	Refresh Counter Circuit. . . . .	4-7
Figure 4-6:	Address Multiplexer. . . . .	4-8
Figure 4-7:	Slave Syn Circuit. . . . .	4-10
Figure 4-8:	Mode Control Circuit . . . . .	4-12
Figure 4-9:	Address and Control Driver . . . . .	4-12
Figure 4-10:	Row Select Circuit . . . . .	4-13
Figure 4-11:	4K RAM Pin Configuration . . . . .	4-14
Figure 4-12:	-5V DC Supply. . . . .	4-15
Figure 4-13:	+12V DC Supply . . . . .	4-16
Figure 4-14:	+5V Strapping. . . . .	4-16
Figure 5-1:	Refresh Timing . . . . .	5-2
Figure 5-2:	Memory Timing. . . . .	5-3
Figure 5-3:	Memory Cycle . . . . .	5-4
Figure 5-4:	Access Time. . . . .	5-4
Figure 5-5:	Interface Signals. . . . .	5-5
Figure 5-6:	IC Arrangement for a 64K Byte Parity Memory System . . . . .	5-7

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
	A	0-5



PM-S1132 SEMICONDUCTOR MEMORY

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV A	SHEET 0-6

# Section 1

## General Information

### 1.1 INTRODUCTION

This manual provides the information needed to install, operate, maintain and troubleshoot the PM-S1132 semiconductor memory manufactured by Plessey Peripherals, Irvine, California 92714.

The material is arranged into five sections as follows:

- Section 1 - GENERAL INFORMATION

This section contains a brief functional description of the PM-S1132 and a description of the electrical specifications of the memory.

- Section 2 - INSTALLATION

This section explains the requirements and procedures for equipment installation. Address selection and memory versions are also described.

- Section 3 - FUNCTIONAL DESCRIPTION

This section contains a detailed functional description of the PM-S1132 including addressing, timing and control circuits, and chip layouts.

- Section 4 - THEORY OF OPERATION

This section contains a circuit logic description of the PM-S1132 memory.

- Section 5 - MAINTENANCE AND TROUBLESHOOTING

This section describes maintenance and troubleshooting procedures. It contains troubleshooting charts to aid in decoding the failing 4K RAM.

- Appendices - The appendices contain the parts list, logic diagrams, and assembly drawings required for a complete understanding of the unit.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET <b>1-1</b>

## 1.2 GENERAL DESCRIPTION

The PM-S1132 is a 64K byte dynamic MOS memory designed to operate in the Digital Equipment Corporation (DEC) PDP-11 series computers.\* The PM-S1132 is designed using 4K dynamic MOS random access memories (RAM). The memory is available with or without parity in any of the following capacities: 8K, 16K, 24K, 32K, 40K, 48K, 56K, and 64K bytes.

### 1.2.1 Characteristics of MOS Devices

The use of MOS memory circuits provides economical and operational advantages. The cost-per-bit for MOS memories is low and remains approximately constant with use.

MOS memory provides a non-destructive readout. This eliminates the write-after-read cycle time associated with core memory. Power consumption with dynamic MOS devices, such as the ones used in the PM-S1132, is low. The disadvantage of MOS devices is volatility, i.e., using battery-supported power supplies which will maintain data retention for as long as several hours. The PM-S1132 is designed with a low-power mode (jumper selectable) to maximize the effectiveness of battery-powered operation.

Another characteristic of dynamic MOS devices is that they must be cycled periodically to ensure date validity. This is known as a refresh cycle. The PM-S1132 contains all the necessary logic and timing circuits to ensure that refresh cycles are performed. Should a processor or NPR request come during a refresh cycle, it is held up until the refresh cycle is completed, and then processed. The amount of time lost to bus masters because of refresh is dependent on the bus activity. For a system that uses the bus at a maximum cycle time of 500ns the loss of memory availability is less than two percent.

### 1.2.2 Memory Configuration

The PM-S1132 is available in two basic configurations. It is important to specify the correct configuration for the backplane and system in which the memory is to be installed.

\* DEC and PDP are registered trademarks of Digital Equipment Corporation.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 1-2

### Versions 100 Through 115 - 18-bit Parity Memory

The -100 series memories are for use in parity applications where the DEC M7850 or the Plessey PM-7850/100 parity controller is used. These memories can be installed in any of the following backplane units:

- PM-D11/SPC-1 Double system unit memory and SPC modified Unibus backplane.
- PM-D11/SPC-2 Single system unit memory and SPC modified Unibus backplane.
- DEC DD11-C Single system unit memory and SPC modified Unibus backplane.
- DEC DD11-D Double system unit memory and SPC modified Unibus backplane.
- DEC DD11-P Double systems unit DEC processor backplane.

### Versions 200 Through 207 - 16-bit Non-Parity Memory

The -200 series memories are for use in non-parity applications. They can be installed in any of the following backplanes:

- PM-F11/SPC Double system unit memory and SPC backplane.
- PM-F11/SPC-1 Single system unit memory and SPC backplane.
- PM-D11/SPC-1 Double system unit memory and SPC modified Unibus backplane.
- PM-D11/SPC-2 Single system unit memory and SPC modified Unibus backplane.
- DEC DD11-C Single system unit memory and SPC modified Unibus backplane.
- DEC DD11-D Double system unit memory and SPC modified Unibus backplane.
- DEC DD11-P Double systems unit DEC processor backplane.

### Memory Capacity

Within each of the series listed above, the PM-S1132 is available in versions of different capacities as listed in Table 1-1.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
	A	1-3

VERSIONS	MEMORY CAPACITY
107, 115, 207	8K bytes
106, 114, 206	16K bytes
105, 113, 205	24K bytes
104, 112, 204	32K bytes
103, 111, 203	40K bytes
102, 110, 202	48K bytes
101, 109, 201	56K bytes
100, 108, 200	64K bytes

Table 1-1: PM-S1132 Memory Capacities

#### 1.2.3 Battery Back-up Option

The PM-S1132 provides a jumper selectable battery back-up option. With this option, the +5V BAT and +15 BAT terminals on the backplane are routed to the memory in order to sustain the memory during a power fail mode.

#### 1.2.4 Memory Access Time

The access time for the 100-107 and 200-207 versions is 375ns maximum. The access time for the 108-115 versions is 260ns maximum. The access time is defined as the time from when master sync (MSYN) is accepted by the memory to the time the slave sync pulse (SSYN) is asserted by the memory to indicate that data is available.

#### 1.2.5 Memory Cycle Time

The cycle time for the 100-107 and 200-207 versions is 475ns maximum. The cycle time for the 108-115 versions is 425ns maximum. The cycle time is defined as the time from when master sync (MSYN) is accepted by the memory to the time when the memory can accept the next master sync pulse. The refresh conflict time is excluded when defining the cycle time of the memory.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 1-4

### 1.3 MECHANICAL DESCRIPTION

The PM-S1132 memory is designed to fit mechanically into the PDP-11 series computers. It occupies the space of one standard DEC hex printed circuit board and can be installed into consecutive memory slots. The dimensions of the board assembly are 8.875 inches by 15.638 inches.

### 1.4 MODES OF OPERATION

The PM-S1132 operates in several modes including full word read and write, byte read and write, and read-modify-write. These modes are determined by the state of address bit A<sub>0</sub> and control lines C<sub>0</sub> and C<sub>1</sub>. The modes of operation are described in detail in Section 3; a brief description of each mode is contained in the following text.

- DATI (Read Cycle): In this mode the memory reads data from a specified location and presents this data to the data bus.
- DATO (Write Cycle): In this mode the memory writes new data from the data bus into a specified location in memory.
- DATOB (Write Byte Cycle): In this mode the memory performs a write on a specified byte of data. The other byte of data is not affected.
- DATIP (Read-Modify-Write): In this mode the memory performs two memory cycles: a read (DATI) followed by either a DATO or a DATOB operation as specified by the processor.
- Refresh Cycle: In this mode the memory performs a memory refresh cycle as described below.

### 1.5 REFRESH CYCLE

The PM-S1132 memory module is designed using 4K-bit dynamic MOS random access memories. Being dynamic, these memories require refreshing. Refresh cycles occur at a periodic rate of approximately 31 $\mu$ sec. That is, every 31 $\mu$ sec the memory is disabled and refreshed at the refresh counter address. Each refresh cycle requires one memory cycle time.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 1-5

Should a processor or NPR request occur while a refresh cycle is in progress, this request is stored and accomplished immediately following the refresh cycle. On the other hand, if a 31 $\mu$ sec refresh request occurs while the memory is performing a processor or NPR request the refresh request is stored and accomplished following this cycle. Memory refresh is transparent to Unibus transactions.

#### 1.6 INTERFACE

The input signals to the memory are as follows:

SIGNAL NAME	FUNCTION
MSYNL	Master Sync
C $\emptyset$ L, C1L	Control Lines
A $\emptyset$ $\emptyset$ L - A17L	Address Lines
D $\emptyset$ $\emptyset$ L - D15L	Data Lines
PAL, PBL or PAR P $\emptyset$ , PAR P1	Parity Lines
PAR DET	Parity Detect
DCLO	Power Fail

Output signals from the memory are:

SIGNAL NAME	FUNCTION
SSYNL	Slave Sync
INT SSYN	Internal Slave Sync
D $\emptyset$ $\emptyset$ L - D15L	Data Lines
PAL, PBL or PAR P $\emptyset$ , PAR P1	Parity Lines

The function of each interface signal is described in Section 3.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 1-6

## 1.7 MEMORY SPECIFICATION

Table 1-2 lists the PM-S1132 specifications.

CHARACTERISTIC	SPECIFICATION
Access Time	375ns (Versions 100-107 & 200-207) 260ns (Versions 108-115)
Cycle Time	475ns (Versions 100-107 & 200-207) 425ns (Versions 108-115)
Interface Signal Levels: High (inactive) Low (active)	+2.4V to 5.0V 0V to 0.8V
Operating Temperature	0°C to +60°C
Non-Operating Temperature	-40°C to +85°C
Operating Humidity	10% to 90% without condensation
Mechanical Shock	Housed in its shipping container in accordance with MIL-STD-810B method 516, procedure V.
Non-Operating Thermal Shock	<u>+25</u> °C per hour maximum
Mechanical Dimensions Width Depth	15.688 inches 8.875 inches

Table 1-2: PM-S1132 Specifications

## 1.8 POWER REQUIREMENTS

The PM-S1132 memory is designed to operate on the +15V and +5V power supplies and can be strapped for battery back-up. The maximum power requirements for each 64K byte memory module are shown in Table 1-3.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV A	SHEET 1-7

VOLTAGE	SELECTED	NON-SELECTED	BATTERY
+5V	2.5A	2.3A	1.7A
+15V	Ø.65A	Ø.52A	Ø.52A

Table 1-3: Power Requirements

DC power for the PM-S1132 is routed as shown in Table 1-4.

DC SUPPLY	PINS
+5V Battery Back-up	BD1
+5V Supply	AA2, BA2, CA2, DA2, EA2, FA2
+15V Battery Back-up	AR1
+15V Supply	CU1

Table 1-4: DC Power Connection

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 1-8

# Section 2

## Installation

This section provides information for the installation and operation of the PM-S1132 memory system. It lists the various memory versions available and explains how to incorporate the options. Information for setting the memory to a particular address block is also included.

### 2.1 UNPACKING AND INSPECTION

The PM-S1132 is shipped in a special packing carton designed to keep the board from receiving excessive mechanical shock and vibration and to give it maximum protection during shipment. The packing carton should be retained in case the memory requires reshipment.

To unpack the memory, remove any packing materials and visually inspect the memory board for physical damage. Check all hardware attached to the board.

### 2.2 MEMORY VERSIONS

The PM-S1132 is available in 24 different versions as listed in Table 2-1.

### 2.3 JUMPERS

Jumpers are used to convert memory configurations and enable battery, parity, 30K, and 31K options. All PM-S1132 memories are shipped jumpered for non-battery operation. The user can exercise this option by connecting the appropriate jumpers. Jumper connections are defined below. Table 2-2 describes which connections are to be used for each of these options.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 2-1

CAPACITY	CONFIGURATION	PART NUMBER	MODEL NUMBER
8K byte	Parity	700755-107	PM-S1132/107
8K bytes	Parity	700755-115	PM-S1132/115
16K bytes	Parity	700755-106	PM-S1132/106
16K bytes	Parity	700755-114	PM-S1132/114
24K bytes	Parity	700755-105	PM-S1132/105
24K bytes	Parity	700755-113	PM-S1132/113
32K bytes	Parity	700755-104	PM-S1132/104
32K bytes	Parity	700755-112	PM-S1132/112
40K bytes	Parity	700755-103	PM-S1132/103
40K bytes	Parity	700755-111	PM-S1132/111
48K bytes	Parity	700755-102	PM-S1132/102
48K bytes	Parity	700755-110	PM-S1132/110
56K bytes	Parity	700755-101	PM-S1132/101
56K bytes	Parity	700755-109	PM-S1132/109
64K bytes	Parity	700755-100	PM-S1132/100
64K bytes	Parity	700755-108	PM-S1132/108
8K bytes	Non-Parity	700755-207	PM-S1132/207
16K bytes	Non-Parity	700755-206	PM-S1132/206
24K bytes	Non-Parity	700755-205	PM-S1132/205
32K bytes	Non-Parity	700755-204	PM-S1132/204
40K bytes	Non-Parity	700755-203	PM-S1132/203
48K bytes	Non-Parity	700755-202	PM-S1132/202
56K bytes	Non-Parity	700755-201	PM-S1132/201
64K bytes	Non-Parity	700755-200	PM-S1132/200

Table 2-1: PM-S1132 Versions

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755	
		SCALE	REV
			SHEET 2-2

<u>JUMPERS</u>	<u>FUNCTION</u>
W1 to W2	Enables PAL
W1 to W3	Enables PAR P0
W4 to W5	Enables PBL
W4 to W6	Enables PAR P1
W7 to W8	Enables PAR DET
W9 to W10	Connects memory to +5VDC battery option for battery back-up
W9 to W11	Connects battery back-up circuitry to +5VDC power supply
W12 to W13	Connects +15VDC circuitry to power supply
W12 to W14	Connects memory to +15VDC battery option for battery back-up
W15 to W16	Enables 30K and 31K options
W25 to W26	Enables 31K option

FUNCTION	JUMPER CONNECTIONS
Modified Unibus (100 series) Battery Option No battery Option	W1-W3, W4-W6, W7-W8, W9-W10, W12-W14 W1-W3, W4-W6, W7-W8, W9-W11, W12-W13
Standard Unibus (200 series)	W9-W11, W12-W13
30K Option	Cut etch between U169-1 and U169-2 on the solder side of the memory board and add W15 to W16.
31K Option	Cut etch between U169-1 and U169-2 on the solder side of the memory board and add W15 to W16. Cut etch between U188-5 and U188-6 on the solder side of the memory board and add W25 to W26.

\*The battery option is not available for the Standard Unibus.

Table 2-2: Jumper Connections for Memory Configurations

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 2-3

Jumpers are also used to configure row select options used for addressing the different memory versions. The connections are defined in Table 2-3.

VERSION	JUMPER CONNECTIONS
8K bytes (107, 115, 207)	WA to WF, WA to WH, and WB to WD. WA and WB are Grounds.
16K bytes (106, 114, 206)	WA to WF, WB to WH, and WC to WD
24K bytes (105, 113, 205)	
32K bytes (104, 112, 204)	WA to WF, WC to WD, and WG to WH
40K bytes (103, 111, 203)	
48K bytes (102, 110, 202)	
56K bytes (101, 109, 201)	WE to WF, WG to WH, and WC to WD
64K bytes (100, 108, 200)	

Table 2-3: Jumper Connections for Row Select Options

#### 2.4 MEMORY INSTALLATION

The PM-S1132 can be installed in any of the following computers:

CPU TYPE	CHASSIS SIZE	COMPUTER TOTAL MEMORY CAPACITY
PDP-11/05, 11/10	5.25 x 10.5"	56K bytes
PDP-11/35 11/40	10.5 x 21"	248K bytes
PDP-11/45, 11/50, 11/55	21"	248K bytes
PDP-11/04	5.25 x 10.5"	56K bytes
PDP-11/34	5.25 x 10.5"	248K bytes
PDP-11/60		248K bytes

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 2-4

The PM-S1132 can also be installed in the following expansion chassis: Plessey PM-1150/2A, PM-1150/4, PM-1150/4A, PM-1150/5, PM-1150/6, and the DEC BAL1-K. It is compatible with conventional or modified Unibus backplanes, including: Plessey PM-F11/SPC, PM-F11/SPC-1, PM-D11/SPC-1, PM-D11/SPC-2, DEC DD11-C, DD11-D, and DD11-P.

The PM-S1132 cannot be installed in the PM-F11/SPC backplane slots 7 and 8. In the other backplanes, the PM-S1132 can be installed in any slot except the first and last slots which are used for Unibus cable and/or termination card. In the Unibus backplane system, the first and last slots are wired as standard Unibus for Unibus-in and Unibus-out connection. The Unibus pin assignments are listed in Table 2-4.

## 2.5 ADDRESS SELECTION

Each memory must be set to respond to specific address locations. Since all the memories on the Unibus receive master sync simultaneously, address selection is necessary so that only the selected memory will respond.

The PM-S1132 address selection is set in 8K byte memory block increments from 0 to 248K bytes. (Memory selection between 248K and 256K bytes is always inhibited since this block is reserved for I/O addresses only). Address selection is accomplished using a ten position DIP switch. Switches one through five are used to set the lower limit address, and switches six through ten are used to set the upper limit address of the memory.

Table 2-5 lists the starting and ending address switch settings for the PM-S1132.

NOTE: The following memory versions can only be addressed on 64K byte blocks and must be the starting memory for each block: 24K, 40K, 48K, and 56K byte memory versions.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET

CONNECTOR A			
	A2	+5V	
BUS DØØ L	C1	C2	GND
BUS DØ2 L	D1	D2	BUS DØ1 L
BUS DØ4 L	E1	E2	BUS DØ3 L
BUS DØ6 L	F1	F2	BUS DØ5 L
BUS DØ8 L	H1	H2	BUS DØ7 L
BUS D1Ø L	J1	J2	BUS DØ9 L
BUS D12 L	K1	K2	BUS D11 L
BUS D14 L	L1	L2	BUS D13 L
BUS PA L	M1	M2	BUS D15 L
PAR P1	N1	N2	BUS PB L
PAR PØ	P1		
+15 BAT	R1		
GND	T1	T2	

Table 2-4a: Interface Connections

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 2-6

CONNECTOR B			
	A2	+5V	
	C2	GND	
+5V BAT	D1		
INT SSYN	E1		
	F2	DCLO	
BUS AØ1 L	H1	H2	BUS AØØ L
BUS AØ3 L	J1	J2	BUS AØ2 L
BUS AØ5 L	K1	K2	BUS AØ4 L
BUS AØ7 L	L1	L2	BUS AØ6 L
BUS AØ9 L	M1	M2	BUS AØ8 L
BUS All L	N1	N2	BUS AlØ L
BUS A13 L	P1	P2	BUS A12 L
BUS A15 L	R1	R2	BUS A14 L
BUS A17 L	S1	S2	BUS A16 L
GND	T1	T2	BUS CØ1 L
BUS SSYNL	U1	U2	BUS CØØ L
BUS MSYNL	V1		

Table 2-4b: Interface Connections

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV	SHEET 2-7

CONNECTORS C, D, E, AND F	
PIN	SIGNAL
CA2, DA2	+5V
EA2, FA2	+5V
CC2, DC2	GND
EC2, FC2	GND
CT1, DT1	GND
ET1, FT1	GND
CU1 (Conventional Unibus)	+15V
DK2	BG7 IN
DL2	BG7 OUT
DM2	BG6 IN
DN2	BG6 OUT
DP2	BG5 IN
DR2	BG5 OUT
DS2	BG4 IN
DT2	BG4 OUT

Table 2-4c: Interface Connections

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 2-8

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not convey, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

STARTING							ENDING ADDRESS						
OCTAL	DECIMAL BYTES	SW1-1	SW1-2	SW1-3	SW1-4	SW1-5	OCTAL	DECIMAL BYTES	SW1-6	SW1-7	SW1-8	SW1-9	SW1-10
000000	OK	ON	ON	ON	ON	ON	017776	8K	OFF	ON	ON	ON	ON
020000	8K	OFF	ON	ON	ON	ON	037776	16K	ON	OFF	ON	ON	ON
040000	16K	ON	OFF	ON	ON	ON	057776	24K	OFF	OFF	ON	ON	ON
060000	24K	OFF	OFF	ON	ON	ON	077776	32K	ON	ON	OFF	ON	ON
100000	32K	ON	ON	OFF	ON	ON	117776	40K	OFF	ON	OFF	ON	ON
120000	40K	OFF	ON	OFF	ON	ON	137776	48K	ON	OFF	OFF	ON	ON
140000	48K	ON	OFF	OFF	ON	ON	157776	56K	OFF	OFF	OFF	ON	ON
160000	56K	OFF	OFF	OFF	ON	ON	177776	64K	ON	ON	ON	OFF	ON
200000	64K	ON	ON	ON	OFF	ON	217776	72K	OFF	ON	ON	OFF	ON
220000	72K	OFF	ON	ON	OFF	ON	237776	80K	ON	OFF	ON	OFF	ON
240000	80K	ON	OFF	ON	OFF	ON	257776	88K	OFF	OFF	ON	OFF	ON
260000	88K	OFF	OFF	ON	OFF	ON	277776	96K	ON	ON	OFF	OFF	ON
300000	96K	ON	ON	OFF	OFF	ON	317776	104K	OFF	ON	OFF	OFF	ON
320000	104K	OFF	ON	OFF	OFF	ON	337776	112K	ON	OFF	OFF	OFF	ON
340000	112K	ON	OFF	OFF	OFF	ON	357776	120K	OFF	OFF	OFF	OFF	ON
360000	120K	OFF	OFF	OFF	OFF	ON	377776	128K	ON	ON	ON	ON	OFF
400000	128K	ON	ON	ON	ON	OFF	417776	136K	OFF	ON	ON	ON	OFF
420000	136K	OFF	ON	ON	ON	OFF	437776	144K	ON	OFF	ON	ON	OFF
440000	144K	ON	OFF	ON	ON	OFF	457776	152K	OFF	OFF	ON	ON	OFF
460000	152K	OFF	OFF	ON	ON	OFF	477776	160K	ON	ON	OFF	ON	OFF
500000	160K	ON	ON	OFF	ON	OFF	517776	168K	OFF	ON	OFF	ON	OFF
520000	168K	OFF	ON	OFF	ON	OFF	537776	176K	ON	OFF	OFF	ON	OFF
540000	176K	ON	OFF	OFF	ON	OFF	557776	184K	OFF	OFF	OFF	ON	OFF
560000	184K	OFF	OFF	OFF	ON	OFF	577776	192K	ON	ON	ON	OFF	OFF
600000	192K	ON	ON	ON	OFF	OFF	617776	200K	OFF	ON	ON	OFF	OFF
620000	200K	OFF	ON	ON	OFF	OFF	637776	208K	ON	OFF	ON	OFF	OFF
640000	208K	ON	OFF	ON	OFF	OFF	657776	216K	OFF	OFF	ON	OFF	OFF
660000	216K	OFF	OFF	ON	OFF	OFF	677776	224K	ON	ON	OFF	OFF	OFF
700000	224K	ON	ON	OFF	OFF	OFF	717776	232K	OFF	ON	OFF	OFF	OFF
720000	232K	OFF	ON	OFF	OFF	OFF	737776	240K	ON	OFF	OFF	OFF	OFF
740000	240K	ON	OFF	OFF	OFF	OFF	757776	248K	OFF	OFF	OFF	OFF	OFF

NOTE: TO DISABLE THE MEMORY FROM BEING SELECTED, SWITCHES POSITION SW1-1 TO SW1-5 AND SW1-6 TO SW1-10 SHOULD BE THE SAME.

Table 2-5: Address Switch Settings

A  
SCALE

REV A  
MA. 700755

SHEET 2-9

# Section 3

## Functional Description

### 3.1 INTRODUCTION

This section describes the operation of the PM-S1132 memory system. Figure 3-1 contains an overall block diagram of the system. The diagram shows the relationship between the timing and control, address selection, memory array, and refresh circuitry.

### 3.2 DATA TRANSFER SEQUENCE

This subsection describes the data transfer sequence between the memory and a bus master.

The memory receives commands, address, and data information from the Unibus. The bus master places address data and control information on the Unibus lines, waits 150ns to allow for bus delay (front-end deskew) and memory internal decode delay, and then initiates master sync (MSYN).

The memory decodes the address information from the bus and if it does not fall within the memory's address, MSYN is blocked. The memory is not accessed and therefore remains in a stand-by state.

- For a read cycle (DATI) the following sequence takes place: The bus master places address and control information on the Unibus, waits 150ns for front-end deskew and then initiates MSYN.

The memory decodes the address and begins a memory cycle. When data is available (access time) the memory places the data on the bus and asserts SSYN. The bus master receives SSYN, waits for a minimum of 75ns (data deskew) and then strobes data and negates MSYN. The memory receives the cleared MSYN and removes the data from the bus and clears SSYN.

After a 75ns minimum delay the (tail-end deskew) bus master removes address and control lines from the bus. The bus is now free and may be requested by another bus master. All bus masters must go through the priority arbitration circuit at the processor in order to gain control of the bus.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 3-1

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE REV A		SHEET 3-2




Figure 3-1: PM-S1132 System Block Diagram

- For a write cycle (DATO or DATOB) the following sequence takes place: The bus master places address, data and control information on the Unibus lines, waits for at least 150ns (front-end deskew) and then initiates MSYN.

The memory decodes the address information from the bus and begins a memory cycle after receiving MSYN. At access time SSYN is asserted by the memory. Upon receipt of the asserted SSYN, the bus master negates MSYN which may remove the data from the data bus.

After a 75ns minimum delay (tail-end deskew) the bus master removes address and control lines from the bus. The bus is now free and may be requested by another bus master.

When SSYN is asserted by the memory (access time) the memory will continue its cycle and cannot be accessed until the cycle is complete. If an MSYN from the Unibus is asserted while the memory is in a cycle, the memory accepts the new command after completion of the cycle. This mode of operation (bus master waiting to start memory cycle) can occur only when a refresh cycle is being performed by the memory.

Unlike core, MOS memory provides non-destructive readouts. Therefore, the write-after ready cycle time associated with core memory is eliminated. By the time a new bus cycle is started, the MOS memory has completed its cycle and is ready to accept new commands from the Unibus.

### 3.3 INTERFACE SIGNALS

The memory interfaces with the processor and peripherals via card edge connectors on the bottom of the memory card. The memory inputs interface with the processor via Unibus compatible bus receivers and transceivers. The receivers and transceivers present one bus load to the Unibus. Output signals are driven by open collector drivers and Unibus transceivers. The interface signals are described in Table 3-1. Interface timing is shown in Figures 3-1 and 3-2.

### 3.4 MODES OF OPERATION

The two control lines C0 and C1 in conjunction with address bit A00 are used to select one of six modes of operation. Table 3-2 lists the modes of operation. Each mode is described in the following text.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
	A	3-3

SIGNAL	FUNCTION
BUS MSYN	<u>MASTER SYNC:</u> The application of MSYN when the memory is not busy initiates a memory cycle if the memory is addressed.
BUS C <sub>0</sub> L, BUS C <sub>1</sub> L	<u>CONTROL LINES:</u> The state of these two lines in conjunction with address input line A <sub>00</sub> determines the memory mode of operation. The control lines must be stable a minimum of 75ns before MSYN is asserted and remain stable until MSYN is removed.
BUS A <sub>00</sub> L through A <sub>17</sub> L	<u>ADDRESS LINES:</u> Addressing of the memory is accomplished via 18 unidirectional address input lines identified as A <sub>00</sub> L through A <sub>17</sub> L. A <sub>00</sub> L is used for byte selection in the DATOB mode. A <sub>01</sub> L through A <sub>12</sub> L are used to decode one of 4096 address locations within the memory. A <sub>13</sub> L through A <sub>17</sub> L are used to define the starting and ending address of the memory. Addresses A <sub>13</sub> L through A <sub>17</sub> L are switch-selectable to any starting and ending addresses from 0 to 124K in 4K boundaries. The address inputs must be stable a minimum of 75ns before MSYN is asserted and remain stable until MSYN is removed.
BUS D <sub>00</sub> L through BUS D <sub>15</sub> L	<u>DATA LINES:</u> The data lines are bidirectional lines on which data is carried to and from the memory. In the DATO and DATOB modes, data to the memory must be stable a minimum of 75ns before MSYN is asserted and remain stable until SSYN is asserted. In the DATI and DATIP modes, data is output from the memory on these lines. The data-out is stable at access time and remains stable until MSYN is removed.

Table 3-1a: Interface Signal Function

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
		SCALE REV <b>A</b> SHEET 3-4

SIGNAL	FUNCTION
BUS PAL, BUS PBL, OR PAR PØ, PAR P1	<u>PARITY BITS:</u> These are parity bits. PAL and PBL are used for bytes 0 and 1 for the standard Unibus; PAR PØ and PAR P1 are used for bytes 0 and 1 with the modified Unibus.
BUS SSYN	<u>SLAVE SYNC:</u> The slave sync signal is used to acknowledge access to the processor. SSYN is asserted by the memory at access time during a read or write cycle and remains asserted until MSYN is removed.
DCLO	<u>POWER FAIL:</u> DCLO is initiated by the power supply and is available to all units on the Unibus. This signal remains high so long as all power supply DC voltages are within specified limits. DCLO is asserted by the power supply. When DCLO is asserted, it causes memory access to be blocked and switches the memory to a non-selectable mode or to a battery back-up mode if battery back-up is being utilized.
PAR DET L	<u>PARITY DETECT:</u> This signal is grounded on the modified Unibus whenever a parity controller is installed. The PAR DET L signal causes the memory to output an INT SSYNL instead of BUS SSYNL.
INT SSYNL	<u>INTERNAL SLAVE SYNC:</u> This signal is generated by the memory when the parity controller is present on the modified Unibus. Its function is to notify the parity controller that data from the memory is present or has been received. The parity controller generates or checks parity then sends BUS SSYNL to the central processor.


Table 3-1b: Interface Signal Function

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 3-5

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	A	CODE IDENT NO.	DWG NO.
SCALE		52648	MA 700755
REV	A		SHEET 3-6




MCYCL - Denotes memory cycle



Means - May be high or low but must be stable

( ) Indicates timing for Versions 108-115.



Means - Value is irrelevant

Figure 3-2: PM-S1132 DATI (READ) TIMING

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not convey, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
		3-7




Figure 3-3: PM-S1132 DATO AND DATOB (WRITE) TIMING

BUS FUNCTION	MENEMONIC	A $\emptyset$	C1	C $\emptyset$	MEMORY FUNCTION
Data In	DATI	X*	0	0	Read
Data In Pause	DATIP	X	0	1	Read-modify-write
Data Out	DATO	X	1	0	Write
Data Out Byte $\emptyset$	DATO $\emptyset$	0	1	1	Write byte $\emptyset$
Data Out Byte 1	DATO1	1	1	1	Write byte 1
Refresh	REF	X	X	X	Refresh Cycle

\*Where X indicates that the value is irrelevant

Table 3-2: Memory Modes of Operation

### 3.5 TIMING AND CONTROL

The master sync pulse (MSYNL) from the bus master initiates the memory cycle providing that the memory is not cycling or in a refresh cycle. The PM-S1132 generates its own internal timing as shown in Figure 3-3.

For a read cycle, WE is high. It is decoded from the state of the control lines C $\emptyset$  and C1 on the Unibus. For a write cycle WE is low. Data-in is latched at the negative transition (leading edge) of CAS.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SCALE	REV A	SHEET 3-8	SIZE	CODE IDENT NO.	DWG NO.
			A	52648	MA 700755

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not convey, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

<b>A</b>	SIZE	CODE IDENT NO.	DWG NO.
	SCALE	52648	MA 700755
<b>REV A</b>			SHEET 3-9




Figure 3-4: PM-S1132 Internal Timing

# Section 4

## Theory of Operation

This section describes the logic diagrams for the PM-S1132 memory. The logic diagrams are contained in the appendix and are referenced by sheet number throughout the section.

### 4.1 MEMORY ARRAY

The memory array contains 4096 x one bit, N-channel, MOS memory devices. There are eight rows of 18 of these devices on a 64K byte parity memory. Different versions can be configured by depopulating these rows.

### 4.2 ADDRESS SELECTION CIRCUIT (SCHEMATIC SHEET 2)

The address selection circuit of the PM-S1132 memory compares the Unibus address contained on the address lines with a pre-selected address block set on the board. The address block is selected on the memory using a ten-position DIP switch designated SW1. The memory block is selectable in 4K increments from 0 to 124K. Address switch settings are listed in Table 2-4.

Figure 4-1 illustrates the address selection circuit. The circuit contains two five bit comparators: U183 and U184. Comparator U184 is used to select the lower limit block, the starting address of memory. U183 is used to select the upper limit block, the ending address of memory.

The output of lower limit comparator U184 is low when the Unibus address is equal to or greater than the pre-selected address in switch SW1 positions one through five. A low at the output of the lower limit comparator U184 enables the upper limit comparator U183, a high at the output of the lower comparator disables the upper limit comparator.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <i>A</i>	SHEET 4-1




Figure 4-1: Address Selection Circuit

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
SCALE	52648	MA 700755
REV	A	SHEET 4-2

The output of the upper limit comparator U183 is high only if the Unibus address is less than the pre-selected address in switch SW1 positions six through ten and the output of the lower limit comparator is low.

#### 4.3 MEMORY SELECT CIRCUIT (SCHEMATIC SHEET 2)

The PM-S1132 memory is selected only when the Unibus master issues an address which falls within the address block to which the memory is set. A master sync pulse (MSYN) from the Unibus starts the memory cycle if the following conditions are true:

- The memory is not currently performing either a memory cycle or a refresh cycle.
- Slave sync from the previous cycle has been cleared.
- The memory is set to respond to the address block addressed by the bus master.

Figure 4-2 illustrates the memory select functions of the PM-S1132.




Figure 4-2: Memory Select Circuit

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV	SHEET 4-3

#### 4.4 MEMORY TIMING CIRCUITS (SCHEMATIC SHEET 2)

Memory timing is initiated by master sync (MSYN) whenever all of the conditions for cycle initiate are met. Memory and refresh cycle timing are initiated as shown in Figure 4-2.

The timing required for the PM-S1132 MOS semiconductor memory is generated as shown in Figure 4-3. The timing signals generated and their functions are listed below:

SIGNAL	DEFINITION	FUNCTION
RAS	Row address strobe	Starts the memory cycle and latches the row address bits A12-A07 into the MOS RAMS.
CAS	Column address strobe	Latches the column address to bits A06-A01 and data during a write cycle into the MOS RAMS
MXSL	Multiplexer select	Multiplexes the row and column address bits A12-A01 into the address inputs of the MOS RAM IC's.
	Memory Busy	Blocks any new memory initiation commands during a memory or refresh cycle. Indicates that the memory is busy and still cycling.

#### 4.5 MEMORY REFRESH CIRCUIT (SCHEMATIC SHEET 2)

Refresh of the memory array is accomplished by performing a memory cycle at each of the 64 row addresses within each two millisecond time interval. The timing of the PM-S1132 refresh circuit insures that all row addresses are selected for refresh within the two millisecond time frame. This is accomplished by requesting a refresh cycle approximately every 30 $\mu$ s. The PM-S1132 refresh circuit is as shown in Figure 4-4.

Refresh timer IC U167 is set to trigger at a periodic rate of approximately every 30 $\mu$ s. This sets the refresh flip-flop output U168-9 to indicate that a refresh cycle is pending. The output of timer U167 is also connected to the reset input of the refresh flip-flop allowing a power-on reset

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET 4-4




Figure 4-3: Timing Requirements for the PM-S1132 MOS Semiconductor Memory

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV A	SHEET 4-5

condition. The refresh flip-flop is set by the trailing edge of the timer output pulse.

Signal STRC at the input of U158-5 is high only during a refresh cycle. This causes the timing pulse CAS at U158-4 to reset the refresh flip-flop after one cycle of refresh. The refresh circuit initiates one cycle of refresh approximately every 30 $\mu$ s.

A six bit refresh counter is used to refresh the 64 row addresses of the MOS RAM's. The counter circuit is shown in Figure 4-5. U174 and U175 are four bit counters which are connected in series to function as a six bit counter. The counter is incremented once for each refresh cycle.

The time span between refresh cycles is approximately 30 $\mu$ s, thus generating one refresh cycle for each of the 64 row addresses within a 2ms time interval.




Figure 4-4: Memory Refresh Circuit

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
	A	4-6




Figure 4-5: Refresh Counter Circuit

#### 4.6 ADDRESS MULTIPLEXING (SCHEMATIC SHEET 3)

The 12 address bits required to decode one of the 4096 cell locations within the 4K RAM's are multiplexed onto six common address lines. The multiplexer circuit is shown in Figure 4-6. U163 through U165 are dual four line to one line data selectors/multiplexers. The select inputs at pin two and pin fourteen select one of four inputs for the multiplexer as shown in Table 4-1.

Input select pin two (STMCL) is low for a memory cycle and high for a refresh cycle. The refresh address is generated by the refresh counter U174 and U175. Input select pin 14 (MXSL) is high at the beginning of the cycle to enable the row address bits A $\emptyset$ 1 through A12. After a pre-determined delay,

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV	SHEET 4-7




Figure 4-6: Address Multiplexer

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV A	SHEET 4-8

pin 14 (MXSL) goes low to enable the column address bits A<sub>0</sub>1 through A<sub>0</sub>6.

SELECT INPUTS			DATA INPUTS			STROBE	OUTPUT
A	B	C <sub>0</sub>	C1	C2	C3	G	Y
X	X	X	X	X	X	H	L
L	L	L	X	X	X	L	L
L	L	H	X	X	X	L	H
L	H	X	L	X	X	L	L
L	H	X	H	X	X	L	H
H	L	X	X	L	X	L	L
H	L	X	X	H	X	L	H
H	H	X	X	X	L	L	L
H	H	X	X	X	H	L	H

Select inputs A and B are common to both sections.

H = high level, L = low level, X = irrelevant.

Table 4-1: Function Table for IC SN74153

#### 4.7 SLAVE SYNC CIRCUIT (SCHEMATIC SHEET 2)

The slave sync pulse, SSYN, is the memory's acknowledgement to the bus master in response to a master sync (MSYN). The PM-S1132 slave sync circuit is depicted in Figure 4-7.

At the end of each memory cycle (MSYN cleared) and during a refresh cycle, signal STMCL at U180-1 is set high which holds the slave sync flip-flop U182 at its reset state. (SSYN is cleared.)

At the beginning of each bus memory cycle, STMCL is held low and remains low until the slave sync signal from the memory is received by the bus master which in turn clears master sync (MSYN) and sets STMCL high again.

At the trailing edge of timing pulse CASL (generated at the output of U179-4) the slave sync flip-flop is set at U182-3. The bus master, sensing that valid data is on the bus, issues the negation of master sync which clears

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 4-9




Figure 4-7: Slave Sync Circuit

the slave sync flip-flop. If the slave sync flip-flop is not cleared the Q output (U182-5) is set low inhibiting the initiation of a new memory cycle.

PAR DET (BE2) and INT SSYN (BEL) are used only if the memory is a parity memory used with a parity controller. For non-parity operation, jumpers W7 and W8 are open and INT SSYN is not used. For parity operation, W7 and W8 are jumpered. The parity controller grounds the PAR DET line which causes the slave sync pulse to be re-routed from the memory to the parity controller on the INT SSYN line. After the parity controller checks for good parity, it sends SSYN to the bus master via BUS SSYN at BU1.

Note: The PM-S1132 slave sync timing is the same for a read (DATI) or a write (DATO) cycle.

#### 4.8 MEMORY MODES OF OPERATION (SCHEMATIC SHEET 3)

Two Unibus control lines, C<sub>0</sub> and C<sub>1</sub>, and address bit A<sub>00</sub> are used to select one of five modes of operation as shown in Table 4-2.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV A	SHEET 4-10

MODE	C $\emptyset$	C1	A $\emptyset\emptyset$
Read (DATI)	High	High	X
Write (DATO)	High	Low	X
Write Byte $\emptyset$	Low	Low	High
Write Byte 1	Low	Low	Low

Where X indicates that the value is irrelevant.

Table 4-2: Selection of Operation Modes

The PM-S1132 mode control circuit is shown in Figure 4-8. During a refresh cycle, the memory is forced into a read mode for both bytes by signal STRCL at U181-12. This signal (STRCL) is always low for a refresh cycle and high for a memory cycle. A low during a refresh cycle causes inputs U171-3 and -5 to set high which disables both inputs (the output of U171 is high only if both inputs are low).

STCYC at U181-9 is always low for a refresh cycle and high for a memory cycle. This blocks data from being gated into the Unibus data lines during a refresh cycle. C1 at U181-13 is low for a read cycle (inverted from the Unibus via the Unibus receivers U186). This causes U181-10 to be set high which enables data-out (DOENL) from the memory onto the Unibus data lines.

During a byte mode, C $\emptyset$  and C1 are both high (inverted from the Unibus), C1 enables both inputs U171-3 and -5. U171-2 and -6 are enabled depending upon the state of address bit A $\emptyset\emptyset$  and C $\emptyset$ . Both inputs U171-9 and -11 are set low for a byte mode; to enable outputs at U171-10 or -13, the other input must be high. If address bit A $\emptyset\emptyset$  at U169-10 is set high (inverted from the Unibus), U169-8 is enabled. This initiates a write byte 1 cycle. If address bit A $\emptyset\emptyset$  is set low, U171-12 is enabled. This initiates a write byte  $\emptyset$  cycle.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 4-11




Figure 4-8: Mode Control Circuit

#### 4.9 ADDRESS, RAS, CAS, AND WE DRIVERS (SCHEMATIC SHEETS 3 AND 4)

A typical address RAS, CAS, or WE driver is shown in Figure 4-9.




Figure 4-9: Address and Control Driver

Six address drivers are used for each bank or row of RAM's. A total of 48 address drivers are used. A 39 ohm resistor is used as series termination for each driver.

One driver is used for RAS, CAS, and WE for each row. The RAS drivers are selected by the row select logic. In total, seven drivers are used for each of the three signals.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
		4-12

#### 4.10 ROW SELECT (SCHEMATIC SHEET 3)

The row select logic decodes the selected memory in 8K blocks as shown in the row select circuit in Figure 4-10.

During a memory cycle signal STMCL at U176, pins 4 and 5, are low and RAS at U176 pin 6 is high. This condition enables U176, as a one-of-eight decoder and one-of-eight output, will be selected by address bits A13, A14, and A15. Address jumper selection of U176 is defined in Section 2-3. The U176 decoder selects one of eight 8K blocks of memory and provides the RAS timing to the memory array.

During a refresh cycle, STMCL at U176 pins 4 and 5 are high disabling U176 outputs. STRC at U181 pin 5 is high enabling RAS to be applied to all rows simultaneously.




Figure 4-10: Row Select Circuit

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV A	SHEET 4-13

#### 4.11 RAM LAYOUT (SCHEMATIC SHEETS 5 THROUGH 12)

The PM-S1132 contains eight rows of 4K x 1 MOS RAM IC's. Each row contains 18 RAM's on parity memories and 16 RAM's on non-parity memories. A total of 144 IC's are used for the parity version; and 128 IC's are used for the non-parity version. The 4K RAM pin configuration is depicted in Figure 4-11.




Figure 4-11: 4K RAM Pin Configuration

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV	SHEET
	/	4-14

#### 4.12 -5V, +12V, AND +5V DC POWER SUPPLIES (SCHEMATIC SHEET 14)

The -5VDC power supply for the 4K RAM's is generated by U147 which is used as a +12V oscillator plus a half wave rectifier with a filter capacitor and voltage regulator IC Q2. The supply is shown in Figure 4-12.




Figure 4-12: -5V DC SUPPLY

The frequency of the free running oscillator U147 is approximately 8KHz per second. Diodes CR1 and CR2 are used as half wave rectifiers and C253 is used as a filter capacitor. The voltage regulator Q2 regulates the output voltage at -5V.

The +12V DC supply is obtained from the +15V DC supply. Either the +15V BAT can be used or the +15V provided for SPC's. The voltage source is selected using jumpers W12, W13, and W14 as shown in Figure 4-13. Refer to Section 2 for jumper information.

The +5V is obtained either from the SPC backplane +5V pins or the battery backup pins. The source of voltage is selected using jumpers W9, W10, and W11. Figure 4-14 illustrates the strapping for the +5V supply. Detailed jumper and battery backup option information is contained in Section 2.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 4-15




Figure 4-13: +12V DC Supply

Detailed jumper and battery backup option information is contained in Section 2.




Figure 4-14: +5V Strapping

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV	SHEET 4-16

# Section 5

## Maintenance and Troubleshooting

This section contains maintenance and troubleshooting information for the PM-S1132 semiconductor memory system. The logic description contained in Section 4 and the drawings in the appendix can be used as references to this section.

### 5.1 PRINTED CIRCUIT BOARD CLEANING

The printed circuit interface contacts should be cleaned when dust or dirt has built up on the surfaces. Instant contact cleaner, alcohol, or freon can be used for cleaning contacts.

When a printed circuit contact is to be cleaned, the memory card should be held with its contacts down so that the fluid will thoroughly saturate the contact area. While the contacts are still wet, scrub them with a soft natural bristle brush.

#### CAUTION

Under no circumstances should an eraser or other abrasive be used on the gold plated interface contacts.

To remove dust from the memory board, a soft brush should be used. Clear, oil-free pressurized air (5psi maximum) can be used to clean the board.

### 5.2 GENERAL REPAIRS

Discrepancies in memory system operation are, in general, one of the following types:

- Operation failures which are caused by faulty reference control input logic or timing circuits.
- Partial data word failures which are caused by faulty IC chip or timing circuits.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV A	SHEET 5-1

If no definite failure pattern is apparent, adjusting DC supply input voltages  $\pm 5\%$  from the nominal values could help to cause a hard failure which can then be located.

Note: It is strongly recommended that all memories requiring repair be returned to the factory for rework. All returned units should be accompanied by a detailed description of the failure.

### 5.3 INTERNAL TIMING SET-UP

#### Refresh Timing

The refresh timing is set to approximately 30 $\mu$ s. The refresh signal is measured at U158 pin 11. Refresh timing is adjusted by lab set resistor R20. Refresh timing is shown in Figure 5-1.




Figure 5-1: Refresh Timing

#### Row Address Select (RAS) Timing

RAS timing is set to approximately 260 nanoseconds. The RAS signal is measured at U162 pin 2. RAS timing is adjusted by lab set resistor R23. See Figure 5-2.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV A	SHEET 5-2

#### Column Address Select (CAS) Timing

CAS timing is set by two separate lab set resistors. The CAS signal is measured at U162 pin 4. The leading edge of CAS is delayed from the leading edge of RAS by approximately 110 (50)\* nanoseconds. The delay is adjusted by lab set resistor R25. This delay (CAS1) sets the time that the column address is strobed into the RAM.

The pulse width of CAS is set to approximately 150 (100)\* nanoseconds (CAS2). The trailing edge of CAS is set to turn off five to ten nanoseconds earlier than the trailing edge of RAS (CAS3). Lab set resistor R27 adjusts the pulse width of CAS. See Figure 5-2.

#### Cycle Time

MCYC sets the cycle time of the memory. The trailing edge of MCYC (U179 pin 12) is set from the trailing edge of RAS. The timing is approximately 100 nanoseconds and is adjusted by lab set resistor R29. Timing is shown in Figure 5-2.




Figure 5-2: Memory Timing

\* The numbers in ( ) are for the 108-115 versions.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV A	SHEET 5-3

### Memory Cycle Time

The cycle time of the memory is set for 475 (425) ns or less. The cycle time is measured from U186 pin 11 (MSYN) to U179 pin 12 (MCYC). Figure 5-3 illustrates the memory cycle.




Figure 5-3: Memory Cycle

### Memory Access Time

The maximum access time of the PM-S1132 is as specified in paragraph 1.2.3. Access time is defined as the time from when MSYN is asserted at the memory to the time SSYN is asserted. The access time is measured from MSYN (U186 pin 11) to SSYN (U185 pin 11). Figure 5-4 depicts the access time.




Figure 5-4: Access Time

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 5-4

## 5.4 TROUBLESHOOTING PROCEDURE

In order to detect a malfunction in the memory card, it is useful to first isolate the general area of the memory board that causes the malfunction. Then in a step-by-step manner isolate the exact location of the failure.

All of the interface signals and the DC supply voltages must be present. Interface signals to and from the memory are outlined in Figure 5-5.




Figure 5-5: Interface Signals

The master sync (MSYN) from the bus master initiates the memory cycle. Before the memory can respond to MSYN, the following conditions must be met:

- The memory must be set to the address block in which the selected address falls.
- The memory must complete its present cycle before it is ready to accept a new MSYN command.
- The slave sync signal (SSYN) from the previous cycle must be cleared.
- The DCLO signal from the bus master must be inactive (high).

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 5-5

DZKMA memory diagnostics will provide the following error type-out:

LOCATION	GOOD	BAD	PC	ERROR	PAS FLG
----------	------	-----	----	-------	---------

The Location provides the memory address, Good indicates good data, and Bad is the suspected bad data received from the memory. For example:

Error typeout: 057356 003210 003010

- 057356 is the memory address in error. Find this error address in Table 5-3. The table will identify the bank in error.
- 003210 identifies good data. This is the data pattern that the CPU is expecting to receive from memory.
- 003010 identifies bad data. The difference between the good and bad data will identify the bit(s) in error. For this example bit 7 is in error. Table 5-6 identifies the bit locations within each bank.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV	SHEET 5-6

Bit failures are decoded to the IC level. Each IC contains 8K bytes of memory which is organized as shown in Figure 5-6.




Figure 5-6: IC Arrangement for a 64K byte Parity Memory System

The PM-S1132 memory system can be depopulated to accommodate 8K, 16K, 24K, 40K, or 56K byte memory sizes. For example, an 8K memory can have 8K RAM's only in Bank  $\emptyset$ . A 32K byte memory can have 8K byte RAM's in banks  $\emptyset$ , 1, 2, and 3. Each bank of memory is identified by an 8K byte block address contained within a 64K byte block. See Figure 5-6.

The following information is included to help isolate a memory failure to a specific 4K RAM.

- Determine the memory address and data bit that is in error by running memory diagnostics.
- Determine in which bank of 8K RAMs this error would be located on the memory system. Tables 5-3 through 5-5 locate the bank in error, as identified by the memory diagnostics. These tables are defined for the PM-S1132 versions and the octal and decimal addresses are provided, as well as the bank of memory associated with each address.

\* = bytes

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV C	SHEET 5-7

ERROR ADDRESS		BANK		
OCTAL	DECIMAL (K BYTES)	VERSION*		
		24K BYTE	32K BYTE	64K BYTE
000000 - 017776	0 - 8K	0	0	0
020000 - 037776	8K - 16K	1	1	1
040000 - 057776	16K - 24K	0	2	2
060000 - 077776	24K - 32K	1	3	3
100000 - 117776	32K - 40K	0	0	4
120000 - 137776	40K - 48K	1	1	5
140000 - 157776	48K - 56K	0	2	6
160000 - 177776	56K - 64K	1	3	7
200000 - 217776	64K - 72K	0	0	0
220000 - 237776	72K - 80K	1	1	1
240000 - 257776	80K - 88K	0	2	2
260000 - 277776	88K - 96K	1	3	3
300000 - 317776	96K - 104K	0	0	4
320000 - 337776	104K - 112K	1	1	5
340000 - 357776	112K - 120K	0	2	6
360000 - 377776	120K - 128K	1	3	7
400000 - 417776	128K - 136K	0	0	0
420000 - 437776	136K - 144K	1	1	1
440000 - 457776	144K - 152K	0	2	2
460000 - 477776	152K - 160K	1	3	3
500000 - 517776	160K - 168K	0	0	4
520000 - 537776	168K - 176K	1	1	5
540000 - 557776	176K - 184K	0	2	6
560000 - 577776	184K - 192K	1	3	7
600000 - 617776	192K - 200K	0	0	0
620000 - 637776	200K - 208K	1	1	1
640000 - 657776	208K - 216K	0	2	2
660000 - 677776	216K - 124K	1	3	3
700000 - 717776	124K - 132K	0	0	4
720000 - 737776	132K - 140K	1	1	5
740000 - 757776	140K - 148K	0	2	6

Table 5-1: Error Bit Locations within Banks for 24K, 32K, and 64K Byte Versions

\* 40K, 48K, and 56K byte versions can only be addressed as a full memory from address 0 in a given 64K byte block. Use the 64K byte version for bank error information.

\* 24K byte versions can only be operated as a 24K byte memory starting from address 0 in a given 64K byte block. Use the 64K byte version for bank error information.

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET 5-8

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not convey, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

 <b>SCALE</b> <span style="font-size: 2em;">A</span>	<b>SIZE</b> <b>52648</b> <b>MA</b> <b>700755</b>	<b>CODE IDENT NO.</b> <b>DWG NO.</b>	TOP OF MEMORY BOARD									
			BANK SELECTED	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7	BIT PA
			7	U1	U2	U3	U4	U5	U6	U7	U8	U9
			6	U19	U2 $\emptyset$	U21	U22	U23	U24	U25	U26	U27
			5	U37	U38	U39	U4 $\emptyset$	U41	U42	U43	U44	U45
			4	U55	U56	U57	U58	U59	U6 $\emptyset$	U61	U62	U63
			3	U73	U74	U75	U76	U77	U78	U79	U8 $\emptyset$	U81
			2	U91	U92	U93	U94	U95	U96	U97	U98	U99
			1	U1 $\emptyset$ 9	U11 $\emptyset$	U111	U112	U113	U114	U115	U116	U117
0	U127	U128	U129	U13 $\emptyset$	U131	U132	U133	U134	U135			

BOTTOM (CONNECTOR)

Table 5-2a: 4K RAM Failure Diagnostic

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not convey, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part shall be made without written authorization from PLESSEY MEMORIES, INC.

**A**

SIZE	CODE IDENT NO.	DWG NO.
52648	MA	700755
SCALE	REV	SHEET
	^	5-10

## TOP OF MEMORY BOARD

BANK SELECTED	BIT 8	BIT 9	BIT 10	BIT 11	BIT 12	BIT 13	BIT 14	BIT 15	BIT PB
7	U1Ø	U11	U12	U13	U14	U15	U16	U17	U18
6	U28	U29	U3Ø	U31	U32	U33	U34	U35	U36
5	U46	U47	U48	U49	U5Ø	U51	U52	U53	U54
4	U64	U65	U66	U67	U68	U69	U7Ø	U71	U72
3	U82	U83	U84	U85	U86	U87	U88	U89	U9Ø
2	U1ØØ	U1Ø1	U1Ø2	U1Ø3	U1Ø4	U1Ø5	U1Ø6	U1Ø7	U1Ø8
1	U118	U119	U12Ø	U121	U122	U123	U124	U125	U126
0	U136	U137	U138	U139	U14Ø	U141	U142	U43	U44

## BOTTOM (CONNECTOR)

Table 5-2b: 4K RAM Failure Diagnostic

# Appendix A

## Parts List

SK PL-700755-100 REV. X7

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV <b>A</b>	SHEET A-1

PARTS LIST	Plessey Memories Incorporated Santa Ana, California		PREPARED BY KRAVANIS 23 JAN 76	DATE 1-27-76	PARTS LIST NO. SK PL700755-100	REV LTR X7
ASST TITLE: BOARD ASSEMBLY PM - SII32 32K X 18	CHECKED BY D. FOX	DATE 1-27-76	REF DRAW	DATE 1-27-76	CODE IDENT NO. 52648	SH 1 OR 2
			REF ESR	DATE 1-27-76	CONTRACT NO.	
			OTHER	DATE		

LTR	DESCRIPTION	DATE	APPROVED	LTR	DESCRIPTION	DATE	APPROVED
X1	REL TO DEV PER EPO 500511	1-27-76	MA 30				
X2	REVISED & REDRAWN XI REV. 4 OBSOLETE	7-13-76	DT				
X3	ITEM 15 WAS T00715-001	3-16-76					
Y1	ITEM NAME CHANGED PER ARTWORK REVISED XI 'C'	1-11-76	R.S. 30				
X5	DEFINITION OF 62, ADDED ITEM 17, & 32.	3-16-77	MA 30				
X6	INCOMP E01540	LL 11-16-77	21-77				
X7	INCOMP E01590	LL 11-16-77	21-77				

### ENGINEERING RELEASE

COGNIZANT ENGINEER D. FOX

NOT FOR FABRICATION UNLESS SIGNED BELOW

1-11-77 DATE 1-11-77

U158	4	R24, 26, 30	30	C11-20, A1-50, 71-80, 101-110, 131-140, 161-170, 2191-2200, 241-250, 256, 269	47
U163-165	5	R21, 28	31		
U185	6	R22	32		
U170	7	R31, 32, 34	33		
U180	8	R36	34		
U172, 173, 181	9	R1-8, R11-18	35	C251, 253	48
U168, 182	10	R10	36	C254, 259, 261-268	49
U178, 179	11		37	2711-2714, 276, 279, 281, 282	
U176	12	CRI-3	38		
U183, 184	13	RU9-14	39	C249, 258	50
U150-157, 159-162	14	RUI-8	40	C241-248, 250	51
U174, 175	15	RU15	41	252, 260, 283	52
U171	16	C257	42		
U159	17	C255, 270	43		
U166, 177, 186, 187	18	C275, 278	44		53
U145, 146, 148, 149	19	C790	45		54
U11-1AA	20	A1-10, 21-40, 51-70, 81-100, 111-130, 141-160, 171-190, 201-220, 231-240	46		55
U118-3	21				56
U1147, 1627	22				57
SW1	23			Q2	58
R1	24			Q1	59
R33	25				
R19	26			R20, 23, 25, 27, 29	
	27			ARE LAB SET	
	28				
	29				

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV A	SHEET A-2

PARTS  
LISTPlessey Memories Incorporated  
Santa Ana, CaliforniaCODE IDENT NO.  
52648PARTS LIST NO.  
SKPL700755-100

SH 3

\

ITEM	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F J N D	S Y M	C/I USAGE			
										C/I CONF	INV OR HAND	P AR	UNIT COST
		1	700754-001	PWB / MEMORY BOARD					1	B			
									2				
									3				
X2		1	SN7400N	I.C./QUAD 2-INPUT POS NAND GATES	T.I.	01295			4	A			
		3	SN74S153N	I.C./DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS	T.I.	01295			5	A			
		1	SN7438N	I.C./ QUAD 2-INPUT POS NAND BUFFERS W/OC	T.I.	01295			6	A			
X2		1	SN74S10N	I.C./QUAD 2-INPUT EXCLUSIVE-OR GATES	T.I.	01295			7	A			
X2		1	SN74D4N	I.C./QUAD 2-INPUT POS-OR GATES	T.I.	01295			8	A			
X2		3	SN74S00N	I.C./QUAD 2-INPUT POS NAND GATES	T.I.	01295			9	A			
X2		2	SN74S74	I.C./DUAL D-TYPE POS EDGE- TRIGGERED FLIP-FLOPS W/PRESET/CLEAR	T.I.	01295			10	A			
		2	SN74123N	I.C./RETRIGGERABLE MONOSTABLE MULTIVIBRATORS W/CLEAR	T.I.	01295			11	A			
		1	SN74S138N	I.C./DECODERS/DEMULTIPLEXERS	T.I.	01295			12	A			
X2		2	9324	I.C./ 4 BIT MAGNITUDE COMPARATOR	FAIRCHILD	07263			13	A			
X2		12	SN74S04N	I.C./HEX INVERTERS	T.I.	01295			14	A			
		2	SN7493A	I.C./ DECODE DIV BY TWELVE & BINARY COUNTERS	T.I.	01295			15	A			
		1	SN7402N	I.C./QUAD 2-INPUT POS NOR GATES	T.I.	01295			16	A			
		1	SN7408N	I.C./QUAD 2-INPUT POS AND GATES	T.I.	01295			17	A			
		4	DM8837	I.C./HEX UNIFIED BUS RECEIVER	NATIONAL	27014			18	A			
X2		4	DM8838	I.C./ QUAD UNIFIED BUS TRANSCIEVER	NATIONAL	27014			19	A			
X2		144	4096-3DC 4096-6	I.C./4096-BIT RANDOM ACCESS MEMORY	FAIRCHILD MOSTEK	07263 50088			20	A			
X4		1	SN74H130	I.C./8 INPUT NAND GATE	T.I.	01295			21				
		2	NE-555	I.C./TIMER	SINETICS	18324			22	A			
									23				
									24				
		1	CTS 206-10	DIP SWITCH	CTS - BERNE	11236			25	A			
X2		1	RC076F 273J	RES/ 2.7K, ±5%, 1/4W	MIL-R-11				26	A			

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE  
**A**

SCALE

CODE IDENT NO.  
52648

DWG NO.

MA 700755

REV F

SHEET A-3

PARTS  
LISTPlessey Memories Incorporated  
Santa Ana, CaliforniaCODE IDENT NO.  
52648

PARTS LIST NO.

SKPL700755-107

SH 5

REV E

S/N	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	FIN. IND.	SYM	C/I USAGE		
										C/I CODE	INV ON HAND	P AR
X2		1	RC07GF103J	RES / 10K, ± 5%, 1/4W	MIL-R-11			27	A			
X2		1	RC07GF152J	RES / 15K ± 5%, 1/4W	MIL-R-11			28	A			
X2								29				
X2		3	RC07GF273J	RES / 27K ± 5%, 1/4W	MIL-R-11			30	A			
X2		2	RC07GF333J	RES / 33K ± 5%, 1/4W	MIL-R-11			31	A			
X4		1	RC07GF102J	RES / 1K ± 5%, 1/4W	MIL-R-11			32	A			
X4		3	RC07GF472J	RES / 4.7K ± 5%, 1/4W	MIL-R-11			33	A			
X7		1	RC07GF101J	RES / 100Ω ± 5%, 1/4W	MIL-R-11			34	A			
X2		16	RC05GF330J	RES / 33Ω, ± 5%, 1/8W	MIL-R-11			35	A			
X2		1	RC07GF223J	RES / 22K, ± 5%, 1/4W	MIL-R-11			36	A			
X2								37				
X2		3	138000-001	DIODE				38	B			
X6		6	750-83-R33	RES MODULE , 33Ω	CTS	75378		39	A			
X2		8	899-3-R29	RES. MODULE , 39Ω	BECKMAN	73138		40	A			
X6		1	750-81-M11V	RES. MODULE , 47K	CTS	75318		41	A			
X2		1	150D474 X0035A2	CAP / .47μF, ± 20%, 35V	SPRAGUE	05571		42	A			
X2		2	CK05BX102K	CAP / .001μF ± 10%, 200V	MIL-C-11015			43	A			
X2		2	CK05BX220K	CAP / 22 μF ± 10%, 200V	MIL-C-11015			44	A			
X2		1	CK05BX101K	CAP / 100 μF ± 10%, 200V	MIL-C-11015			45	A			
X4		160	CK05BX104K	CAP / .1 μF ± 10%, 50V	MIL-C-11015			46	A			
X4		82	CK05BX103K	CAP / .01 μF ± 10%, 100V	MIL-C-11015			47	A			
X2		2	150D685 X0035B2	CAP / 6.8 μF, ± 20%, 35V	SPRAGUE	05571		48	A			
X4		18	CO69B160 E103Z	CAP / .01 μF + 80-20%, 16V	SPRAGUE	05571		49	A			
X4								50				
X4		2	150D475 X0020A2	CAP / 4.7 μF ± 20%, 10V	SPRAGUE	05571		51	A			
X4		12	150D156 X0020B2	CAP / 15 μF ± 20%, 20V	SPRAGUE	05571		52	A			

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE  
**A**

SCALE

CODE IDENT NO.  
52648

DWG. NO.

MA 700755

REV A

SHEET A-4

PARTS  
LISTPlessey Memories Incorporated  
Santa Ana, CaliforniaCODE IDENT NO.  
52648PARTS LIST NO.  
SKPL700755-100

SH 7

REV 1

ITEM	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F I N N O. D	S Y M	C/I USAGE		
										C/I CODE	INV ON HAND	P AR
X2								53				
								54				
								55				
X2								56				
								57				
	1	LM320H-05	REGULATOR / -5V (TO-5)	SIGNETICS	18324			58	A			
	1	LM340T-12	REGULATOR / +12V (TO-220)	SIGNETICS	18324			59	A			
X2								60				
								61				
X2								62				
X2								63				
X2								64				
								65				
								66				
	1	IC 79	TRANSIPAD (TO-5)	MILTON ROSS	07047			67	A			
X5								68				
	1	700407-001	STIFFENER					69	B			
	6	N-440-1/4	SCREW / 4-40 X 1/4 NYLON BINDER HEAD	WECKESSER	95987			70	A			
								71				
								72				
X3	2	700330-001	HANDLE / EXTRACTOR					73	B			
	2	700331-001	SPACER					74	B			
	2	MS51957-4	SCREW / 2-56 X 5/16					75	G			
	2	NAS1291C02	NUT / HEX, #2, SELF-LOCKING					76	G			
X5	2	NW4-201A	WASHER, NYLON	WECKESSER	95987			77	A			
								78				

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE  
**A**

SCALE

CODE IDENT NO.  
52648

REV A

DWG NO.

MA 700755

SHEET A-5

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

**SIZE  
A**

SCALE

**CODE IDENT NO**  
**52648**

DWG NO.

MA 700755

SHEET A-6

# Appendix B

## Assembly Drawing

SK 700755 REV. X6

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE	CODE IDENT NO.	DWG NO.
A	52648	MA 700755
SCALE	REV A	SHEET B-1


# Appendix C

## Schematic Diagrams

SK SD 700755 REV. X5

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV A	SHEET C-1



JUMPER WIRE CHART					
VERSION	JUMPERS	NOTE	VERSION	JUMPERS	NOTES
-100, -101 -109	W1 to X3, W4 to X6, W7 to X8, X3 to X5, W2 to X3, X6 to X7, WE to X5, X8 to X9	[9] [10]	-200, -201	X9 to W11, W12 to W13, NC to WD, WE to WF, AG to WH	[10]
102 110	W1 to X3, X4 to X6, X7 to X8, X9 to X11, X12 to X13, X6 to XD, WE to WF, AG to WH	[9] [10]	-202	W9 to W11, W12 to W13, NC to WD, WF to WF, NG to WH, X8 to X12	[10]
-103 -111	X1 to X3, X4 to X6, X7 to X8, X9 to X11, X12 to X13, X11 to XD, WE to WF, AG to WH	[9] [10]	-203	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	[10]
-104 -112	W1 to X3, X4 to X6, X7 to X8, X9 to X11, X12 to X13, X11 to XD, WE to WF, AG to WH	[9] [10]	-204	W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	[10]
-105 -113	A1 to X3, X4 to X6, X7 to X8, X9 to X11, X12 to X13, X11 to XD, WE to WF, AG to WH	[9] [10]	-205	W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	[10]
-106 -114	W1 to W5, X4 to X6, W7 to X8, X3 to X11, W2 to X3, X6 to X7, WB to WD	[9] [10]	-206	W9 to W11, W12 to W13, WA to WF, WB to WH, WC to WD	[10]
-107 -115	W1 to X3, X4 to X6, X7 to X8, X9 to X11, X2 to X3, X6 to X7, WA to WH, WB to WD	[9] [10]	-207	W9 to W11, W12 to W13, WA to WF, WA to WH, WB to WD	[10]

FM-S1132 ASSEMBLY DRAWING  
NUMBER 700755 REV X6

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt, or possession of the information does not imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or part, shall be made without written authorization from PLESSEY MEMORIES, INC.

SIZE <b>A</b>	CODE IDENT NO. 52648	DWG NO. MA 700755
SCALE	REV	SHEET B-2




The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt or possession of the information does not convey, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MEMORIES INC.

**LAST DESIGNATION USED**

NOT USED

C277	CAPACITOR
R35	RESISTOR

REF DESIG	GATES USED PER TOTAL	PART NUMBER
UI80	5/6	SN7404
UI82	1/2	SN74S74
-		
-		



- [12] FOR VERSIONS -108 THRU -115:  
(A) CUT ETCH: U178-12 (SOLDER SIDE)  
(B) ADD JUMPER: U181-3 TO U168-3

11. FOR BATTERY BACKUP OPTION: VERSION -100 THRU -115  
-200 THRU -207, JUMPER WIRES ARE AS FOLLOWS:  
W9 TO W10, W12 TO W14. ALL OTHER JUMPERS  
TO REMAIN THE SAME.

10. DESIGNATIONS SHOWN IN PARENTHESES  
(2/A3) INDICATES WHERE SIGNAL ORIGINATES



9. SIGNALS SHOWN IN RECTANGLE  
[AA2] ARE I/O CONNECTIONS








6. 30K OPTION  
CUT ETCH U169-1 & U169-2, SOLDER SIDE.  
ADD: W15 TO W16

5. BIK OPTION  
CUT ETCH U169-1 & U169-2, SOLDER SIDE.  
ADD: W15 TO W16.  
CUT ETCH U188-5 & U188-6 SOLDER SIDE.  
ADD: W25 TO W26.


4. ALL CAPACITOR VALUES ARE IN  $\mu$ F, 50V.  
③ VALUES ARE LAB SET PER TEST SPEC TS700755  
2. ALL DIODES ARE 138000-001.  
1. ALL RESISTOR VALUES ARE IN OHMS  $\pm 5\%$ , 1/4W

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transient, reprint or otherwise, without written authorization from PLESSEY MEMORIES INC., may any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MEMORIES INC.

## ADDRESS RECEIVERS




The information herein is the property of PLUGGY MEMORIES INC.  
It is intended for internal use only. Distribution or disclosure of the information  
is unauthorized, unless specifically granted by PLUGGY MEMORIES INC.  
No part of this document may be reproduced, stored in a retrieval system, or used in a form  
or manner that infringes upon the rights of PLUGGY MEMORIES INC.




The information herein is the property of PLESSEY MEMORIES INC.  
CORPORATED. Transmittal, receipt or possession of the information  
herein, conveys no rights, title or interest in and/or ownership of  
such information, which remains the sole property of PLESSEY  
MEMORIES INC. Licensees are granted any rights contained herein  
solely for the purpose of manufacturing and/or using the product  
or products specified. Any other use, disclosure or publication  
of it, in whole or in part, shall be made without written authorization  
from PLESSEY MEMORIES INC.

### DATA TRANSCEIVERS


DM8838




DM8838



DM8838




DM8838




### ADDRESS DRIVERS


SN74S04




SN74S04




SN74S04




SN74S04




SN74S04




SN74S04



SN74S04



SN74S04



SIZE: 52648 SKSD700735  
CODE: REV X5  
DATE: 06/07/85  
PAGE: 4 OF 4

REVISIONS	
ZONE	LTR
SEE SHEET 1	

8

7

6

5

4

3

2

1

The information herein is the property of PLESSEY MEMORIES INC.  
CORPORATED. Transmissions, copied or portion of the information  
contained herein, without written rights or use of or manu-  
facture from this information and no reproduction or publication  
of it, in whole or in part, shall be made without written authorization  
from PLESSEY MEMORIES INC.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
		SEE SHEET 1	

D

D

C



C

B

B

A

A



SIZE	CODE IDENT NO.	DWG NO.
D	52648	SK SD700755
SCALE:	REV X	SHEET 5 OF 10

8

7

6

5

4

3

2

1

The information herein is the property of PLESSEY MEMORIES INC.  
CORPORATION. Transmittal, receipt or possession of the information  
does not convey, license, or imply any rights to use, sell, or manu-  
facture from this information and no reproduction or publication  
of it in whole or in part shall be made without written authorization  
from PLESSEY MEMORIES INC.

		REVISIONS	
ZONE	LTR	DESCRIPTION	DATE
		SEE SHEET 1	

D



D

C

C

A

A



SIZE CODE IDENT NO. DWG NO.  
**D** 52648 SKSD700755  
SCALE: REV X<sup>E</sup> SHEET 6 OF 107  
DSTR NO.

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transmission, copying or possession of the information does not convey rights or license to use, sell, or manufacture. It is illegal to copy or reproduce this document or any portion of it, in whole or in part, except by written authorization from PLESSEY MEMORIES INC.

8

7

6

5

4

3

2


1

REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPROVED
SEE SHEET 1				


D

D



C

C



A

A

SHEET 7 OF 14

SIZE	CODE IDENT NO.	DWG NO.
D	52643	SKSD700755
SCALE:	REV X	
DISTR NO. 03		

8

7

6

5

4

3

2


1

The information herein is the property of PLESSEY MEMORIES INC.  
CORPORATION. Transmittal, receipt or possession of the information  
does not convey, license, or imply any rights to use, sell, or manu-  
facture from this information and no reproduction or publication  
thereof in whole or in part shall be made without written authorization  
from PLESSEY MEMORIES INC.

REVIEWS		DESCRIPTION		DATE	APPROVED
ZONE	LTR	SEE SHEET 1			


D

D



C

C



A

A

SIZE CODE IDENT NO. DWG NO.  
D 52648 SK SD700755  
SCALE: REV X/E SHEET 8 OF 109  
DRAWN BY:


The information herein is the property of PLESNEY MEMORIES INC.  
CORPORATED. The reproduction or disclosure of the information  
does not comply with my rights to use, sell, or manu-  
facture from this information and no reproduction or publication  
of it, in whole or in part, may be made without written authorization  
from PLESNEY MEMORIES INC.

## REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPROVED
SEE SHEET 1				


D

D



C

C



B

B

A

A


SIZE CODE IDENT NO. DWG NO.  
**D 52648 SKSD700755**  
SCALE: REV X<sup>L</sup> SHEET 1 OF 10 DISTR NO. C10

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt or possession of the information does not convey, license, or imply any rights to use the material. It is understood that the transmission, receipt or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MEMORIES INC.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
SEE SHEET 1			


D

D



C

C



A

A

SIZE CODE IDENT NO. DWG NO.  
**D 52648 SKSD700755**  
SCALE: REV XF SHEET 10 OF 14 DSTR NO.

8

7

6

5

4

3

2


1

The information herein is the property of PLESSEY MEMORIES INC.  
CORPORATED. Translated, copied or otherwise used, sold, or  
manufactured without express written rights to use, sell, or manu-  
facture from this information and no reproductions or publication of  
it, in whole or in part, shall be made without written authorization  
from PLESSEY MEMORIES INC.

REVISONS		DESCRIPTION	DATE	APPROVED
ZONE	LTR	SEE SHEET 1		


D

D



C

C



B

B

A

A

SIZE CODE IDENT NO. DWG NO.  
**D** 52648 SKSD700755  
 SCALE: REV X-L SHEET 11 OF 14 DISTR NO.

8

7

6

5

4

3

2


1

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transient or permanent publication of this information does not imply, license, or imply any rights to use, sell, or manufacture. It is understood that this information and no reproduction or publication of it, in whole or in part, may be made without written authorization from PLESSEY MEMORIES INC.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
		SEE SHEET 1	


D

D



C

C



A

A

SIZE CODE IDENT NO. DWG NO.  
**D 52648 SKSD700755**  
 SCALE: REV X5 SHEET 12 OF 14 013  
 FORM NO. 08813 DSTR NO.

The information herein is the property of PLESSEY MEMORIES INC.  
CORPORATED. Transmittal, receipt or possession of the information  
and any comments, or copy of it, without written authorization, or  
without being bound by the conditions set forth below, shall  
constitute an infringement of the copyright of PLESSEY MEMORIES  
INC., in whole or in part, shall be made without written authorization  
from PLESSEY MEMORIES INC.

8

7

6

5

4

3

2

1

REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPROVED
SEE SHEET 1				

D

D

C


C

B

B

A


A




SIZE CODE IDENT NO. DWG NO.  
D 52648 SKSD700755  
SCALE: REV X-  
SHEET 13 OF 14

The information herein is the property of PLESSEY MICROSYSTEMS.  
Transmittal receipt or possession of the information does not imply  
license, or any rights to use, sell, or manufacture. That the info  
is not registered with the Patent Office, does not mean that no  
patent may not exist.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
SEE SHEET 1			



JUMPER WIRE CHART					
VERSION	JUMPERS	VERSION	JUMPERS		
-100, -101 -108, -109	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(11) (12)	-200, -201	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(11)
-102 -110	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(11) (12)	-202	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH, W18 to W24	(11)
-103 -111	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(11) (12)	-203	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(11)
-104 -112	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(11) (12)	-204	W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(11)
-105 -113	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(11) (12)	-205	W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(11)
-106 -114	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WA to WF, WB to WH, WC to WD	(11) (12)	-206	W9 to W11, W12 to W13, WA to WF, WB to WH, WC to WD	(11)
-107 -115	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WA to WF, WA to WH, WB to WD	(11) (12)	-207	W9 to W11, W12 to W13, WA to WF, WA to WH, WB to WD	(11)



SIZE CODE IDENT NO. DWG NO.  
D 52648 SKSD700755

SCALE: 1/1 REV X5

SHEET 1 OF 1

015

The information herein is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	Released to Prod. per E.O. 5854	5-17-79	KW
B	Incorporated E.O. 3664	5-1-80	BB


## **PRODUCTION RELEASE**

## **TABLE OF CONTENTS**

DO NOT SCALE DRAWING		CONTRACT NO.	
SCREW THREADS PER HANDBOOK H-28		DRAWN N. Glass 5-2179	
COUNTERBORE AND SPOTFACE FILLET RADII TO BE 0.10 MAXIMUM		CHECK N. Glass 5-2179	
REMOVE ALL BURRS AND BREAK SHARP EDGES EQUIVALENT TO 0.010"		DESIGN	
ROUGHNESS OF MACHINED SURFACES 125/ PER USBAS B46.1		PROJ. ENGR R. Osborne F-1-2179	
STANDARD HOLE TOLERANCE PER AND 10387		V.L.O. 5-2179	
TOLERANCES ON XX + .03 XXX + .010 ANGLES + 10° 30'			
INTERPRET DIMENSIONS AND TOLERANCES PER USBAS Y14.5			
DIMENSIONS ARE IN INCHES AND APPLY AFTER HEAT TREAT AND FINISH		OTHER	
UNLESS OTHERWISE SPECIFIED		APPROVALS	
DRAWING TITLE: MAINTENANCE DRAWING PACKAGE			
PM-S1132 Semiconductor Memory System			
SIZE	CODE IDENT NO.	DWG NO.	
B	52648	MD 700755	
SCALE:		SHEET	1 OF 1(27)

# Maintenance Drawing Package

**Products  
Covered by this  
Drawing Package**



# Plessey Peripheral Systems

The information hereon is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt or possession of the information does not imply license, nor imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MEMORIES, INC.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
/	A	REL TO PROD PER EO 2519	9-18-78	OK
/	B	INCORP EO 3625	5-7-80	OK

D

D

- (1) ADDRESSABLE OPTIONS (-103 & -203 VERSIONS) 8K TO 28K. CUT AND LIFT PINS U162-1 & 9. ADD JUMPERS W18 TO U162-9(PIN) AND W17 TO U162-1(PIN).

(2) FOR BATTERY BACK UP OPTION: VERSION -100 THRU -115, -200 THRU -207, JUMPER WIRES ARE AS FOLLOWS: W9 TO W10. W12 TO W14. ALL OTHER JUMPERS TO REMAIN THE SAME.

(3) VERSIONS -108 THRU -115:  
CUT ETCH: U178-12 (SOLDER SIDE)  
ADD WIRE: U181-3 TO U168-3

(4) ITEMS NOTED IN P/L MUST BE INSTALLED AND CLEANED WITH ALCOHOL ONLY AFTER ALL OTHER COMPONENTS HAVE BEEN INSTALLED AND CLEANED WITH FREON.

7. 30K OPTION - CUT ETCH U169-1 & U169-2 SOLDER SIDE. ADD JUMPER FROM W15 TO W16. ISOLATE U166-5 & U166-15 JUMPER FROM U166-5 TO U166-15. ADD 4.7K, 1/4W RESISTOR BETWEEN U166-15 & U166-16.

6. 31K OPTION - CUT ETCH AT U169-1 & U169-2 SOLDER SIDE ADD: JUMPER FROM W15 TO W16. CUT ETCH AT U188-5 & U188-6 SOLDER SIDE. ADD JUMPER FROM W25 TO W26. ISOLATE U166-5 & U166-15. JUMPER FROM U166-5 TO U166-15 ADD 4.7K, 1/4W RESISTOR BETWEEN U166-15 & U166-16.

(5) COMPONENT LEAD TRIM & SOLDER BUILD-UP TO BE AS NOTED.

(4) TRANSIPAD (ITEM 67) TO BE INSTALLED UNDER TRANSISTOR PRIOR TO INSTALLING ON BOARD.


(3) MARK ASSEMBLY VERSION NUMBER, LATEST ASSY REV. LETTER, SERIAL NUMBER AND EIA DATE CODE USING BLACK INK PER MIL-M-13231, GROUP III LOCATE APPROX AS SHOWN.

2. FOR SCHEMATIC DIAGRAM SEE DRAWING SD 7007F  
1. ASSEMBLE AND INSPECT PER WORKMANSHIP STANDARDS MANUAL.

NOTES: UNLESS OTHERWISE SPECIFIED

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MEMORIES INC.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		





INDICAT  
NO. 1 EN



PIN NO.  
BAR INDICA  
PIN NO.

**VIEW A**  
**PIN ORIENTATION FOR DIP'S(8,14,16 &**  
**SCALE; NONE**

**VIEW B**  
**RESISTOR MODULE ORIENTATION (TYPE)**  
**SCALE: NONE**



SEE VIEW

34 R36  
SLEEVE LEADS

JUMPER PAD (U179-1A) TO U180-1

**— APPROPRIATE ASSEMBLY  
VERSION NUMBER**

**(3)** CUT ETCH AT U180-3(SOLDER SIDE)  
**(2)** CUT ETCH RUNNING BETWEEN  
U180-11&R (COMPONENT SIDE)

3 REVISION LETTER

FIA DATE CODE

三

APPROPRIATE ASSEMBLY  
VERSION NUMBER


1

SERIAL NUMBER (3)

- CUT ETCH AT U181-9 (SOLDER-SIDE)
- LIFT U182-2 JUMPER U182-2 TO U182-8
- CUT ETCH AT U170-12 (SOLDER SIDE)
- CUT ETCH AT U170-11 (SOLDER SIDE)
- CUT ETCH BETWEEN  
U170-4 & U170-5 (SOLDER SIDE)
- CUT ETCH AT U170-2 (SOLDER SIDE)

.350 MAX COMP-INSUL.  
.310 MAX COMP NON-INSUL.  
.050 MAX SOLDER  
BUILD-UP [5]

JUMPER CHART	
FROM	TO
U182-11	U181-1
U182-12	U182-7
U182-10	U170-5
U182-9	U181-12
U182-13	U182-1
U170-2	U170-4
U170-4	U181-2
U182-8	U180-1
U182-4	U170-13
U181-9	U182-6



**SECTION C-C  
INSTALLATION OF ITEM 59C  
SCALE: NONE**

The information herein is the property of PLESSEY MICROSYSTEMS.  
The transmission or communication of the information, either in whole or in part,  
by any means, without the written authorization of PLESSEY MICROSYSTEMS,  
or any rights to use, sell, or manufacture from this information,  
or any reproduction or publication of it, in whole or in part, shall  
be made without written authorization from PLESSEY MICROSYSTEMS.

REVISIONS			
ZONE	REV	DESCRIPTION	DATE
		SEE SHEET 1	

JUMPER WIRE CHART					
VERSION	JUMPERS	NOTES	VERSION	JUMPERS	NOTES
-100, -101 -108, -109	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(9) (10)	-200, -201	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(10)
-102 -110	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(9) (10)	-202	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(10)
-103 -111	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(9) (10)	-203	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(10)
-104 -112	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WA to WF, WC to WD, WC to WD, WG to WH	(9) (10)	-204	W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(10)
-105 -113	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(9) (10)	-205	W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(10)
-106 -114	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WA to WF, WB to WH, WC to WD	(9) (10)	-206	W9 to W11, W12 to W13, WA to WF, WB to WH WC to WD	(10)
-107 -115	W1 to W3, W4 to W6, W7 to W8, W9 to W11, W12 to W13, WA to WF, WA to WH, WB to WD	(9) (10)	-207	W9 to W11, W12 to W13, WA to WF, WA to WH, WB to WD	(10)

SHEET 3 OF 3  
M-S 1132/3  
DWG NO. 700755 REV B  
SIZE CODE IDENT NO. DWG NO.  
D 52643 700755

The information hereon is the property of PLESSEY PERIPHERAL SYS.  
Transmittal receipt or possession of the information does not comply,  
license, or imply any rights to use, sell, or manufacture from this infor-  
mation and no reproduction or publication of it, in whole or in part, shall  
be made without written authorization from PLESSEY PERIPHERAL SYS.

PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO. 52648	PARTS LIST NO. PL700755-100	SH 5	REV A			C/I USAGE				C/I USAGE				C/I USAGE								
NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F IN D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F IN D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST	
	1	RC07GF103J	RES / 10K, ±5%, 1/4W	MIL-R-11			27	A												53						
	1	RC07GF153J	RES / 15K ± 5% , 1/4 W	MIL-R-11			28	A												54						
							29												55							
	3	RC07GF273J	RES / 27K ± 5% , 1/4W	MIL-R-11			30	A											56							
	2	RC07GF333J	RES / 33K ± 5% , 1/4W	MIL-R-11			31	A											57							
	1	RC07GF102J	RES / 1K ± 5% , 1/4W	MIL-R-11			32	A											58	A						
	3	RC07GF472J	RES / 4.7K ± 5%, 1/4W	MIL-R-11			33	A											59	A						
	1	RC07GF101J	RES / 100Ω ± 5%, 1/4 W	MIL-R-11			34	A											60							
	16	RC05GF330J	RES / 33Ω, ±5%, 1/8W	MIL-R-11			35	A											61							
	1	RC07GF223J	RES / 22K, ±5%, 1/4W	MIL-R-11			36	A											62							
							37											63								
	3	138000-001	DIODE				38	B										64								
	6	750-83-R33	RES MODULE , 33-Ω	CTS	75378		39	A											65							

PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO. 52648	PARTS LIST NO. PL700755-100	SH 6	REV A			C/I USAGE						C/I USAGE				C/I USAGE				C/I USAGE				C/I USAGE																	
NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F IN D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F IN D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F IN D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST							
	8	899-3-R39	RES. MODULE , 39-Ω	BECKMAN	73138		40	A											66																										
	1	750-81-R47K	RES. MODULE , 47K	CTS	75378		41	A											67	A																									
	1	150D474 X0035A2	CAP / .47μF, ±20%, 35V	SPRAGUE	05571		42	A											68																										
	2	CK05BX102K	CAP / .001μF ± 10% , 200V	MIL-C-11015			43	A											69	B																									
	2	CK05BX220K	CAP / 22 pF ± 10% , 200V	MIL-C-11015			44	A											70	A																									
	1	CK05BX101K	CAP / 100 pF ± 10% , 200V	MIL-C-11015			45	A											71																										
	160	CK05BX104K	CAP / .1 μF ± 10% , 50V	MIL-C-11015			46	A											72																										
	82	CK05BX103K	CAP / .01 μF ± 10% , 100V	MIL-C-11015			47	A											73	B																									
	2	150D685 X0035B2	CAP / 6.8 μF, ±20%, 35V	SPRAGUE	05571		48	A											74	B																									
	18	CGA103 ZDZ	CAP / .01 μF , +80-20% , 50V	UNITRODE			49	A											75	G																									
							50																																						
	2	150D475 X0020A2	CAP / 4.7 μF ± 20% , 10V	SPRAGUE	05571		51	A											76	G																									
	12	150D156 X0020B2	CAP / 15 μF ± 20% , 20V	SPRAGUE	05571		52	A											77	A																									

Form 000087

SIZE	CODE IDENT NO.	DWG NO.	PL 700755-100	SHEET 2 OF 3
B	52648	REV A		

The information herein is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not comply with license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

The information herein is the property of PLESSEY PERIPHERAL SYS.			
Transmittal receipt or possession of the information does not comply with license, or imply any rights to use, sell, or manufacture from this infor- mation and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.			
SIZE	CODE IDENT NO.	DWG NO.	
<b>B</b>	52648	PL 700755-100	
SCALE	REV	A	SHEET 3 of 3

The information herein is the property of PLESSEY PERIPHERAL SYS. Transmittal receipt or possession of the information does not imply license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it in whole or in part, shall be made without written authorization from PLESSEY PERIPHERAL SYS.

Form 000087

PARTS LIST	Plessey Microsystems		PRINTED BY L. LAMPERT 10-14-78	DATE 2-1-78	PARTS LIST NO. PL 700755-108				
BOARD ASSY, MEMORY, PM-S1132 32K X 18		DESIGNER J. Guenke	RESP. PERSON J. Guenke	RESP. PERSON J. Guenke	CODE IDENT NO. 52648				
		REV. 00	REV. 00	REV. 00	CONTRACT NO. B				
LTR	DESCRIPTION	DATE	APPROVED	LTR	DESCRIPTION	DATE	APPR		
A	REL TO PROD PER EO 2519	9-11-78	D. S. Geff						
<table border="1" style="width: 100%; height: 100px; margin-top: 10px;"> <tr> <td style="text-align: center;">PRODUCTION</td> <td style="text-align: center;">RELEASE</td> </tr> </table>								PRODUCTION	RELEASE
PRODUCTION	RELEASE								

PARTS LIST			Plessey Memories Incorporated Santa Ana, California	CONFIDENTIAL NO. 52648	REF ID NO. PL700755-108	SH 3					
N O T E	QTY REQD	PART OR IDENTIFYS. NO.	NAME/DESCRIPTION	SPECIFICATION	CORE ITEM NO. NO.	ZONE	F I N O D	S Y M	G/E URGENT	TIN CH HAND	P A P C
	1	700754-001	PWB/MEMORY BOARD				1	B			
							2				
							3				
	1	SN7400N	I.C./QUAD 2-INPUT POS NAND GATES	T.I.	01295		4	A			
	3	SN74S153N	I.C./DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MULTIPLEXERS	T.I.	01295		5	A			
	1	136000 -038	I.C./ QUAD 2-INPUT POS NAND BUFFERS W/OC				6				
	1	SN74S10N	I.C./QUAD 2-INPUT EXCLUSIVE-OR GATES	T.I.	01295		7	A			
	1	SN7404N	I.C./QUAD 2-INPUT POS-OR GATES	T.I.	01295		8	A			
	3	SN74S00N	I.C./QUAD 2-INPUT POS NAND GATES	T.I.	01295		9	A			
	2	SN74S74	I.C./DUAL D-TYPE POS EDGE- TRIGGERED FLIP-FLOPS W/PRESET/CLEAR	T.I.	01295		10	A			
	2	SN74123N	I.C./RETRIGGABLE ASYNCHRONOUS MULTIVIBRATORS W/CLEAR	T.I.	01295		11	A			
	1	SN74S138N	I.C./DECODERS/DEMULTIPLEXERS	T.I.	01295		12	A			
	2	9324	I.C./ 4 BIT MAGNITUDE COMPARATOR	FAIRCHILD	07263		13	A			

ITEM NO.	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE PRINT NO.	ZONE	F. IN. H. O. D.	S. Y. M.	C/I USAGE		
										C/I COP	INV ON HAND	PAR UNI COS
	12	1	SN74S04N	I.C./HEX INVERTERS	T.I.	01295		14	A			
	2	1	SN7493A	I.C./ DECODE, DIV BY TWELVE & BINARY COUNTERS	T.I.	01295		15	A			
	1	1	SN7402N	I.C./QUAD 2-INPUT POS NOR GATES	T.I.	01295		16	A			
	1	1	SN7408N	I.C./QUAD 2-INPUT POS AND GATES	T.I.	01295		17	A			
	4	1	DM8837	I.C./HEX UNIFIED BUS RECEIVER	NATIONAL	27014		18	A			
	4	1	DS8641	I.C./ QUAD UNIFIED BUS TRANSCEIVER	NATIONAL	27014		19	A			
	144	1	4027-2	I.C./4096-BIT RANDOM ACCESS MEMORY	FAIRCHILD MOSTEK	07263 50088		20	A			
	1	1	SN74H30	I.C./8 INPUT NAND GATE	T.I.	01295		21				
	2	1	NE-555	I.C./TIMER	SIGNETICS	18324		22	A			
								23				
								24				
	1	1	3-435 668-0	DIP SWITCH	AMP	04618		25	A			
	1	1	RC075F 272J	RES/ 2.7K, ±5%, 1/4W	MIL-R-11			26	A			

The information herein is the property of PLESSEY PERIPHERAL SYS.  
Transmitter, recipient or possessor of the information does not comply  
with the above conditions shall be liable to pay damages to PLESSEY  
PERIPHERAL SYS. and/or be liable to criminal prosecution under  
the laws of the United Kingdom.

Form 000087

PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO.	PL700755-108	SH 5	A	PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO.	PL700755-108	SH 7	A														
NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			SPECIFICATION	CODE IDENT NO.	ZONE	F IN O D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			SPECIFICATION	CODE IDENT NO.	ZONE	F IN O D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST
1	RC07GF103J	RES / 10K, ±5%, 1/4W	MIL-R-11			27 A																		53					
1	RC07GF153J	RES / 15K ± 5%, 1/4W	MIL-R-11			28 A																		54					
						29																		55					
3	RC07GF273J	RES / 27K ± 5%, 1/4W	MIL-R-11			30 A																		56					
2	RC07GF333J	RES / 33K ± 5%, 1/4W	MIL-R-11			31 A																		57					
1	RC07GF102J	RES / 1K ± 5%, 1/4W	MIL-R-11			32 A																		58 A					
3	RC07GF177J	RES / 1.7K ± 5%, 1/4W	MIL-R-11			33 A																		59 A					
1	RC07GF101J	RES / 100Ω ± 5%, 1/4W	MIL-R-11			34 A																		60					
16	RC05GF330J	RES / 33Ω, ±5%, 1/8W	MIL-R-11			35 A																		61					
1	RC07GF223J	RES / 22K, ± 5%, 1/4W	MIL-R-11			36 A																		62					
						37																		63					
3	138000-001	DIODE				38 B																		64					
6	750-83-R33	RES MODULE , 33Ω	CTS	75378		39 A																		65					

PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO.	PL700755-108	SH 6	A	PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO.	PL700755-108	SH 8	A														
NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			SPECIFICATION	CODE IDENT NO.	ZONE	F IN O D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION			SPECIFICATION	CODE IDENT NO.	ZONE	F IN O D	S Y M	C/I CODE	INV ON HAND	P AR	UNIT COST
8	879-3-R39	RES. MODULE , 39Ω	BECKMAN	73138		40 A																		66					
1	TG-81-R1.7K	RES. MODULE , 1.7K	CTS	75378		41 A																		67 A					
1	150D474 X0035A2	CAP / .47μF, ±20%, 35V	SPRAGUE	05571		42 A																		68					
2	CK05BX102K	CAP / .001μF ± 10% ; 200V	MIL-C-11015			43 A																		69 B					
2	CK05BX220K	CAP / 22 pF ± 10% , 200V	MIL-C-11015			44 A																		70 A					
1	CK05BX101K	CAP / 100 pF ± 10% , 200V	MIL-C-11015			45 A																		71					
160	CK05BX104K	CAP / .1 μF ± 10% , 50V	MIL-C-11015			46 A																		72					
82	CK05BX103K	CAP / .01 μF ± 10% , 100V	MIL-C-11015			47 A																		73 B					
2	150D685 X0035B2	CAP / 6.8 μF, ±20%, 35V	SPRAGUE	05571		48 A																		74 B					
18	CGA103 ZDZ	CAP / .01 μF +80-20% , 50V	UNITRODE			49 A																		75 G					
						50																		76 G					
2	150D475 X0020A2	CAP / 4.7 μF ± 20% , 10V	SPRAGUE	05571		51 A																		77 E					
12	150D156 X0020B2	CAP / 15 μF ± 20% , 20V	SPRAGUE	05571		52 A																		78					

The information herein is the property of PLESSEY PERIPHERAL SYS.  
Transmitting, receipt or possession of the information does not imply  
license, or imply any rights to use, sell, or manufacture from this information,  
and no reproduction or publication of it, in whole or in part, shall  
be made without written authorization from PLESSEY PERIPHERAL SYS.

Form 000087

SIZE CODE IDENT NO. DWG NO.  
B 52648 PL 700755-108  
SCALE

REV A SHEET 2 of 3

The information herein is the property of PLESSEY PERIPHERAL SYS.  
Transmittal, receipt or possession of the information does not imply  
license, or imply any rights to use, sell, or manufacture from this infor-  
mation and no reproduction or publication of it in whole or in part, shall  
be made without written authorization from PLESSEY PERIPHERAL SYS.

Form 000087

PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO.	PARTS LIST	SH 3	A					
NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOmenCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F IN D	S Y M	C/I USAGE			
									C/I CODE	INV ON HAND	PAR	UNIT COST
	1	700754-001	PWB/ MEMORY BOARD				1	B				
							2					
							3					
1	SN7400N	I.C./QUAD 2-INPUT POS NAND GATES		T.I.	01295		4	A				
3	SN74S153N	I.C./DUAL 4-LINE-TO-1-LINE DATA SELECTORS/MUXES		T.I.	01295		5	A				
1	136000-038	I.C./ QUAD 2-INPUT POS NAND BUFFERS W/OC					6					
1	SN74S10N	I.C./QUAD 2-INPUT EXCLUSIVE-OR GATES		T.I.	01295		7	A				
1	SN7404N	I.C./QUAD 2-INPUT POS-OR GATES		T.I.	01295		8	A				
3	SN74S00N	I.C./QUAD 2-INPUT POS NAND GATES		T.I.	01295		9	A				
2	SN74S74	I.C./D-TYPE POS EDGE-TRIGGERED FLIP-FLOPS W/PRESET/CLEAR		T.I.	01295		10	A				
2	SN74123N	I.C./RETRIGGERABLE MONOSTABLE MULTIVIBRATORS W/ CLEAR		T.I.	01295		11	A				
1	SN74S13BN	I.C./DECODERS/DEMULTIPLEXERS		T.I.	01295		12	A				
2	9324	I.C./4 BIT MAGNITUDE COMPARATOR		FAIRCHILD	07263		13	A				

PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO. 52648	PL700755-200	SH 4	REV 10					
ITEM	NOTE	QTY REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	FIN. NO.	SYM	C/I USAGE		
										C/I CODE	INV ON HAND	P AR
		12	SN74SD4N	I.C./HEX INVERTERS	T.I.	01295		14	A			
		2	SN7493A	I.C./ DECODE, DIV BY TWELVE & BINARY COUNTERS	T.I.	01295		15	A			
		1	SN7402N	I.C./QUAD 2-INPUT POS NOR GATES	T.I.	01295		16	A			
		1	SN7408N	I.C./QUAD 2-INPUT POS AND GATES	T.I.	01295		17	A			
		4	DM 8837	I.C./HEX UNIFIED BUS RECEIVER	NATIONAL	27014		18	A			
		4	DS8641	I.C./ QUAD UNIFIED BUS TRANSCEIVER	NATIONAL	27014		19	A			
		128	4096-3DC 4096-6	I.C./4096-BIT RANDOM ACCESS MEMORY	FAIRCHILD MOSTEK	07263 50088		20	A			
		1	SN74H30	I.C./8 INPUT NAND GATE	T.I.	01295		21	A			
		2	NE-555	I.C./ TIMER	SIGNETICS	18324		22	A			
								23				
								24				
		1	3-435 668-0	DIP SWITCH	AMP	04618		25	A			
		1	RC07GF 273J	RES/ 2.7K, ± 5%, 1/4W	MIL-R-11			26	A			

The information hereon is the property of PLESSEY PERIPHERAL SYS.  
Transmittal receipt or possession of the information does not imply  
licensure, or imply any rights to use, sell, or manufacture from this infor-  
mation and no reproduction or publication of it, in whole or in part, shall  
be made without written authorization from PLESSEY PERIPHERAL SYS.

Form 000087

PARTS LIST		Plessey Memories Incorporated Santa Ana, California		CODE IDENT NO.	ITEMS LIST NO.	SH 8		A				
N OTE	QTY REQD	PART OR IDENTIFYING NO.	NONENCLATURE OR DESCRIPTION	SPECIFICATION	CODE IDENT NO.	ZONE	F IND N. O.	S YH	C/I USAGE	IN V Y ON HARD	P AR	UNIT COST
									66			
	1	10079	TRANSIPAD (TO-5)	MILTON ROSS	01047	67 A						
									68			
	1	700407-001	STIFFENER						69 B			
	6	N-440-1/4	SCREW / 4-40 X 1/4 NYLON BINDER HEAD	WECKESSER	95987	70 A						
									71			
									72			
	2	700330-001	HANDLE / EXTRACTOR						73 B			
	2	700331-001	SPACER						74 B			
	2	MS51957-4	SCREW / 2-56 X 5/16						75 G			
	2	NAS1291C02	NUT / HEX, #2, SELF-LOCKING						76 G			
	2	NWM-2814	WASHER, NYLON	WECKESSER	95987	77 A						
									78			

The information herein is the property of PLESSEY PERIPHERAL SYS.  
Transmittal receipt or possession of the information does not comply  
with licensees, or imply any rights to use, sell, or manufacture from this infor-  
mation and no reproduction or publication of it, in whole or in part, shall  
be made without written authorization from PLESSEY PERIPHERAL SYS.

Form 000087



8

3




3

1

The information herein is the property of PLESSEY MEMORIES INCORPORATED. Transmittal, receipt or possession of the information does not comply, license, or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MEMORIES INC.

NOT USED	
C277	CAPACITOR
R35	RESISTOR

REF DESIG	GATES USED PER TOTAL	PART NUMBER
U180	5/6	SN7404



(3) 8K TO 28K ADDRESSABLE OPTION FOR -103 & -203  
VERSIONS: CUT AND LIFT U16Z-1 & 9. ADD WIRES FROM  
W18 TO U16Z-9 & FROM W17 TO U16Z-1.

[12] FOR VERSIONS -108 THRU -115:  
(A) CUT ETCH: UI78-2 (SOLDER S DE)  
(B) ADD JUMPER: 1181-3 TO UI68-3

11. FOR BATTERY BACKUP OPTION: VERSION -100 THRU -115,  
-200 THRU -207, JUMPER WIRES ARE AS FOLLOWS:  
W9 TO W1C, W12 TO W14. ALL OTHER JUMPERS  
TO REMAIN THE SAME.

10. DESIGNATIONS SHOWN IN PARENTHESES  
(2/A3) INDICATES WHERE SIGNAL ORIGINATES  
OR TERMINATES  
ZONE DESIGNATION  
SHEET NUMBER


9. SIGNALS SHOWN IN RECTANGLE  
[AA2] ARE I/O CONNECTIONS

6. 30K OPTION  
CUT ETCH U169-1 & U169-2, SOLDER SIDE.  
ADD: W15 TO W16.
  5. 3IK OPTION  
CUT ETCH U169-1 & U169-2, SOLDER SIDE.  
ADD: W15 TO W16.  
CUT ETCH U188-5 & U188-6 SOLDER SIDE.  
ADD: W25 TO W26.
  4. ALL CAPACITOR VALUES ARE IN  $\mu$ F, 50V.
  - ③ VALUES ARE LAB SET PER TEST SPEC TS700755
  2. ALL DIODES ARE 138000-001.
  1. ALL RESISTOR VALUES ARE IN OHMS  $\pm 5\%$ , 1/4W

NOTES: UNLESS OTHERWISE SPECIFIED

PART/ASSY NO. & QTY PER ASSY	NOTE PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION / MATERIAL	SPEC/SOURCE	CODE IDENT NO.	FIND NO.
PART/ASSY REV LTR		PARTS LIST		CONTRACT NO.	
		DO NOT SCALE DRAWING	DRAWN BY W. BLAUK 1/3/70		Plessey Memories Incorporated Santa Ana, California
		SCREW THREADS PDP HANDBOOK H-38	CHECKED D. W. 8-17-70		DWG TITLE
		COUNTERBORE AND ROUNDSFACE FILLET RADII TO BE ADD MAXIMUM	ENGR D. W. 8-17-70		SCHEMATIC DIAGRAM
		REMOVE ALL BURRS AND BREAK SHARP EDGES EQUIVALENT TO .005"	PROJ. ENGR X-62 8-17-70		MEMORY SYSTEM
		INCORRECTNESS OF MACHINED SURFACES LEFT PER UGAS 841	PROD. DESIGN X-62 8-16-70		PM-S1132
		STANDARD HOLE TOLERANCE PER ANSI Y14.9	SIZE CODE IDENT NO. DWG NO.		
		TOLERANCES ON J3 = ± .03 JOCX = ± .005 ANLLES = ± .005	D 52648 SD700755		
		INTERPRET DIMENSIONS AND TOLERANCES PER UGAS Y14.5	APPROVALS		SCALE: MM/IN.
		DIMENSIONS ARE IN INCHES AND MAY AFTER HEAT TREAT AND FINISH			SHEET 1 OF 1
PART NO.	SD700755-100P-A-1132	APPLICATION	UNLESS OTHERWISE SPECIFIED		
NEXT ASSY	USED ON				

The information on here is the property of THE CUPRO-ALUMINUM INC.  
("COPPER-ALU"). Transferring, reprinting or passing on the information  
does not entitle the owner to any rights to sell, use, manufacture  
from this information and no reproduction or publication of  
it, in whole or in part shall be made without written authorization  
from THE CUPRO-ALUMINUM INC.



SIZE	CODE IDENT NO.	DWG NO.
<b>D</b>	<b>52645</b>	<b>SD700755</b>
SCALE:	REV. A	SHED 1 OF 1

The information herein is the property of PHILIPS MEMORIES INCORPORATED. The transmission, receipt or possession of the information does not convey a license or imply any rights to use such information for manufacturing purposes or for any other purpose, without written authorization of PHILIPS MEMORIES INCORPORATED.


REVISIONS

ZONE LTR DESCRIPTION DATE APPROVED

SEE SHEET 1

ADDRESS MUX

SN74153



(2/C6) A12

A06 (2/C6)

(2/C6) A11

(2/C6) A05

(2/C6) A10

(2/C6) A04

(2/C6) A09

(2/C6) A03

(2/C6) A08

(2/B6) A02

(2/C6) A07

(2/B6) A01

(2/C6) A06

(2/C6) A05

(2/C6) A04

(2/C6) A03


(2/C6) A02

(2/C6) A01


(2/C6) A00

(2/C6) A01</

DATA  
TRANSCIVERS



ADDRESS DRIVERS



REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
SEE SHEET 1			


D

C

B

A

SD700755



SIZE CODE IDENT NO. DWG NO.  
D 52643 SD700755  
SCALE: REV A SHEET 1 OF 1 DISTR NO.

8

7

6

5

4



3

2

1

The information herein is the property of PLESLEY MEMORIES INC.  
COPYRIGHT © 1981. Transistor memory components.  
All rights reserved. No part of this document may be reproduced or  
transmitted in whole or in part without written authorization  
from PLESLEY MEMORIES INC.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
		SEE SHEET 1	




SIZE CODE IDENT NO. DWG NO.  
D 52648 SD700755  
SCALE: REV: B SHEET 5 OF 1  
FORM NO. 80801

The information herein is the property of PLESSET MEMORIES INC.  
UNPUBLISHED INFORMATION CONTAINED HEREIN IS UNPUBLISHED PROPERTY OF PLESSET MEMORIES INC. AND MAY NOT BE REPRODUCED, IN WHOLE OR IN PART, WITHOUT WRITTEN AUTHORIZATION FROM PLESSET MEMORIES INC.

REVISIONS

ZONE	LTR	DESCRIPTION	DATE	APPROVED
SEE SHEET 1				




SIZE CODE IDENT NO. DWG NO.  
**D** 52643 SD700755  
SCALE: REV: B SHEET 1 OF 14

The information herein is the property of PLESSEY MEMORIAL INCORPORATED. Transmittal, receipt or possession of the information does not imply, license, or imply any rights to use, sell, or make it available to others. Copying and/or reproduction or publication of it, in whole or in part, shall be made without written authorization from PLESSEY MEMORIAL INC.

## REVISIONS


ZONE	LTR	DESCRIPTION	DATE	APPROVED
		SEE SHEET 1		



SIZE CODE IDENT NO. DWG NO.  
D 52648 SD700755  
SCALE: REV: B SHEET 7 OF 14  
DISTR. NO.

The information herein is the property of PLESSEY MEMORIES INC.  
CORPORATED. Transmittal, receipt or possession of the information  
does not convey, imply or imply any rights to use, sell, or manu-  
facture from this document. Any unauthorized use, sale or manu-  
facture, in whole or in part, shall be made without written authorization  
from PLESSEY MEMORIES INC.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
SEE SHEET 1			



D

C

B

B'

A

A'

8

7

6

5

4

3

2

1

A

A'

SIZE CODE IDENT NO. DWG NO.  
**D 52648 SD700755**

SCALE: REV: B SHEET 8 OF 11 DIST. NO.

8

7

6

5

4


3

2

1

The information herein is the property of PLESSEY MEMORIES INC.  
It is furnished to authorized contractors under the condition  
that it will not be copied or distributed outside the contractor's  
plant without written authorization from PLESSEY MEMORIES INC.  
Any unauthorized copying or distribution of this information  
or disclosure of its contents and/or use of this information  
in whole or in part, shall be made without written authorization  
from PLESSEY MEMORIES INC.

REVISIONS		DESCRIPTION		DATE	APPROVED
ZONE	LTR	SEE SHEET 1			




SIZE CODE IDENT NO. DWG NO.  
**D 52648 SD700755**  
SCALE: REV: B SHEET 9 OF 14

The information herein is the property of PLESSEY MEMORIES INC.  
Unauthorized transmission, receipt or possession of this document or any part  
thereof, without written authorization, implies any rights to use, sell or manu-  
facture from this information and no reproduction or publication of  
it, in whole or in part, shall be made without written authorization  
from PLESSEY MEMORIES INC.

## REVISIONS



ZONE	LTR	DESCRIPTION	DATE	APPR'D BY
		SEE SHEET 1		



SIZE	CODE IDENT NO.	DWG NO.
D	52648	SD700755
SCALE:	REV:	SHEET 1 OF 1


The information herein is the property of PLESSEY MEMORIES INCORPORATED. Reproduction, reprint or possession of the information does not imply, license or imply any rights to use, sell, or manufacture from this information and no reproduction or publication of it in whole or in part shall be made without written authorization from PLESSEY MEMORIES INC.

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
/	/	SEE SHEET 1		



The information herein is the property of PLESSEY MEMORIES INC.  
CORPORATION. Transmittal, release or possession of the information  
does not convey any license under any patent rights or other  
intellectual property rights owned by PLESSEY MEMORIES INC.  
No factor from this information and no reproduction or publication of  
it, whole or in part, shall be made without written authorization  
from PLESSEY MEMORIES INC.

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
		SEE SHEET 1	



SHEET 1 OF 14  
SD700755  
SIZE CODE IDENT NO. DWG NO.  
**D 52648 SD700755**  
SCALE: REV: B SHEET 1 OF 14  
DISTR. NO.

8

7

6

5

4


3

2

1

The information herein is the property of PLESSEY MEMORIES INC.  
Copied and transmitted, without written permission or the information  
contained herein, in whole or in part, shall be illegal and subject to  
penalty under the laws of the United States.




REVISIONS			
ZONE LTR	DESCRIPTION	DATE	APPROVED
SEE SHEET 1			



SD700755  
D 52648  
SIZE CODE IDENT NO. DWG NO.  
SCALE: 1 REV: B SHEET 13 OF 1

## JUMPER WIRE CHART

JUMPER WIRE CHART					
VERSION	JUMPERS		VERSION	JUMPERS	
-100, -101 -108, -109	W1 to W3, W4 to W6, W7 to WB, W9 to W1, W2 to W13, WC to WD, WE to WF, WG to WH	(11) (12)	-200, -201	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(11)
-102 -110	W1 to W3, W4 to W6, W7 to WB, W9 to W11, W12 to W3, WC to WD, WE to WF, WG to WH	(11) (12)	-202	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(11)
-103 -111	W1 to W3, W4 to W6, W7 to WB, W9 to W11, W12 to W3, WC to WD, WE to WF, WG to WH	(11) (12) (13)	-203	W9 to W11, W12 to W13, WC to WD, WE to WF, WG to WH	(11) (13)
-104 -112	W1 to W3, W4 to W6, W7 to WB, W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(11) (12)	-204	W9 to W11, W12 to W13, WA to WF, WC to WD, WG to WH	(11)
-105 -113	W1 to W3, W4 to W6, W7 to WB, W9 to W11 W12 to W3, WA to WF, WC to WD, NG to NH,	(11) (12)	-205	W9 to W11, W12 to W13 WA to WF, WC to WD, WG to WH	(11)
-106 -114	W1 to W3, W4 to W6, W7 to WB, W9 to W1, W12 to W13, WA to WF, WB to WH, WC to WD	(11) (12)	-206	W9 to W11, W12 to W13, WA to WF, WB to WH, WC to WD	(11)
-107 -115	W1 to W3, W4 to W6, W7 to WB, W9 to W1, W12 to W13, WA to WF, WA to WH, WB to WD	(11) (12)	-207	W9 to W11, W12 to W13, WA to WF, WA to WH, WB to WD	(11)



### **NORTH AMERICAN SALES OFFICES:**

ARIZONA:	Phoenix	(602) 265-5216
CALIFORNIA:	<u>Irvine</u>	(714) 540-9945
	Mountain View	(415) 968-3681
	Redondo Beach	(213) 540-1227
FLORIDA:	Orlando	(305) 859-7500
ILLINOIS:	<u>Schiller Park</u>	(312) 671-4554
MARYLAND:	Gaitersburg	(301) 840-9455
MASSACHUSETTS:	<u>Waltham</u>	(617) 890-2654
MICHIGAN:	Southfield	(313) 644-4944
MINNESOTA:	Minneapolis	(612) 881-0190
NEW JERSEY:	South Plainfield	(201) 757-2211
NEW MEXICO:	Albuquerque	(505) 294-5790
TEXAS:	<u>Dallas</u>	(214) 387-0229
WASHINGTON:	Olympia	(206) 866-2001
CANADA:	Mississauga	(416) 677-5410

### **EUROPEAN SALES OFFICES:**

BELGIUM:	<u>Hasselt</u> (Antwerp)	(011) 22.77.01
DENMARK:	<u>Copenhagen</u>	(01) 12.48.03
FINLAND:	<u>Helsinki</u>	(080) 542.077
FRANCE:	<u>Paris</u>	(01) 776.6334
W. GERMANY:	<u>Munich</u>	(089) 351.7021
	<u>Cologne</u>	(0221) 58.50.07
	<u>Frankfurt</u>	(06196) 48777
	W. Berlin	(030) 24.72.12
ITALY:	<u>Milan</u>	(02) 688.7548
	Turin	(011) 61.63.33
NETHERLANDS:	<u>Zeist</u> (Utrecht)	(03404) 21.344
NORWAY:	Oslo	(02) 15.00.90
SPAIN:	Madrid	(01) 252.37.22
SWEDEN:	<u>Stockholm</u>	(08) 23.55.40
SWITZERLAND:	<u>Geneva</u>	(022) 82.55.30
	<u>Zurich</u>	(01) 50.36.55
UNITED KINGDOM:	<u>Northampton</u>	(0604) 62.175
	<u>Tolworth</u> (Surrey)	(01) 330.4100

### **OVERSEAS SALES OFFICES:**

AUSTRALIA:	Sydney	929 8299
S. AFRICA:	Johannesburg	724 7241
INDIA:	Madras	600 002

(SERVICE CENTERS ARE UNDERLINED)