MAN1883

AMIC User Guide

Revision 1 May 1974



145 Pennsylvania Ave. Framingham, Mass. 01701 MAN 1883

Revision 1, May 1974

Reprinted February 1975

Copyright 1975 by

Prime Computer, Incorporated

145 Pennsylvania Avenue

Framingham, Massachusetts 01701

Performance characteristics are subject to change without notice

# Table of Contents

Page	
1	Highlights of AMLC
3	AMLC Type Number Descriptions
	Programming
3	Table of AMLC PIO Instructions
4	Definition of PIO Instructions
5	The Skip Properties of the OTA and INA Instructions
5	A Register Format for OTA and INA Instructions
15	Format of Data in Memory
18	Start-up Procedures
19	Continuation Procedures
20	Shut-down Procedures
21	General Block Diagram Description
24	How to Order
26	AMLC Cables, Cable Signal/Connector Pin List
27	AMLC Connector Signal Name List

#### HIGHLIGHTS OF AMLC

PRIME's AMLC is an efficient, flexible way to interface full-duplex asynchronous data lines to a PRIME computer. These lines can connect to RS232-C/CCITT V24 or 20 ma compatible terminals, peripheral devices, and 103/113/202 data sets. The AMLC performs bit-serial to/from character-parallel translation. A single circuit board services 8 or 16 lines. Additional boards are used to satisfy requirements for more than 16 lines.

Interfacing to the central processor is via programmed I/O, interrupt and direct memory transfer.

Flexibility is achieved by allowing software to select on a per line basis the speed, character format and parity. The AMLC has the capability to loop back each line and single-step the logic control clock. This helps isolate line and data set problems from the AMLC. Once failures have been isolated to a major unit or board, repair can be accomplished by simply replacing the board.

Transmission Type: Full or half duplex.

#### Interface to PRIME Computer:

Received data and/or line status - DMA/DMC
Transmitted data - DMT
Line control and line configuration - Programmed I/O
End of range for receive DMA/DMC channel - Interrupt
Character time interval (if enabled) - Interrupt
Data set control and status - Programmed I/O
User-specified speed - Programmed I/O

## Software Controls (per line; enable/disable):

Transmit line break-space character
Transmit line mark character
Transmit data
Receive data
Receive off, report open line
Loop back
Echo mode
Interrupt every character time
Data set control

Status Reporting:

Open line (or break character) Character overrun on received data Incorrect stop bit Data set status

Program Selectable Line Configuration Parameters:

Character size (exclusive of parity bit):

5, 6, 7 or 8 bits

Stop bits:

1 or 2 stop bits

Parity:

Odd, even or no parity; checked on incoming lines, generated on outgoing lines.

Echo:

On a character basis when enabled. Characters are received, checked, and retransmitted if correct.

Speed:

Under program control, each line can select one of eight clock speeds. Of these eight, four are fixed at 110, 134.5, 300 and 1200 baud. A fifth clock can be specified by the user. The clock is generated by the overflow from a preset 12 bit counter. The preset is implemented by a program loaded register. The remaining three clocks can be jumper selected by the user from the following speeds: 75, 150, 600, 1800, 2400, 4800, 9600, and 19,200 baud. Default selection is 75, 150, and 1800.

Data Set Interface (per line):

AMJ	LC	T	p	e

#### Control

#### Status

5002, 5004

- 1) Request to Send
- 2) Data Terminal Ready
- 3) Originate Mode/Supervisory Transmit Data
- 4) Local Mode/Terminal Busy
- 1) Clear to Send
- 2) Data Set Ready
- 3) Carrier Detect
- 4) Supervisory Received Data

5052, 5054

1 control

1 status

5075

1 control \*

1 status \*

20 ma current loop lines (number 0-7) have no control/status lines

#### AMLC TYPE NUMBER DESCRIPTIONS

Туре	Description
5002	AMLC for 103/113/202 data sets; RS232-C/CCITT V24, eight lines.
5004	AMLC for 103/113/202 data Sets; RS232-C/CCITT V24, sixteen lines.
5052	AMLC for direct-connected devices: RS232/C/CCITT V24, eight lines
5054	AMLC for direct-connected devices: RS232-C/CCITT V24, sixteen lines.
5075	AMLC for direct-connected devices: eight lines @ 20 ma, plus eight lines @ RS232-C/CCITT V24.

5002, 5004 have full data set control: four control signals and four status signals per line.

5052, 5054 and 5075 have limited data set controls: one control signal and one status (or sense) signal per line. (5075: on RS232 lines only, not on 20 ma current loop lines).

PROGRAMMING

#### TABLE OF AMLC PIO INSTRUCTIONS

OP Code Bits 1-6	- 14 <sub>8</sub>	348	548	74 <sub>8</sub>
Func- tion Cod Bits 7-1		SKS	INA	OTA
00 01 02 03 04 05	Stop Clock Single Step Clock	Not Interruptin	-	Output Line # to Read DSS* Output Line Configuration Output Line Control Output DSC*
07			Input Status (& Clear	)
10 11 12 13 14	Set Normal Mode Set Diagnostic Mod	le	Input I.D. Number  DMA/DMC Channel (RC)	DMA/DMC Channel (RC)
15 16 17	Set Int Mask Clear Int Mask Initialize			DMT Base Address (TX)

<sup>\*</sup>on 5002, 5004 only

## DEFINITION OF PIO INSTRUCTIONS

OCP'0000+DA	Stop AMLC System Clock. Used as debug aid and is effective only in the diagnostic mode.
OCP'0100+DA	Single Step AMLC System Clock. Used as debug aid and is effective only in the diagnostic mode.
OCP'1200+DA	Select Normal Mode of Operation. In this mode it is possible to run all lines and issue all OTA, INA commands.
OCP'1300+DA	Select Diagnostic Mode of Operation. In this mode it is possible to do all functions as in the normal plus OCP 'stop clock' and OCP 'single step clock' for debug purposes.
OCP'1500+DA	Set Interrupt Mask. Enables AMLC interrupts.
OCP'1600+DA	Clear Interrupt Mask. Disables AMLC interrupts.
OCP'1700+DA	Initialize AMLC. This command will clear all flip-flops and registers in the AMLC, start the AMLC clock and, over a period of one line scan, clear all the line control bits in RAMC to zero. For the period of the one line scan the AMLC will respond not ready to PIO instructions.
SKS'0400+DA	Skip if Not Interrupting. Tests AMLC Interrupt and skips if the AMLC is not interrupting.
INA'0000+DA	Input Data Set Status.
INA'0700+DA	Input AMLC Status.
INA'1100+DA	Input I.D. Number.
INA'1400+DA	Input DMA/DMC Channel Address.
INA'1500+DA	Input DMT Base Address.
INA'1600+DA	Input Vector Address
OTA'0000+DA*	Set up Line Number to Read Data Set Status.
OTA'0100+DA	Set up Line Configuration
OTA'0200+DA	Set up Line Control.

<sup>\*</sup>On 5002, 5004 only

OTA'0300+DA*	Output	Data Set Control.
OTA'1400+DA	Set up	DMA/DMC Channel Address.
OTA'1500+DA	Set up	DMT Base Address.
OTA'1600+DA	Set up	Interrupt Vector Address.
OTA'1700+DA	Set up	Special Asynchronous Clock.

DA = Device Address. Standard DA = '54. In systems with multiple AMLC's, the DA can be changed by jumpers to uniquely identify each AMLC. INA and OTA instructions are more fully described in the "A-Register Format for OTA and INA Instructions" section below.


#### THE SKIP PROPERTIES OF THE OTA AND INA INSTRUCTIONS

INA'0700+DA, Input AMLC Status (and Clear), always skips. All other OTA and INA instructions will not skip if the AMLC common control logic is busy. Worst case delay is approximately 20 microseconds representing between .5% and 50% of the character time busy for 16 lines at 110 baud and 9600 baud, respectively. The "no-skip" condition should not be considered an error condition. The instruction will skip when the AMLC common control logic is not busy.

## A REGISTER FORMAT FOR OTA AND INA INSTRUCTIONS


OTA'0000+DA (Model 5002, 5004 only) - Set up line number to read Data Set Status

Output Line number to read Data Set Status. This instruction should be followed immediately by INA'0000+DA (see below).



\*On 5002, 5004 only


OTA'0100+DA - Set up line configuration



Note 1: The parity bit if enabled is additional to the character bits. (i.e. It is concatinated with the character. It is last bit to be transmitted.)

Note 2: On the basic AMLC board there is provided one control lead per line. Typically this could be used as "Request to Send" or "Data Terminal Ready" where some partial subset of full data set control is sufficient for customers uses. (Models 5052, 5054 only)


OTA'0200+DA - Set up line control



Note 3: Transmit and/or character time interrupts should not be enabled when echo back is enabled.

Note 4: Bits 15 & 16 should never both be set at any one time.


OTA'0300+DA - Output Data Set control (for 5002, 5004)



Data set control bit for types 5052, 5054 and the 8 EIA lines of the 5075 is set by OTA'0100+DA, Set up line configuration.

A Register		SIGNAL/TYP	E OF MODEM	
Bit	103A	103F	202 C/D	113
16		Request to Send	Request to Send	
15	Data Terminal Ready		Data Terminal Ready	Data Terminal Ready
14		Originate Mode	Supervisory Transmit Data	
13		(Note 1) Local Mode		Terminal Busy

Note 1: Control of the 'Local Mode' lead on a type 103F modem can only be achieved by changing jumpers on the DSC board. See diagram below.



normal jumpers

jumper to enable control of "Local Mode"


There are four jumper DIP sites on the DSC at locations 6L, 14L, 29M and 43L. The jumper DIPs are set up as shown on the next page.

#### JUMPER/LINE ASSIGNMENT

DIPSITE/LINE #
JUMPER ASSIGNMENT

	43L	29M	14L	6L
1—————————————————————————————————————	0	4	8	12
3—————————————————————————————————————	1	5	9	13
5—————————————————————————————————————	2	6	10	14
7— 10 — 9	3	7	11	15


OTA'1400+DA - Set up DMA/DMC channel address



DMA/DMC channels are addressed by referencing the first word of the control word pair associated with each channel. DMA channel control word pairs are located in consecutive pairs of locations in the high speed register file (from location '20 through '37). The first pair of control words governs DMA channel one, the second pair governs channel two, and so on through locations '36 and '37 for channel eight. In each control word pair, the first word specifies the channel range (the two's complement of the number of words to be transferred: specified in bits 1-12) and the second word contains the address of the next word to be transferred. DMC control word pairs are located in consecutive pairs of main memory locations (from location '40 through '3776). In each DMC control word pair the first control word specifies the address of the next word to be transferred, and the second control word specifies the address of the last word to be transferred. All control words are set up under program control.

Further description of DMA/DMC operation is covered in the 'Format of Data in Memory' section on page 17.


OTA'1500+DA - Set up DMT base address



The AMLC uses DMT to transfer data from memory for subsequent line transmission. In the DMT mode of operation, the AMLC provides the memory address of the data it requires. The base address is a pointer to the first word of an 8 or 16 word data stack; i.e., one word/line. The base address must have zeros in the 4 least-significant bits and be in the first 64K of memory. Each word or data cell is sequentially associated with a line on the AMLC. When the AMLC is ready to transmit a character on a line it adds the line number (0.17) with the base address and accessess the corresponding data cell. If the data cell contains a valid character, that character is transmitted and a second access to the data cell is made to clear it to all zeros. To output a string of characters, the program inspects the data stack for empty cells and fills them with the next character or line control. Due to the way DMT is used, no End Address is necessary. Address Bits 00 and 99 will always be zero.

Further description of DMT operation is covered in the 'Format of Data in Memory' section on page 15.


OTA'1600+DA - Set up interrupt vector address



The vector address is the memory address of the interrupt service routine. In the standard interrupt mode this address is always '63. In the vectored interrupt mode, a unique service routine can be written for each interrupt. The interrupt mode is selected by issuing either an ESIM (Enter Standard Interrupt Mode) or an EVIM (Enter Vectored Interrupt Mode) command.

There is a single interrupt associated with each AMLC controller. This interrupt represents selected Character Interval, End of Range (for DMA/DMC input transfers), or "Change of Data Set Status" (models 5002, 5004 only).

#### OTA'1700+DA - Set up special asynchronous clock




A 12 bit word is loaded into the A-register bits 5 through 16 and is output to a register on the AMLC which controls a 12 bit counter. Below is a table of constants to be loaded to generate certain specific data baud rates.

Baud Rate	Required	Constant	*	Actual Baud Rate
30		<b>'</b> 6557		30.001
45		<b>'</b> 4777		45.002
50		4377		50.002
5 5		'4056		54.991
100		'2177		100.005


#### INA'0000+DA - Input Data Set Status

a) Type 5002, 5004: This instruction should follow an OTA '0000+DA




A Register		SIGNAL/T	YPE OI	F MODEM			
Bit	103A	103F		202 C/D		113	
16	Clear to Send	Clear to	Send	Clear to	Send	Clear t	o Send
15	Data Set Ready	Data Set	Ready	Data Set	Ready	Data Se	t Ready
14	Carrier Detect	Carrier D	etect	Carrier	Detect	Carrier	Detect
13				Supervis Received			

#### b) Type 5052, 5054, and 8 EIA lines of 5075:



Typically this bit will be used for 'Clear to Send' when connected to modems or peripherals with a serial EIA interface. Data sense in the A-Reg is:  $1 \rightarrow 0$ ff,  $0 \rightarrow 0$ n.

#### INA'0700+DA - Input AMLC status (and clear)




When INA '0700+DA is performed, bits 9, 10 and 13-16 are cleared to zero.

Note 6 - A character time interrupt will set bit 9 and put the line # on bits 13 through 16. If before an INA '0700+DA can be performed, a second character time interrupt occurs, bits 9 and 10 will both be set and a new line number will be set in bits 13 through 16.

Bits 9 and 10 both being set means that the line whose number is in bits 13 through 16 has interrupted and another line has previously interrupted but the line # has been overwritten.

#### INA'1100+DA - Input I.D. Number



The Slot # is encoded as follows:

Name	Conn Pin	I/O Bus Bit
BMCEXS1	A-87	4
BMCEXS2	A-89	5
BMCSS01	A-91	6
BMCSS01	A-93	7
BMCSS03	A-95	8

The Slot # is encoded on the backplane and this information is simply "passed on" during the INA. The X is for variation of the basic device type called out in the I.D. and is normally 00.

The Device I.D. is the standard device address for that type of device, in this case 54, and is intended to identify the type of device that is in the system.

In network applications, this instruction allows a common program to tailor itself for different configurations. It also permits the program to check if controllers have been placed in their proper slot after board replacement maintenance has been accomplished.

#### INA'1400+DA - Input DMA/DMC Channel Address

A-Register contents are identical to those shown for OTA'1400+DA. INA'1500+DA

A-Register contents are identical to those shown for OTA'1500+DA. INA'1600+DA

A-Register contents are identical to those shown for OTA'1600+DA.

## Format of Data in Memory


Data transfers between CPU and AMLC are by DMA or DMC for 'Received Data' and 'Line Status' (i.e. frame error, break, etc.) and DMT for Transmit Data.

Transmit Data

A location in RIORF will store bits 1-12 of the DMT address and bits 00 and 99 will always be zero.

This 14 bit address will locate a CPU memory address the last four bits of address being zero. By concatenating the four bit line number with the stored 14 bit address and presenting the whole 18 bits on the address lines during DMT cycles the AMLC can accrss a block of 16 CPU memory cells anywhere in 64K of memory. These 16 cells will be referred to as dedicated cells.


When a DMT request is made the AMLC will fetch the contents of the dedicated cell (D.C.) and inspect bits 1, 2 and 3, the data format is shown below.



The AMLC will input the DC to the RD register and will inspect bits 1, 2 and 3. If any of these bits is a 1 the AMLC requests another DMT cycle, but this time make an input with an all zero character to clear DC. The software knows when it sees DC cleared that data has been taken.

Within the AMLC bits 1 and 2 are always transferred with the character field to the line interface. Bit 3 is used as a timing device as follows:

The use of UARTs in the line interface means that from the time the last character in a message is taken from the DC, approximately two character times will elapse before it is safe to disable transmit and enable receive. Let us assume that the software will maintain a queue (q) to indicate the number of characters left in a message and provide two bits per line as a two bit counter (C). To turn a line off at the end of a message bit 3 is set each time the DC is filled and used as an indication to software that the DC has been fetched by the AMLC. Bits 1 and 2 being zero means the line will start to mark at the conclusion of the message. The flow chart below explains the sequence of events to be followed.




Receive Data and Line Status

Received data and line status is inputted to the CPU via DMA or DMC. Input is to a tumble table, i.e. each input contains a line number and data and causes the DMA/DMC base address to increment.

Although only one DMA or DMC channel address is output to the AMLC OTA'1400+DA, two adjacent channels will be used, i.e. two buffers in CPU memory. Bit 15 of the channel address is toggled by the AMLC every time an End of Range occurs. Thus, an End of Range will not cause loss of data if the software inputs AMLC status (INA'0700+DA within a buffer time.

Bit 8 of the AMLC status word will define which of the two input buffers the AMLC is currently using.



#### Start up Procedure Instruction Operation Identify all AMLCs in system INA'11XX Initialize controller and clear OCP'1754 all line control flags in RAMC (i.e. TX enable, RC enable, etc). Set up transmit DMT channel OTA'1554 i.e., output base address of block of 16 decidated cells for transmit characters. Set up 2 receive DMA/DMC channels See CPU in CPŪ. Reference Manual Output receive DMA/C OTA'1454 address to AMLC. 5a. Set up vector address in CPU. 6. Output interrupt vector OTA'1654 address to AMLC 7. Set interrupt mask OCP'1554 8. Output constant per programmable

OTA'1754

At this point if the AMLC configuration is known, all lines can be configured by an OTA'0154 and later, when one wishes to transmit, receive, an OTA'0254.

baud rate clock.

or .


if polling terminals which are not all the same speed or data format, the OTA'0154 (configuration) may be performed just prior to the OTA'0254 (transmit enable, receive enable, etc.).

Either way OTA'0154 always precedes OTA'0254.

Note: MASTER CLEAR (HSYSCLR) condition, stops the AMLC clock, clears the UART, MARKS all lines. Start-up procedure should follow a MASTER CLEAR condition.

#### Continuation Procedures

These can vary from system to system but the flow chart in Figure 1 will give a general picture.



#### Interrupts

End of Range (EOR)

The End of Range flip-flop (DEORF) is set by a signal from the CPU when one of the allocated DMA/DMC blocks of CPU memory has been filled. DEORF being set will cause the AMLC to change the channel address to the alternate buffer.

The interrupt routine should include an INA'0700+DA and the EOR will show up as bit 1 in the A-Register being set. INA'0700+DA will also clear the EOR.

Character Time Interrupts

Each line has a control bit enabling it to generate an interrupt every time the Transmit Buffer is empty. This interrupt will work regardless of the state of Transmit Enable, but should not be enabled when echo back is enabled.

When the software enters the AMLC interrupt routine it should perform an INA'0700+DA. Bit 9 is the 'Character Time Interrupt' indication and bits 13-16 comprise the line number of the line causing the interrupt. The INA'0700+DA will reset bits 9 and 13-16 to zero.

This feature can remove the need for a Real Time Clock option.

#### Shut-Down Procedures

There is no specific shut down procedure. Some systems may leave Receive enabled all the time and rely on software recognition of a specific character where initiation of communication is from an outside source.

Other systems would always shut down Transmit Enable/Receive Enable when communications with the line is not required.


#### General Block Diagram Description

The main component parts of the AMLC Block Diagram are:

#### a) RIORF

This is a 16 X 16 RAM used as registers for the:

- 1) Interrupt Vector Address
- 2) DMA/DMC Channel Address
- 3) DMT Address (Bits 13-16 come from line number).



#### b) AMLC Status Register

This is a combination of registers and individual flip flops which can be interrogated by an INA'0700+DA to ascertain AMLC status.

#### c) RAMC

This is an 8 X 16 RAM. One memory location is allocated per line for the following control bits:

- 1) Transmit Enable
- 2) Receive Enable
- 3) Receive Off Report Open Line
- 4) Echo Mode
- 5) Enable Character Time Interrupts

#### d) RD Register

This is a 16 bit register. It is used as temporary storage of 1) transmit character from CPU before they are transferred to the \*UART in the line logic, 2) line control bits to be written into RAMC and 3) line configuration bits to be transferred to the UART.

#### e) Clocks and Timing Logic

This logic includes a crystal oscillator and various counters to produce:

- 1) A line scan RLSCO-3 ORed with RD1-4 to produce GLSCO-3.
- 2) Timing and clocks for the control logic (clock A, clock C, etc.).
- 3) 13 baud rate clocks of which eight will be used by the AMLC in any one configuration.

#### f) Line Interface Logic

This logic consists of 16 UARTs and associated logic to enable transmission of mark or space characters, select one of eight clocks, and loop the transmit data to the receive input. Also included are one data set control bit and one data set sense bit per line.

\*UART = Universal Asynchronous Receiver/Transmitter

#### g) Control Logic

This logic takes the outputs of the UART Status Register and the control bits from RAMC and decides what action to take, i.e., DMT request for next transmit character, DMT input to clear CPU dedicated cell is a valid character received from CPU, or DMA/DMC inptu to CPU with a received character at line status condition. This logic also writes new configuration and line control words when the I/O flag (FIOBY) is set.

#### h) UART Status Register


This is a 6-bit register used to hold UART status for use by the control logic. Bits shored are: Receive Data Available; Receive Data Parity Error; Receive Data Framing Error, Overrun Flag; Transmit Buffer Empty.

#### i) Received Data Register

Used to store Received Data from UART.

#### How to Order

# Asynchronous multiline controller (AMLC) for type 103/202 data sets



#### Notes:


Cables are not included in the price of the AMLC and must be ordered separately.

When CRTs (3129) are purchased from Prime for use with the AMLC (5002 or 5004), an adapter cable (CBL1456-001) will be included with each CRT.

See page 20 for cable signal/connector pin list.

# Asynchronous multiline controllers (AMLC) for direct-connected devices

See page 20 for cable signal/connector pin list.




# Cable signal/connector pin list for serial devices and data sets

		PC	ORT	#1 (2	J1)			P	ORT	7 #2	(J2)			P	ORT	7 #3 (	J3)			PO	ORT	#4 (	J4)	
	Transmit	Receive	Control	Status	Ground	Jumper	Transmit	Receive	Control	Status	Ground	Jumper	Transmit	Receive	Control	Status	Ground	Jumper	Transmit	Receive	Control	Status	Ground	Jumper
CBL1449-001	3	2	4	5	7		3	2	9	11	7	$\begin{bmatrix} 6 \\ 8 \\ 20 \end{bmatrix}$		2	9	$\begin{bmatrix} 4\\5\\8\\20\end{bmatrix}$	7		3	2	9	$\begin{bmatrix} 4 \\ 5 \\ 6 \\ 20 \end{bmatrix}$	7	N. A.
CBL1224-001	3	2			$\begin{bmatrix} 7 \\ 1 \end{bmatrix}$	$\begin{bmatrix} 4\\5\\8\\20\end{bmatrix}$	3	2			$\begin{bmatrix} 7 \\ 1 \end{bmatrix}$	$\begin{bmatrix} 4 \\ 5 \\ 8 \\ 20 \end{bmatrix}$	3	2			[7]	[4] 5 8 20	3	2			[7] [1]	$\begin{bmatrix} 4 \\ 5 \\ 8 \\ 20 \end{bmatrix}$
CBL1430-001 CBL1453-001 CBL1297-001 CBL1457-001	\ \ \ \ \						\ \ \	√ √					\ \ \	√ √	,				√ √	√ √				
				<b>√</b> =	Lug	term	inati	ion, s	igna	l&g	roun	l pair	r.						•					
								ب			Š	بي		)ate	Ē									
		Transmit Data	Receive Data	Request to Send	Clear to Send	Data Set Ready	Signal Ground	Data Carrier Detect	Transmit Clock	Receive Clock	Data Terminal Ready	Signal Quality Detect	Speed Select	Supervisory Trans. Data	Supervisory Rec. Data	Terminal Busy	Spare	Send New Sync.						
		न Transmit Data	H. Receive Data	Hequest to Send	L Clear to Send	J Data Set Ready	Signal Ground	니 Data Carrier Detec	Transmit Clock	H. Receive Clock	ਮ Data Terminal Reac	L Signal Quality Detec	F Speed Select	크 Supervisory Trans. L	H Supervisory Rec. Da	면 Terminal Busy	4 Spare	된 Send New Sync.	T	$\Gamma = 1$	to, F	= fre	om C	PU
CBL1258-001 J1-J4 CBL1469-001						T 6	2 Signal Ground							F					C =	= Co	ont	ro1	om C	PU
J1-J4 CBL1469-001 J1-J4 CBL1470-001		F 2	T 3	F 4 4C [4]	T 5 5 S	T 6	7 7	T 8	Т		F 20	T		F	T [12]	F		F	C =		ont	ro1	om C	EPU
J1-J4 CBL1469-001 J1-J4 CBL1470-001 J1-J4 CBL1471-001		F 2 2	T 3	F 4 4C	T 5 5 S	T 6	7 7	T 8	Т		F 20	T S		F	T [12]	F	F	F	C =	= Co	ont	ro1	om C	PU
J1-J4 CBL1469-001 J1-J4 CBL1470-001 J1-J4 CBL1471-001 J1, J2 CBL1472-001 J1, J2		F 2 2 3	T 3 3 2	F 4 4C [4]	T 5 5 S	T 6	7 7 7	T 8 [8] 20]	T 5	Т	F 20 8 20	T	F	F	T [12]	F	F	F	C =	= Co = St	ont:	rol us		PU
J1-J4 CBL1469-001 J1-J4 CBL1470-001 J1-J4 CBL1471-001 J1, J2 CBL1472-001		F 2 2 3 2	T 3 3 2 3	F 4 4C [4] 5]	T 5 5 S [4] 5 5	T 6	7 7 7	T 8 8 20 8	T S 15	T 17	F 20 8 20 20	T	F	F	T [12]	F	F	F	C = S =	= Co = St apts (CBL1	CBL	ro1 us	-001	PU

The table above summarizes cable signal/connector pin assignments for standard cables between communication controllers and serial I/O devices and data sets. All connectors, except lug terminations, are EIA-compatible. Use this table to determine if cable modifications are necessary to handle specific user devices.

\*



NOTE 1: MODEL 5054

IS IDENTICAL EXCEPT

IT REQUIRES FOUR

CABLES TO SERVICE

SIXTEEN LINES.

AMLC TRANSMIT DATA	Interchange Circuits	CONN/PIN A		CANHON PLUG PIN # 2	DATA SET CCITT SIGNAL. 103
DATA SET CONTROL	1488	8		20	108/2
	SIGNAL GROUND	C		7	- 102
RECEIVE	14894	D		3	104
DATA SET STATUS	1483	E		8	109
THIS LOGK REPEATED FO LINE (X8 ON XIB ON 50	ne eugry v 5052,		PART OF CABLE CB SEE TABL	7	

AMLC			LIN	IE #	<b>#</b> /	A٢	110	: c	ON	NE	270	R	2	PI	V#	<b>≠</b> .
CONH	0	ı	2	3	4	5	6	7	00	0	10	11	12	13	14	15
A	C15	C17	CII	વર	DI5	DIT	DII	DI3	EIS	E17	EII	Еß	FIS	F17	FII	FI3
В	وی	<b>C</b> 7	C5	C١	D9	דס	D5	DI	E9	E7	E5	E١	F۶	F7	۶۶	FI
С	C16	CIS	CIS	C1 <b>4</b>	DIC	D18	DI2	D/4	E16	EI8	EI2	EJĄ	F16	FIS	ยร	EI4
D	C33	c35	C39	C41	D33	D35	D39	D41	E33	E35	E39	E41	F33	F35	F39	F4I
E	C29	C27	C25	C23	D29	D27	D25	D23	E29	E27	£25	E23	F29	F27	F25	F23
L		<u> </u>			L		L		<u> </u>	<u>L_</u>	L	<u> </u>	<u> </u>		<u> </u>	


NOTE 2. FOR OTHER ASSIGNMENTS OF

DATA SET STATUS (E) AND DATA

SET CONTROL (B) MODIFICATIONS

MUST BE MADE TO THE CABLE

BY REMOVING & REASSIGNING PINS.



NOTE1: MODEL 5004

IS IDENTICAL EXCEPT

IT REQUIRES FOUR

CABLES TO SERVICE


16 LINES

			1
INTERCO CIRCO		CANNON DATA	SET .
SIGNAL	AI O	PIN # CCIT	<b>I</b> ⊢
GROUND	A2 T	102	
TRANSMIT148	\ <u>\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ </u>	2 103	İ
		1.03	-
RECEIVE	SA C	3 104	
BAIA		.01	
AMLC			1
DSC			
DATA SET CONTROL			
DSS 1	8>   D	105	}
	Ε	20	
DSS2		20 108	.2
DS53	F	II (BEL	L 202 EQUIV
		14 11 8	OF 118
DSS41488	G		(YZVB 3
		BEI	
DATA SET STATUS	1 4	5	L
DSCI 1489	h + + + + + + + + + + + + + + + + + + +	106	
DSC 2 14894	7   2	6	
D3C 2 (48)	7	10.	7
DSC3	s k	8 109	
		10	)
DSC 4	<sup>7</sup> L	اک در	ERVISORY / PELL DOD
THIS LOGIC IS REPEATED	Y	16 RE	ERVISORY (BELL 202)
FOR EACH LINE	PARTO	E CARLE	
(×8 ON 5002, X16 ON 5004)	CBL 12	258	
	SEE T	able.	

AMLC			/ 16	15	+ /	ΔM		C	7 / 1	JEC	TO	e	2	210	<del>1</del>			
DSC	0		2	3	4	5	6		8	1	10			1		15		
A (1)	016	CIS			<u> </u>				E16								1	
A (2)							}	D42		ł		l	l	į.	}	! '		-AMLC
В	C15	C17	cu	CI3	<b>DI5</b>	DI7	ווע	DI3	E15	E17	EII	E13	F15	F17	FII	F13		100
c	c33		ı	1		i	1	i			,			;	1	1		
D	CI3	C21	C29	C37	D13	D21	D29	037	EIZ	E21	E29	E37	F13	F21	F29	F37		
E	C14		ł	,		t	1	ł .		t				!	1		, .	
F	CI5																	
G	C16	c24	C32	C40	D16	D24	D32	D40	E16	٤24	E32	E40	FI6	F24	F32	F40	L	DSC
H	CI7	c25	633	C41	דומ	D25	D33	D41	E17	£25	E33	E41	FI7	F25	F33	FAI		
3	CI8	C26	C3A	(42	DIS	D26	D34-	D42	E18	E26	E34	E42	FI8	F26	F34	F42		
K	CIS	<b>C</b> 27	c35	C43	D19	D27	D35	D43	E19	E27	E35	E43	F19	F27	F35	F43		
L	C20	C28	(36	C4 <b>4</b>	D20	D28	D36	D44	E20	E28	E36	E44	F20	F28	F36	F44	į	
t																		
									:									
<u> </u>																		

NOTE 2. OTHER ASSIGNMENTS OF THE FOUR DSC/DSS LEAD BY MODIFYING THE CABLE.

D



NAME	DIPSITE	CONN PIN	NAME	DIPSITE	CONN PIN	NAME	DIP SITE	CONN PIN	NAME	NIA FITE	CONN PIN
DS:03+	<del></del>	CC-1	DSC07+	cc3-4	CD-1	DSCII+	CE1-13	CE-1	DSC 15 +		<del> </del>
	CC1-7	CC-S	GD27P	CC3-3	CD-S	GDIGN	CE1-/4	CE-2	GD02L	CF1-9 CF1-10	CF-1
DSCSA F		CC-3	DECEA+		CD-3	DSCSA+		CE-3	DSCSA+	CF1-11	CF-3
GDISN	CC1-5	CC-4	GDISN	CC 3-1	CD-4	GDIEN	CE1-16	CE-4	GDIEN	CF1-12	CF-4
05002+	CC1-9	CC-5	DSC06+	C01-8	CD-5	DSC10+	CE1-4	CE-S	DSC 14+	CF1:13	CF-5
GD37N	CC1-10	CC-6	(2)55.15	CD1-7	CD-6	GDIGN	C.E.1-3	CE-6	G VOZL	CF1-14	CF-6
25C5   ±	CC1-11	CC-7	7505+	CD1-6	CO-7	TSC09+		CE-7	DSC13+	CF1-15	CF-7
GD37N	CC1-12	CC-8	GD27P	CD1-5	CD-8	GDIGN	CE1-1	CE-8	GD02L	CF1-16	CF-8
DSC-03-+-	CC1-/3	CC-9	DSC 04-4-	C01-9	CD-3	D5C08+	CE2-8	CF-9	DSC12+	CF1-4	CF-9
CD3.2M	CC1-14	CC-10	GD27P	CD1-10	CD-10	GD16N	CE2-7	CE-10	GDO2.L	CF1-3	CF-10
TDAT 92-	CC 1-15	CC-11	TDATOG-	CD1-11	CD-11	T.DATIO-	CE2-6	CE-11	TDATI4-	CF1-2	CF-11
GD 450	CC1-/6	00-12	GD35F	CD1-12	CD-12	GDZOP	CE2-5	CE-12	GDIOP.	CF1-1	CF-12
7 DAT 3 -		CC-13	I PATO7-	CD2-13	CD-13	I DATH-	~ *~ - ** ***	CE-13	T DATIS-		CF-13
GD45P	CC1-3	CC-14	GD35P	CD1-14	CP-14	GDESP	CES-10	CE-14	GDISP.	C12-7	CF-14
T PATO0-		CC-15	T DATM-	CD1-15	CO-15	TDATOS-	CE2-11	CE-15	7 DAT12-	C12-6	CF-15
GD45P		CC-16	GDBEP	CD1-16	C0-16	305 dz	CEZ-12	CE-16	GDIOP	CF2-5	CF-16
TPATOI -		CC-17	7 DAT05 -	CD1-4	CD-17	-POTAGT	CE2-13	CE-11	TDATI3-	CF2-9	CF-17
GD45P	CCZ-7	CC-18	GD35P	CD1-3	CD-18	GD 20P	CE2-14	CE-18	GDIOP	C/2-10	CF-18
DSCSB+	CC5-6	CC-19	DSCSE+	C01-2	CD-19	DSCSB+	CE2-15	CE-19	DSCSE+	CF2-11	CF-19
	CCZ-5	CC-50	SDIEN	CD1-1	00-20	SDISN	CE2-16	CE-20	SDIEN	C.F.2-/2	CF-20:
DECSC+		(C-51	DSCSC+	CDS-8	CD-21	DSCSC+	CE2-4	CE-21.	DSCSC+	CF2-13	CF-21
SDIEN		CC-SS	GD:8N	CD2-7	CD-22	GDIBN	CE2-3	CE-22	GDIEN	CF2-14	CF-22
D5503r		CC-53	DS507+	C02-6	CO-23	DSSII+	C E 2 - S	CE-23	DSSIS+	CF2-15	CF-23
CDAIP	CCS-15	CC- 54	SDEAD	CO2-5	CD-24	GDILP	CE2-1	CE-24	GDOOP	CF2-16	CF-24
25055 L		CC-25	D3506+	CD2-9	CD-25	D\$\$10+	CE3-8	CE-25	DS514+	CF2-4	CF-25
GDAIP	CCS-14	CC-26	GD23P		CD-26	1.DIGP	CE3-7	CE-26	GDOOP	CF2-3	CT-26
D5501 +	+	CC-27	D5505+	Ch5-11	CD-27	755-27+	CE3-6	CE-27	D\$513+	C15-5	CF- 27
GD41P	CCS-10	CC-58		CD5-15	CD-28	GDIGP	CE3-5	CE- 28	SDOSP ]	CFZ-1	CF-28
DS: 30 +		cc-29		COS-13	CD-33	<b>⊅55⊅8</b> +		CE-27	D\$\$12+ .	CF3-8	CF-29
	CCS-3	cc-30	3D53B		CD-30	GDIGP	CE3-10	CE-30	GDO6P	CF3-7	CF-30
DECSD+		CC-31	DSCSD+		CD-31		CE3-11	CE-31	DSCSD+	CF3-6	CF-31
	ccs-1	CC-32		CDS-16	CD-32	SDISN	CE3-12	SE-33	GD18N	CF3-5	CF-32
RPAT20-	The state of the s	CC:33		CD2-4	CD-33	RDATOS-		CE-33	RDATI2-	CF3-9	CF-33
	CC3-7	CC-34		CD2-3	CD-34	2DIS B	CE3-14	CE-34	G D0813	CF3-10	CF-34
Right Sur		CC-35		CD2-2	CD-35	ROATUA-	CE3-15	CE-35	PDATI3-	CF3-11	CF-35
	CC3-5"	CC-36		CDZ-1	CD-36	GD 18P	CE3-16	CE-30	GDORP	CF3-12	CF-36
	CC3-9	CC-37	ADRAA-		CD-37	ADRAA-	CE3-4	CE-37	ADRAA-	C/3-13	CF-37 .
	CC3-10	CC-38		CE 1-7	CD-38	GD45L	CE3-3	CE-38	GD45L	CF3-14	CF-38
RDATIZ-		CC-39		CF.1-6	CD-39	POTTACS	CE3-2	CE-39	RUATIA-	CF3-15	CF-39
RIMTO3-		CC-40		C£1-5	CD-40	3D 18P	CE 3-1	CE-40	GDEEP	CF3-16	CF-40
		CC-41		CE1-9	CD-41 .	ROATII-	CF1-8	CE-41	PDATIS-	CF3-4	CF-41
	CC3-15	CC-42		CE1-10	CD-42	3D18P	CF1-7	CE-42	GD68P	CF3-3	CF-42
		cc-44		CE1-11	CD-43	ADRAB-	CF1-6	CE-43	ADRAB-	CF3.5	CF-43
100431	cc3-16		GD45L	CE1-12	CD-44	GD45L	CFI-5	CE-44	GD45L	CF3-1	CF-44
					T						
									3.7	,	,
						•					
										•	٠.

MATERIAL	DWN CHK	PRIME COMPUTER, INC. NATICK, MASS.								
UNLESS OTHERWISE SPECIFIED	ENG.	AMLC CONNECTOR SIGNAL NAME LIST								
.XX .XXX ANGLES ± .02 ± .005 ± 1/2°	USED ON	SCALE SIZE DWG. NO LBD 1208 BEV.								

1

1