
-		T		1
ŖΕΨ#	DESCRIPTION	DATE	APPR	ĺ
				ĺ
Α	INITIAL RELEASE PER PCN			l



	OF PRO-LOG CORPORATION, AND SLICH INFORMATION MAY NOT 3E DISCLOSED TO OTHERS, REPRODUCED, COPIED OR USED WITHOUT WRITTEN AUTHORITY FROM AN OFFICER OF PRO-LOG CORPORATION.	LITERATURE, USER'S MANUAL - 7301
PRO-LOG	JIM MC DONALD 5-8-80	RS-232 AND TTY DRIVER/RECEIVER CARD
CORPORATION		A 106420 REV SHT 1 OF 62



APPENDIX

TOOO OO

TABLE OF CONTENTS

SECTION I	Product Overview	
SECTION		store Vitt best College
	Block Diagram	Man Andrews Control
	RS-232 Introduction	And the second of the second o
	Microprocessors and RS-232	in the state of the second second
- Company of the Comp	RS-232 Characteristics Summary	- 21. 77 22 1022220 70220
	Control Signal Handshake	cemma povide 10
	Potential System Incompatibilities	noise conversion
		The second secon
SECTION 2	Functional Description	្រាស់ ្រស់ ស្រាស់ ស្រាស់ ស្រាស់ ស្រាស់
V	Card Address Mapping	Com Comment Comment from Proceeding
	RS-232 Section	The state of the s
	20 mA TTY Circuit	THE THE STATE OF T
*	7301 Reset Characteristics	The second second
	Spare TTL I/O Lines	vince ntal) puis goites
		nest peste prime
SECTION 3	Card Address Mapping	The second secon
· · · · · · · · · · · · · · · · · · ·	1/0 Port Address Selection	THE PROPERTY OF STATES OF STATES
	Address Decoder Jumper Table	The state of the s
SECTION 4	RS-232 Signal Options and Programming	
	General	Man shipe with a strong
	RS-232 Signal Options	Approximate the second
	RS-232 Programming	The second secon
	RS-232 Cable Interlock	
SECTION 5	TTY Programming and Configuration Options	Company of the second
32311011 3	General	Salahara Barana
	TTY Programming	Commence of the second of the
	TTY Cable Interlock	State of the state
		A STATE OF THE STA
	Tape Reader Control (ASR consoles)	
	Alternate configurations: Electronic data	
	Instrument inter	rtace
68681AW /		
SECTION 6	ASCII Code Information	L. tay as 机铁铁矿
	Format	
	ASCII Character Set	established and the second of
	Code Table	
* ************************************	Baud Rate Timing	
	Programming Considerations	
		en e
SECTION 7	7301 Electrical Specifications	
		re for
SECTION 8	7301 Mechanical Specifications	in the state of th
数 要: (2004年)		
SECTION 9	7301 Operating Firmware	
363110113	That obergering trimmate	

Water Committee			,		
PRO-LOG	CORPORATION	Α	1.06420	REV A	SHT i

A: ASR-33 Modification for Paper Motion Control

7000

7301

STD BUS

RS-232 & TTY DRV/REC CARD


The 7301 combines the I/O ports and the voltage translation needed to interface a microprocessor to RS-232-C and TTY serial data communications lines. The RS-232-C and TTY circuits feature separate control ports for programming convenience, and cable interlocks which can be tested. The microprocessor card used in conjunction with the 7301 is programmed to provide timing and serial/parallel conversion for both interface circuits.

The RS-232-C section of the 7301 provides four line drivers and four line receivers (which are compatible with EIA Standard RS-232-C), and a 25-pin D type cable connector. A pair of DIP sockets on the card enables user-selected Data Terminal or Data Set (modem) configurations by simply inserting a shorting plug (included) into one of the sockets. Operating speed ranges between 0 - 20,000 baud.


The TTY section of the 7301 consists of separate send and receive 20mA current loops, a relay driver for remote control of an ASR-33 type console tape reader, and a 9-pin D type cable connector. Operating speed ranges between 0 - 300 baud.

FEATURES

- EIA RS-232-C Compatible Interface
- ASR/KSR TTY Interface
- · Simultaneous Full Duplex Operation
- On-card industry Standard Cable Connectors
- Program Readable Cable Interlocks
- User-selectable Data Terminal/Data Set Configuration
- · User-selectable Port Addresses
- System Processor Generated Baud Rate
- · Socketed ICs



1 1 20 20 60





EIA Standard RS-232-C (and equivalent international standard CCITT V.24) defines of the electrical, mechanical, and procedural aspects of a serial data communication ink between two digital systems named the Data Terminal Equipment (DTE, or Data Terminal) and the Data Communication Equipment (DCE, or Data Set).

The Standard specifies thirteen distinct interface configurations and a number of Sptions for each, resulting in a highly flexible data link that is appropriate for a wide variety of applications

For complete familiarization with the Standard, the user should obtain the following publications from ELECTRONIC INDUSTRIES ASSOCIATION, Standards Sales Office, 2001 Eye Street N.W., Washington, DC 20006:

- a. EIA Standard RS-232-C: Interface Between Data Terminal Equipment:

 and Data Communication Equipment Employing Serial Binary Data and Interchange
 - b. Industrial Electronics Bulletin #9: Application Notes for EIA Standard RS-232-C

Microprocessors and RS-232

100

One classical RS-232 application is a computer terminal (DTE) connected via RS-232 to a modem (DCE) which communicates with a remote computer over telephone lines. A giscoprocessor can be used in the implementation of any portion of such a system that is within its speed capability.

More frequently, however, a simplified version of RS-232 is used to link a micro-processor with its local peripherals, or to link microprocessors together in a local distributed processing application. The reason for this class of applications is the wide acceptance of RS-232 as a standard interface option for terminals, printers, sensors and actuators, instruments, and potential microprocessor peripherals of all types. The existence of plug-compatible cables and available operating software provide a strong bias in favor of RS-232. Other characteristics which contribute to the popularity of RS-232 are:

- a. Many electrical problems avoided by limiting driver/receiver bandwidth to 20,000 bits/second maximum, and by limiting the cable length to 50 feet (15 meters).
- b. Electrical compatability is assured by known signal voltages and polarities plus standardized drivers with known loading, short-circuit and power-off characteristics.
- c. Standard cable connector pinout and industry-adopted standard D-type connectors assure mechanical compatibility and availability.
- d. Within the Standard, RS-232 characteristics are highly adaptable and easy to interface to.

RS-232 Characteristics Summary

The electrical and mechanical standards are explained in detail in RS-232-C, and μ are summarized in Figures 1 , 2 , and 3 .

RS-232-C defines an interface cable with up to 25 conductors that is up to 50 feets (15 meters) long. The cable's connectors have a fixed pinout, and are used to interconnect a Data Set and a Data Terminal. The 25 possible signals consists of data, control (handshake), and reference (clocks and grounds) signals, not all pof which need be used in a given application. Signals not used are ignored at both ends of the cable. The signals that are used are either driven by the Data Terminal and received by the Data Set, or vice versa.

Since the Data Set might be a modem capable of handling telephone line protocol, and the Data Set is given precedence over the Data Terminal in some applications, and the majority of available signals are generated by the Data Set. In other applications the Data Set and Data Terminal are regarded as having equal weight and may operate on a first come-first served basis with many of the potential Data Set signals left unused.

A major distinction between RS-232 systems is whether they are synchronous or asynchronous in nature. In synchronous operation, a timing clock is transmitted along with the serial data. In asynchronous operation, the clock is omitted and data reception and decoding relies on a known, accurate data rate (baud rate) and the inclusion of START and STOP bits in the serial data which allow crack incoming bits to be framed into characters (Section 6). Most microprocessor peripheral interfaces use the asynchronous mode with ASCII data encoding, and these are the applications the 7301 is optimized for. However, a spare driver/secretiver pair (Section 4) can be used to transmit a clock for limited synchronous operation.

Control Signal Handshake

Certain signal protocol must be met before data can be transmitted over the interface. The order of operations is as follows:

- a. <u>Data Terminal</u> drives the Data Terminal Ready signal (DTR, pin 20) active to signify that its power is on, it's not in a test mode, and it's ready to participate in communicating with the Data Set.
- b. <u>Data Set</u> drives the Data Set Ready signal (DSR, pin 6) active to signify that power is on, it's not in a test mode, and it's ready to communicate with the Data Terminal.
- (NOTE: The more complex configurations described by the Standard may require more signalling before the Ready signals are asserted.)
- c. <u>Data Terminal</u> now drives the Request To Send (RTS, pin 4) active to condition the Data Set for an imminent transmission of data.
- d. <u>Data Set</u> now drives the Clear To Send (CTS, pin 5) active to indicate that conditions have been met to begin transmitting data.
- (NOTE: In synchronous systems, clock synchronization occurs before RTS and CTS are asserted.)
- e. Serial data can now be transmitted from the Data Terminal over

10M

1000

American Man and

the Transmitted Data (TD*, pin 2) line or from the Data Set over the Received Data (RD*, pin 3) line. This can be half duplex or full duplex according to the application requirements.

The 7301 provides driver/receiver pairs for the following signal pairs: TD#/RD#, DTR/DSR, RTS/CTS, and Spare/Spare (spares are connected arbitrarily to Carrier Detect and Secondary Transmitted Data). See Section 4 for use and modification information.

Note that the 7301 can be either a Data Terminal or a Data Set. The Signal Configuration Sockets J3 and J4 allow the user to make the selection by inserting a programming plug, which swaps the driven lines and the received lines to the desired configuration.

Potential System Incompatibilities

1 3 6 4 E

anola

1. 1. 5

er en

· č · ·

The user should realize that merely meeting RS-232-C does not guarantee that two systems will be able to communicate as soon as they're interconnected. Besides incompatabilities arising from the choice of signals, modes, and options outlined in the Standard and the selection of baud rate, the systems may be incompatible due to:

- a. <u>Data codes</u>. RS-232-C only specifies binary data. Although ASCII (Section 6) is widely used in English and some other language applications, its use is not mandated in the Standard.
- b. Information Protocol. The information contained in the data transmitted (meaning, magnitude, order, etc.) must be intelligible to both systems. For example, both systems must agree on whether the least significant or most significant digit in a large number is transmitted first.
- c. Speed comparability. Even if the Data Set and the Data Terminal operate at the same baud rate, the receiving system may not be able to process the data as fast as the transmitting system can send it. The use of the RTS/CTS signal handshake can be used to reduce the transmission rate, as well as the inclusion of extra stop bits. In some cases the receiving system has additional RAM which allows it to accumulate a block of data before processing.

All-of these areas of incompatibility are application dependent and require the attention of the system design engineer.

U

Card Address Mapping

The 7301 is enabled when its jumper-selected address corresponds to the address issued by the processor card during an 1/0 read or write operation.

The 7301 decodes address lines Al-A7 for card selection, with A0 used to select between the two onboard sequential port addresses. RD* and WR* control the input gating and output latching functions for the ports.


The 7301 is shipped with hexadecimal port addresses CO and C1 selected by wire jumpers. To change the card address selection see MAPPING, Section 3.

RS-232 Section

The 7301 provides four line drivers and four line receivers that are compatible with EIA Standard RS-232-C. The drivers and receivers are controlled and monitored by one 4-bit output port and one 4-bit input port on the 7301. One additional input port bit provides a program-readable cable interlock which allows the program to determine whether an RS-232 cable is connected to the card. To complete programming information for the RS-232 section of the 7301 is given in RS-232 PROGRAMMING, Section 4.

The 7301 is shipped in a configuration that is suitable for most commercially available computer terminals and modems, Pro-Log's Series 90 PROM Programmers, and for interfacing with Pro-Log's 7304 UART card and UARTs from other manufacturers. The card can occupy either the Data Terminal (DTE) or Data Set (DCE) position in a serial communication system depending on the position of a shorting plug provided with the card. To adapt the 7301 to special applications, refer to RS-232 SIGNAL OPTIONS in Section 4.

Reference information and programming for asychronous ASCII-encoded data applications is found in ASCII CODE INFORMATION, Section 6.



Denotes user-selectable alternate function
Shaded area represents the 7301/2 R\$232 circuit

Figure 1 - RS-232 Programming Model

(7301 shown in Data Terminal configuration)

PRO-LOG CORPORATION

Δ

106420

SHT 6

20 Milliamp TTY Circuit

The 7301 provides one 20 mA current driver, one 20 mA current receiver, and one open-collector current-sink relay driver for paper tape motion control in modified ASR-33 TTY consoles. The drivers and recievers are controlled and monitored by two output port bits and one input port bit on the 7301. One additional input port bit provides a program-readable cable interlock which allows the program to determine whether a TTY cable is connected to the card. Complete programming information for the TTY section of the 7301 is given in TTY PROGRAMMING, Section 5.

Because of the lack of an industry standard governing 20 mA serial communications, the 7301 is characterized for operation only with mode's KSR-33 and ASR-33 prequivalent electromechanical TTY consoles, or with another 7301. However, a number of strapping options are provided to allow the 7301 to be used reliably in other "20 mA current loop" applications. Refer to TTY SIGNAL OPTIONS in Section 5.

If desired, a user-added modification to the model ASR-33 console allows program control of paper tape motion using the 7301's relay driver. Details of the modification are given in APPENDIX A.

Reference information and programming for ASCII-encoded data applications is found in <u>ASCII CODE INFORMATION</u>, Section 6.

25

376155A




FIGURE 2 : 20 mA TTY PROGRAMMING MODEL

7301 Reset Characteristics

٠.

The 7301 is reset by the SYSRESET* signal which is generated by the system processor card at power-on or in response to the PBRESET* input to the processor card.

The SYSRESET* signal has no effect on the 7301's input ports or RS-232 and TTY line receivers.

The SYSRESET* signal clears all of the 7301's output port bits with the following effect on the communications circuits:

- a. RS-232 serial data line driver is reset to the Stop Bit (Space) condition; the driver outputs a negative voltage.
- b. RS-232 control signal line drivers are reset to the inactive condition; the drivers output negative voltages.
- c. TTY transmitter is reset to the Stop Bit (Space) condition such that idle TTY chatter stops; the 20 mA driver is in the ON state.
- d. TTY paper tape motion control relay driver is in the OFF state such that the paper tape reader (if present) is not running.

All of the output port bits and corresponding drivers remain in the above states after SYSRESET* until specifically addressed and changed by the program.

Spare TTL 1/0 Lines

Input Port C1 bit 3 and Output Port C1 bits 2 and 3 are one spare input line and two spare output lines, respectively (Figure 2). Pads are provided for these bits, which are jumper-connected by the user to spare pins at cable connectors J1 and J2 as needed. Refer to the Schematic and Assembly Diagram for the 7301 to determine the location of these signals.

With respect to the system processor's accumulator and the STD Data Bus, the spare input port line is low level active and the spare output port lines are high level active. The spare TTL lines are similar to the TTL lines provided in Pro Log's 7600 Series TTL 1/0 cards and are suitable for the same applications.

à ;

1/0 Port Address Selection

The 7301 occupies two port addresses with one input port and one output port residing at each address. When shipped, port addresses CO and CI hexadecimal are selected by jumper wires. If only one 7301 card is used in the system, or if no existing ports are assigned these addresses, then the address selection is often arbitrary and no change need be made. However, the ports may be assigned any two of four sequential addresses in the range OO-FF hexadecimal as follows:

a. Locate card and port select decoders U3, U4, and U5 (all 74LS42; refer to figure 2 or to the Assembly Diagram 104868).

Each decoder device has a dual row of pads adjacent to it which forms a decoder output select matrix. Matrix SX is adjacent to U3 and matrix SY is adjacent to U4. Make one and only one connection to each of these matrices. The wire jumper provided when the 7301 is shipped is removed only if a new selection is to be made at that matrix.

Figure 4 shows where to place jumper straps at SX and SY to obtain any group of four sequential addresses in the range 00-FF. Use the lowest of the group of four addresses desired when determining the jumper positions, and note that this lowest address must end in one of the following hexadecimal digits: 0,4,8, or C (e.g. CO is the lowest of the group CO, C1, C2, C3).

Find the most significant hex address digit along the vertical axis of the table in figure 4, then find the intersection along the horizongal axis that coincides with the desired group of port addresses. At that intersection, read the two connections to be made to SX and SY.

For example, the card is shipped with jumpers at X6 and Y0, selecting the group CO, C1, C2, C3; the group 28, 29, 2A, 2B is selected with jumpers at X1 and Y2.

b. Next, select two of the four jumpers at matrix SZ adjacent to U5. SZA selects the RS-232 circuit ports, and SZB selects the TTY and cable interlock circuit ports.

For example, the card is shipped with SZA jumpered to ZO and SZB jumpered to ZI. This provides the final configuration for the card as shipped, with the RS-232 circuit addressed at hexadecimal address CO and the TTY/cable interlock circuit at hexadecimal address CI.




Figure 3 : Location of 7301 Address Decoder Output Select Matrices

MOST					LE L	least significant hex adoress											JUMPER
SIGNIFICANT	0	1	2 3	3	4	5	6	7	8	9	A	8	C	0	ε	F	X, Y & Z
HEX ADDRESS	ZO	Z1	Z2	23	ZD	Z1	Z2	23	ZO	Z 1	Z2	Z3	ZO	Z1	22	Z3	→ Z
0		XQ	YQ			ΧO	Y1			ΧQ	Y2			ΧQ	Y3		
1		XO	Y4			ΧQ	Y5			XQ	Y6			XO	Y7		Ī
2		X1	YO			X1	Y1			X1.	Y2			X1	Y3] }
3		Χ1	Y4			X1	Y5			X1	46			X1	Y7]
4		X2	YQ			X2	Y1			X2	Y2			X2	Y3]
\$		X2	Y4			X2	Y5			X2	YS			X2	Y7]
6		ХЗ	YO			ХЗ	Y1			хз	Y2			X3	ΥЗ		x
7		ХЗ	Y4			X3	Y5			ХЗ	Y6			χJ	Y7		AND
8		X4	YO			X4	Y1			X4	Y2			X4	Y3		1
9		X4	Y4			X4	Y5			X4	YS			X4	Y7		7
A		X5	YO			X5	ΥT			X5	Y2			X5	EY]
5		XS	Y4			X5	Y5			X5	Y6			X5	Y7		
C		XS	YQ			XS	Y1			X5	A.5			X6	Y3]
0		XS	Y4			X6	Y5			X5	Y5			X5	Y7]
E		X7	YQ			X7	Y1			X7	Y2			X7	Y3]
F	F -	X7	74			X7	Y5			X7	Y6		1	X7	Y7		

Figure 4 : 7301 Address Decoder Jumper Selections

General

The 7301 provides four line drivers and four line receivers that are compatible with EIA Standard RS-232-C. These function as voltage translators between the bipolar RS-232 signal levels and the TTL levels required by the STD BUS. The driver/receiver pairs are controlled and monitored by onboard input/output port bits that are in turn controlled by the program.

Since the 7301 does not employ UART devices, the system program is responsible for generating baud rate timing, serial/parallel conversion of data, and handshake control: Flow diagrams and coding forms in Section 9 show how this is done by manipulating the onboard 1/0 ports.

RS-232 Signal Options

RS-232-C defines a 25-conductor cable with fixed cable connector pinout that links a Data Terminal (DTE) with a Data Set (DCE). The Data Terminal drives the set of signal lines that are received by the Data Set; the Data Set drives the set of signal lines that are received by the Data Terminal. The 7301's two Signal Configuration Sockets (Figure 1) allow the user to select either the Data Terminal or Data Set configuration for the card by inserting a shorting plug into one of the sockets. The shorting plug swaps all four line drivers and four line receivers simultaneously, readying it for communication with equipment with the complimentary configuration.

In the asyrchronous RS-232 applications for which the 7301 is intended, the equipment at either end of the link drives one serial data line and up to two asyrchronous handshake lines, as shown in Figure 5. A spare driver/receiver pair is provided for applications requiring another control or clock signal.

SIGNAL MNEMONIC	SIGNAL NAME	CABLE PIN	DRIVEN BY	RECE VED
TD*	Transmitted Data	2	DTE	DCE
RD#	Received Data	3	DCE	OTE
DTR	DTE Ready	20	DTE	DCE
DSR	DCE Ready	6	DCE	DTE
RTS	Request To Send	4	DTE	DCE
CTS	Clear To Send	5	DCE	OTE
(Spare)		1 4 	DTE	DCE
(Spare)		8	DCE	DTE

FIGURE 5: 7301 DRIVER/RECEIVER PIN ASSIGNMENTS

As shown in Figure 5 , the Data Terminal drives serial data to the Data Set via the TD* line and uses DTR, RTS, and (Spare) optionally to handshake with the Data Set. The Data Set drives serial data to the Data Terminal via the RD* line and uses DSR, CTS, and (Spare) optionally to handshake with the Data Terminal. If the Data Set wishes to inhibit the Data Terminal, for example, it might do so by dropping CTS to the inactive state.

Note that not all RS-232 compatible equipment drive all of these lines. For example, a CRT terminal might produce the DTR signal by simply routing the DSR signal back to the Data Set by a wire jumper. Or, it might produce DTR by connecting the line to a positive power supply greater than +3 Volts so that DTR is active anytime the terminal is turned on. In either case the Data Set could not inhibit the terminal's operation by dropping its DSR signal since DSR is probably not monitored by the terminal in this instance.

The 7301 provides a matrix of signal option pads near the RS-232 connector (Figure 29) where the user can disconnect three of the four driver/receiver pairs and reconnect them with wire jumpers as needed in specific applications. The positive and negative power supply potentials are available at this matrix so that permanent enable/disable signal levels can be connected to the RS-232 cable in addition to the driver/receiver pairs. Note that reconnections made by the user will be swapped if the Signal Configuration plug is swapped. Refer to the 7301 Schematic and Assembly diagrams for details of this option.

RS-232 Programming

Figures 7 and 8 show programming models of the RS-232 drivers and receivers, respectively. The four output port bits directly control the states of the line drivers, and the states of the line receivers can be read directly from the input port.

Note that the RS-232 serial data lines are low level active (inverted) while the handshake control and spare drivers are high level active. The 7301 provides inverters on both the TD* and RD* lines so that the serial data is high level active in the microprocessor's accumulator.

Figure 6 shows the bit functions of the line driver/receiver control ports according to whether the Data Terminal or Data Set signal configuration is selected.

	ATA	TERMIN	IAL CO	NFIGU	RATION						
	BIT FUNCTION										
PORT CO	7		5	4	3	2	1	0			
INPUT (RECZIVERS)	1	1	1	1	OSR	င၁	CTS	30			
OUTPUT (DRIVERS)	X	X	X	X	OTR	SCD	ATS	סו			

	OA	TA SET	CONF	IGURA	TION					
	BIT FUNCTION									
PORT CO	7	- 6	5	4	3	2	1	0		
INPUT (RECEIVERS)	1	1	1	1	OTR	SCD	RTS	D,		
OUTPUT (DRIVERS)	X	X	X	X	OSR	CD	CTS	40		

FIGURE 6 : PORT CO BIT FUNCTIONS

X = Con't Care

PRO-LOG CORPORATION A 106420 REV SHT 12 OF 62




FIGURE 7: RS-232 DRIVER PROSPONMING NODEL




FIGURE 8 : RS-232 RECEIVER PROGRAMMING NOSEL

PRO-LOG CORPORATION A 106420 A SHT 13 OF 62

RS-232 Cable Interlock

Input Port C1, used for TTY Receive, provides bit 2 as an RS-232 cable interlock. The purpose of this interlock is to allow the program to determine whether an RS-232 cable, active or inactive, is plugged into the card. This feature can be used in system error-checking or as a convenient technique to determine what system options are present (if the RS-232 option is not in use, the program need not expend time in checking for incoming data).

To use this feature, the user's RS-232 cable assembly should provide a connection between SIGNAL GROUND, pin 7 of J2, and CABLE INTERLOCK*, pin 25 of J2. When the cable is connected, input Port C1 bit 2 will be in the 1 state when read; if the cable is missing, bit 2 will read 0. (Figure 9).

If J2 pin 25 is in use in the application, unassigned pins 11 and 18 can be used for the cable interlock function. Jumper pads are provided for this purpose in the vicinity of J2 (see Figure 29). Input port CO bit 3 is available for this purpose.

SECTION 5 - TTY PROGRAMMING AND CONFIGURATION OPTIONS

General

The 7301 provides nominal 20 mA current loop circuitry designed to interface with electromechanical KSR-33 and ASR-33 (or equivalent) consoles, and to Pro Log's Series 90 PROM Programmers. Figure 11 illustrates the intended interface, and Figure 27 shows the recommended wiring for the TTY cable assembly used with the 7301.

The TTY interface circuitry can be altered by the user at pads provided on the 7301 to interface with a variety of other "TTY compatible" instrumentation and communications interfaces. Figures 12 and 13 illustrate possible variations in the interface circuit.

TTY Programming

Figure 9 shows the bit function of the TTY I/O programming port C1. Input Port C1 bit 0 reads the 0 mA/20 mA (mark/space) state of the TTY receiver, which is intended to be driven by a mechanical commutating switch contact. Output Port C1 bit 0 controls the state of the 20 mA driver.

	TTY	URREN	T LOC	P							
SIT FUNCTION											
7	6	5	4	3	2	1	0				
1	1	1	1	SP ARE	RS-232 INTUK	TTY	DATA				
×	×	x	×	es ase	ER POR	TAPE	DATA				
	7 1 X	7 6	7 6 S	7 6 5 4 1 1 1 1	7 6 5 4 3 1 1 1 1 ₁ _{sgr} x ^{sc}	### SIT FUNCTION 7	7 6 5 4 3 2 1				

FIGURE 9 : PORT CT BIT FUNCTIONS

Figure 10 shows the logical meaning of I/O Port Cl bit O:

•	PROGRAMMED STATE	Nominal Current	·	ASCII True Data State	Line Voltage	
INPUT PORT CI	bit 0 = 0	OmA	Mark (START)	0	High	7301 RECEIVE
THEOT FORT CT	bit 0 = 1	20mA	Space (STOP)	1	Low	/JOI RECEIVE
OUTPUT PORT CI	bit 0 = 0	20mA	Space (STOP)		High	7301 TRANSMIT
OUTPUT PORT CT	bit 0 = 1	0mA	Mark (START)	0	Low	/301 IKANSMII

FIGURE 10 : PORT C1 BIT O LOGICAL MEANINGS

A specific programming example with flow diagram and 8080/8085/Z80 coding forms are shown in Section 9. See Section 6 for ASCII code information.

PRO-LOG CORPORATION A 106420 REV SHT 15 OF 62

CASE 1. 7301 STANDARD CONFIGURATION




FIGURE 11 A: 7301 CHREENT WOR RECEIVE




FIGURE 11 B: 7831 CHERENT LEAF THANSMIT

STANDART TY LONGOLS

WITH S.C M.A CATION CNLY

Teletyph INTERFACE

CASE 2: SUGGESTED USER MODIFICATION FOR FLECTRONIC TERMINAL




FIGURE 12 A: 7301 CURRENT LOOP RECEIVE

TYPICAL ELECTRONIC DATA TERMWALL (WITH TTY/COMPUTER INTERFICE OFTION)





FIGURE -12 B 7301 CURRENT LOOP TRANSMIT

ELECTRONIC DATE TERMINAL

(WITH TTY/COMFORD PRINCESCE OFTEN)

DAGE 3: SUGGESTED USER MODIFICATION FOR INSTRUMENT



HEURE 13 A: 730 1 CURRENT LOOP RECEIVE: USER-ADDED PULLDOWN RESISTOR AT J1 PIN 2 (SPARE)




FIGURE 138: 7201 CIRRENT LOOP THENENT

NOTE (SELECT RESISTER APPROPRIATE TO

INPUT LED) MAY LIMIT INTERFACE

TO LAE APPROPRIATE SYSTEM OF SELECT

TTY Cable Interlock

Input Port C1 provides bit I as a TTY cable interlock status bit. The purpose of this interlock is to allow the program to determine whether a TTY cable, active or inactive, is connected to the card. This feature can be used in system error-checking, or as a convenient technique to determine what system options are present (if the TTY option is not in use, the program need not expend time in checking for incoming data).

To use this feature, the user's TTY cable assembly should provide a connection between LOGIC GROUND (J2 pin 8) and CABLE INTERLOCK* (J2 pin 2). When the cable is connected, input Port C1 bit 1 will be in the 1 state when read; if the cable is missing, bit 1 will read 0.

TTY Tape Reader Control

Appendix A describes a modification to the ASR-33 console which allows a user-added relay to stop and start the paper tape reader automatically via the processor's program. The 7301 provides a switchable current source and -12VDC relay supply which power the relay and allow it to be switched according to the state of Output Port C1 bit 1 as shown in Figure 14. Figure 15 shows a typical hardware configuration.

	PROGRAMMED STATE	NOMINAL CURRENT	RELAY	TAPE MOTION
OUTPUT PORT CI	BIT 1 = 0	Om/A	0pen	Stopped
OUTPUT PURT CT	81T 1 = 1	60mA	Closed	Moving

FIGURE 14: ASR-33 PAPER TAPE MOTION CONTROL

PAD-LOG 7301

TIGURE 15. RECOMMENDED PAPER TAPE MOTION CONTROL RELAY

USER MODIFICATION FOR ASK TTY CHASOLES

RELAY CHARACTERISTICS : CONTACTS - ISVA

COIL - 600 12 mIN (124-15V)

SUGGESTED SOURCES! CORNELL-DUBILIER # 603-124

GUARDIAN \$ 1345-10-12D

SIGMA # 65FIA-127C

SECTION 6 - ASCIT CODE INFORMATION

ASCII (American Standard Code for Information Interchange) is an 8-bit code for data transmission. The code consists of 7 bits for information, allowing a 128-character set to be encoded, and one bit for error-checking (parity).

8-bit microprocessors can conveniently handle the ASCII characters as one parallel byte of information. In serial data applications such as RS-232, one START bit and one or more STOP bits are added to the ASCII code for asychronous operation. These bits, in conjunction with an accurate serial bit timing rate (baud rate) and the convention that the least significant bit is transmitted first, allow the receiving system to frame the received bit stream into ASCII characters and to decode them accurately.

<u>Format</u>

Figure 16 shows the serialized ASCII character's voltage waveform as it would be seen on the TD* or RD* lines (RS-232 pins 2 or 3), consisting of:

- a. High level active START bit which begins the character and triggers the receive operation;
- b. Seven low level active data bits, beginning with the least significant bit (b0) and progressing to the most significant bit (b6); (b7)
- c. Low level active parity bit/which, if used, causes the data field (b0 through b7) to have an even number of active bits ("even parity") or an odd number of active bits ("odd parity");
- d. Low level active STOP bit, which lasts one or more bit times and which represents the idle condition when no data transmission is taking place.

Note that in some applications the following variations may be encountered:

- a. Data field may be reduced to 5 or 6 bits, reducing the size of the character set but increasing the character transmission rate;
- b. Parity bit may be held in one state or omitted;
- c. 1, 1.5, 2 or more STOP bits may be needed, and special timing for certain mechanical printer operations such as carriage return, line feed, and top-of-form may be implemented as extra STOP bits.




Figure 16 : RS-232/ASCII Serial Character Format -

Inverters on the 7301 allow the programmer to use positive true logic. ASCII data in internal processor registers is operated on and communicated to the ports as true data. Internally the START bit is a logic 0 and the STOP bit is a logic 1, and the ASCII character appears as the 2-digit hex value shown in Figure 17.

ASCII Character Set

Figure 17 shows the 2-digit hexadecimal number required to produce a binary bit pattern equivalent to the ASCII code for the standard TTY keyboard character set. Locate the character desired, then find the least significant hexadecimal digit of the code along the left axis and the most significant digit across the top of the table.

<u>Parity</u> adds or subtracts hexadecimal 80 from the code, depending on the odd, even, suppressed, set, or clear state of the parity bit required by the user's system.

Control Characters are the codes produced when the keyboard's CONTROL (CTRL) key is depressed while one of the alphabet or [,\,], A, _,or@keys is depressed. The standard meaning of the control characters is shown below the code table. Their advantage in keyboard control applications is that two simultaneous keystrokes are required to produce them, so operator errors are reduced. Note that a control character can be produced arithmetically by subtracting hexadecimal 40 from the equivalent alphabet or special character.

Some equipment, particularly intelligent terminals, monitor and react to certain control characters while generating them. Consult the equipment user's manual for special control character considerations.

Lower Case alphabet characters are frequently omitted in low cost terminals and printers, with the SHIFT key action limited to the subset of punctuation and special characters. Lower case characters are generated arithmetically by adding hexadecimal 20 to the equivalent upper case character.

HE:	Υ .			p = 1	8	9	A	8	С	0	Ε	F
			MSD	p=0	0	1	2	3	4	5	6	7
				b 7	p	ρ	p	ρ	Р	р	ρ	p
		BITS		36	0	0	0	0	1	1	1	1
				ک خ	0	0	1	1	0	0	1	1
LSD	53	52	81	50	0	1	O C	1	0	1	0	1
0	0	0	0	0	NUL	DLE	SP	0	@	P	?	D
1	0	0	0	1	SOH	DCI	!	1	A	Q	а	q
2	0	0	1	0	STX	DC3	77	2	8	R	b	r
3	0	0	1	1.	ETX	DC3	#	3	С	S	c	3
4	0	1	0	- 0	EOT	DC4	\$	4	۵	T	d	t
5	0	1	0	~1	ENQ	NAK	%	5	E	U	0	u
5	0	1	1	0	ACK	SYN	&	6	F	٧	1	٧
7	G	1	1	1	BEL	ETB	7	7	G	W	g	W
8	1	0	0	0	BS	CAN	(,	8	H	X	h	x
9	1	0	0	1	HT	EM	·)	9	ı	Y	i	У
A	1	. 0	1	0	LF	SUB	*	;	J	Z	j	Z
8	1	0	1	1	VT	ESC	+	j	K	C	k	{
С	1	1	0	0	FF	FS	•	<	L	\	١	
0	1	1	0	1	CR	GS	-	=	M	1	E	}
E	1	1	1	. 0	ŚO	RS		. >	N	^	п	\
F	1	1	9	. 1	. Si	US	/	?	0		0	DEL

CONTROL CHARACTERS						
NUL	Null	FF	Form Feed	CAN	Cancel	
SOH	Start of Heading	CR	Carriage Return	EM	End of Medium	
STX	Start of Text	SO	Shift Out	SUB	Substitute	
ETX	End of Text	SI	Shift in •	ESC	Escape	
EOT	End of Transmission	DLE	Data Link Escape	FS	File Separator	
ENQ	Enquiry	DC1	Device Control 1	GS	Group Separator	
ACX	Acknowledge	DC2	Device Control 2	RS	Record Separato	
BEL	Sell (audible or attention signal)	DC3	Device Control 3	US	Unit Separator	
BS	Backspace	DC4	Device Control 4 (Stop)	DEL	Delets (Ruber C	
HT	Horizontal Tabulation (punched card skip)	NAK	Negative Acknowledge			
LF	Line Feed	SYN	Synchronous Idle			
VT Vertical Tabulation ETB End of Transmission Block						

FIGURE 17 : ASCII Character Code Table

PRO-LOG CORPORATION	A 106420 A SHT 23	
THE LEG COM STATION	A 0F 62	-

184 NO 10190

Baud Rate Timing

The <u>baud rate</u> is the rate at which bits are transmitted over the serial data line, expressed as bits per second.

The character rate is the number of characters transmitted per second, or the baud rate divided by the number of bits per character. For example, standard serial ASCII characters are 10 bits long, so 110 baud should produce eleven characters per second. However, electromechanical KSR/ASR-33 consoles require 2 stop bits for 11 bits per character, so their character rate at 110 baud is 110/11 = 10 characters per second.

Figure 18 shows the standard baud rates, bit times, and standard ASCII character rates for most of the RS-232 equipment used in the United States.

BAUD RATE	TIME FOR ONE BIT	CHARACTERS PER SECOND (ASCII w/one stop bit
50	20.00::æs	5
75	13.33.ms	7.5
110	9.09 ms	11
134.5	7.44 ms	13.5
150	6.66 ms	15
200	5.00 ms	20
300	3.33 ms	30
600	1.66 ms	60
1 200	833.3 us	120
1:800	555.5 us	180
2400	416.6 us	240
4800	208.3 us	480
9600	104.2 us	960
19200	52.08 us	1920

FIGURE 18 : BAUD RATE TIMING TABLE

ASCII Programming Considerations


ASCII transmit and receive operations via RS-232 require the following:

- Parallel-to-serial conversion by the processor for transmit, and serial-to-parallel conversion for receive; and
- b. Accurate bit timing within the processor's program.

Parallel/serial conversion is generally performed by a combination of shift or rotate commands which isolate or accumulate individual bits, and the OR, AND, and Exclusive OR logic commands which allow individual bits to be masked, set, cleared, and complemented. The routines in Section 9 illustrate these techniques, along with ASCII-to-hexadecimal conversion and related operations.

Timing depends on the program's ability to generate a constant time delay based on the time required to manipulate the data (usually a small fraction of the bit time) plus a programmed time delay which adds to the processing time for each bit to produce the bit time required by the baud rate. Accuracy of one programmed bit time is important because the one-bit error is cumulative for all the bits in the character. For example, a 1% error in the width of the START bit would be a 9% error at the Parity bit if the same time delay routine is used for all nine bits (the START bit, seven data bits, and parity bit).

The routines provided in Section 9 employ a technique where the basic timing unit is 1/2 the bit time required for the baud rate. This causes the processor to read the state of the incoming data line in the nominal center of the received data bits (Figure 19), allowing up to a 50% error to accumulate by the time the Parity bit is received. The maximum allowable error in bit timing is then 50% / 9 = 5.5%, or 2.7 % for the 1/2-bit time delay. While the crystalcontrolled microprocessor can achieve much more precise delays for low and moderate baud rates (Table 1), the accumulated error for an electromechanical terminal may be as high as 20%.



Note that system noise immunity can be improved by rereading the START bit 1/2 bit time after its initial detection. If the START bit is not still present at that time, the receive operation was initiated by a noise spike and can be terminated without introducing a system error.

SECTION 7 - 7301 ELECTRICAL SPECIFICATIONS

ELECTRICAL

- •VCC = +5V, ±5%
- •ICC = 525mA maximum (380mA typical)
- •AUX -V = -12V ±5%
- •AUX | = -200mA maximum
- •Address, data, and control buses meet all STD BUS general electrical specifications.
- * See Figure 28 in Section 8 for STD BUS loading

RS-232 Electrical Specifications

	PARAMETER	MIN	MAX	UNIT	NOTE	
VOH	High Lavel Output Voltage	+3		٧	1	
VOL	Low Level Output Voltage	-3		٧		
IOS	Output Short Circuit Current, Output Shorted To ±12V (Duration 1 Second Maximum)		85	πА		
Cr	Output Load Capacitance		2500	pf	2	
Tr Tf	Output Rate Of Change		30	V/µs		
VIH	Input High Level Voltage	+3	+25	٧		
VIL			-3	V mA	3	
IIH			+8.5			
IIL	Input Low Level Current	-8.5	-0.5	mA		
EL	Output Termination Bias	-2.0	+2.0	٧		
	BAUD Rate (Bits/Second)	0	20,000	BAUD		
	Recommended Cable Length		50 16	feet meters	·	
VO	Driver Open Circuit Output Voltage	-12	+5	٧		
RO	Driver Output Resistance, Power Off	300		ohm		
RL	Input Load Resistance	3K	6K	ohm	3	

NOTES:

1. Minimum load resistance 3K ohms

2. Includes cable and terminator capacitance

3. Except Cable Interlock, which is 4 LSTTL input loads

FIGURE 20 : 7301 RS-232 Connector J2

Typical RS-232 Line Voltages

Figure 2! shows the VIH/VIL range of the 7301's RS-232 receivers to the left of the center axis, and typical VOH/VOL performance with other than the specified 3K load for the 7301's RS-232 drivers on the right.




FIGURE 21 : Typical 7301 RS-232 Driver/Receiver Performance

O

PRO-LOG CORPORATION A	06420 REV	SHT 27 OF 62
-----------------------	-----------	-----------------


TTY Electrical Specifications

J1 PIN	FUNCTION
1	Paper tape motion control relay coil power source; provides -12V through a 100 ohm, 1/4 Watt, 5% resistor (diode clamp to pin 6)
2	Interface cable interlock input; active low logic; use is optional. Designed to be connected to logic ground (pin 8) by the interface cable when the cable is plugged into 7301 J1. Read into the processor as input port C1 bit 1; a logic 1 is returned when pin 2 is grounded, or a logic 0 when open. Input loading 4 LSTTL loads.
3	Spare pin; connected to a pad on the 7301 adjacent to pads supplying +5V or -12V. User may connect a jumper wire or a 1/2 Watt resistor to either voltage for special applications.
4	Current loop return (7301 receive); supplies -12V through a 470 ohm, 1/2 Watt, 5% resistor supplying 20 mA return and pin 9 voltage pulldown when the TTY commutator is closed (spacing). Not required in some instrument interfaces.
5	20 mA source (7301 receive); supplies +20 mA from +5V through a 220 ohm, 1/4 Watt, 5% resistor when the TTY commutator is closed (spacing) and pulls up pin 9 when the commutator is open (marking).
6	Paper tape control relay drive; supplies up to +50 mA through a switching transistor and 100 ohm, 1/4 Watt, 5% resistor when output port C1 bit 1 is at logic 1 (+5V current source). When output port C1 bit 1 is at logic 0 or the 7301 is reset, output leakage current is 0.1 mA maximum (pin 6 at 0V).
7	20 mA source (7301 transmit); provides +20 mA minimum (measured with pin 7 at 0V) from the +5V supply through a switching transistor and a 200 Ω . 1/4 Watt, 5% resistor when output port C1 bit 0 is at logic 0. Output leakage current (pin 7 at 0V) with output port C1 bit 0 at logic 1 is 0.1 mA maximum. Note that this output supplies +20 mA when the 7301 is reset. Pads are provided for jumpering across the 200 Ω resistor in instrument interface applications requiring additional drive voltage.
8	Logic ground out; connects to LOGIC GROUND (STD BUS pin 3, 4).
9	Current Loop Receive (7301 receive); a transistor base input through a 4.7K ohm, 1/4 Watt, 5% resistor and negative current clamp diode. A voltage greater than +2.5V applied to pin 9 is returned to the processor as input port C1 bit 0 at logic 1. A voltage lower than +0.8V is read as logic 0.

FIGURE 22:

J1 Current Loop Connector Specifications

REV



SECTION 8 - 7301 MECHANICAL SPECIFICATIONS

The 7301 meets all STD BUS general mechanical specifications with the exception of the TTY connector JI and the RS-232 connector J2 which protrude from the card front 0.375 inches (0.953 cm). With interface cable connected, two card slot widths may be required.

Cable Connector Pinouts

Figures 23 and 24 show the RS-232-C Standard pinout for 25-pin cable connectors, and for the 9-pin TTY connector, respectively. Figure 25 gives vendor model numbers for J1 and J2 mating connectors.

AS-232 CONNECTOR PIN LIST							
PINI	RJBMUH			PIN N	UMBER		
SIGNAL ORIGI	N			SIGNAL ORIGIN			
SIGNAL					SIGNAL		
PROTECTIVE GROUND		1	14	10	SEC. TRANSMITTED DATA"		
TRANSMITTED DATA"	138	2	15	S	TRANS SIGNAL TIMING		
RECEIVED OATA	SM	3	16	5	SEC. RECEIVED DATA"		
REQUEST TO SENO	Ta	4	17	S	RECV. SIGNAL TIMING		
CLEAR TO SENO	SE	5	18		(UNASSIGNED)		
DATA SET READY	SC	5	19	T	SEC. AEQUEST TO SENO		
SIGNAL GROUNO.	OUT	7	20	U	CATA TERMINAL READY		
CARRIER DETECT	5□	3	21	S	SIGNAL QUALITY DETECT		
(TEST)		9	22	S	RING INDICATOR		
(TEST)		10	23	T/5	DATA SIGNAL RATE SEL		
(UNASSIGNED)		11	24	T	TRANS. SIGNAL TIMING		
SEC. CARRIER DETECT	\$	12	25	INC	CABLE INTERLOCK		
SEC. CLEAR TO SENO	S	13					

*Designates Active Law Level Logic

LEGEND:

F - Signal Originates At Data Terminal (DTE)

S - Signal Originates At Data Set (DCE)

B - Permanent Connection On 7301

Jumper Connection On 7301; May Be Relocated By User

FIGURE 23: RS-232 Connector Pin List (J2)

	TTY CON	NEC	101	PINE	JST
PIN	REMUN NE				REBMU
	SIGNAL FLOW				Signal Flow
SIGNAL					SIGNAL
-12V/1002 SOURCE	OUT	1	5	OUT	SWITCHED RELAY SINK
CABLE INTERLOCK	IN	2	7	OUT	CURRENT LOOP TRANS
(SPARE)		3	8	OUT	LOGIC GROUND
-12Y/470Q SOURCE	OUT	4	9	IN	CURRENT LOOP RECY
-5V/2200 SOURCE	OUT	5			

*Designates Active Law Lavel Logic

FIGURE 24: TTY Connector Pin List (J1)

	CONNECT	ECTOR MODEL				
MANUFACTURER	RS-232-C (25-PIN D)	(9-PIN D)				
AMPHENOL	17-90250-16	17-90090-16				
ITT - CANNON	D8M-25P	DEM-9P				
TRW - CINCH	08M-25P	DEM-9P				

FIGURE 25: Mating Connector Information

Figures 26 and 27 show the end-on pin numbering used by the RS-232 connector J2 and the TTY connector J1, respectively, as seen from the card front.

The recommended wiring diagram shown for the TTY connector J1 results in KSR/ASR-33 console compatibility, and compatability with Pro Log's Series 90 PROM Programmers

with 9102 and 9112 TTY options.




FIGURE: 26

RS-232 Connector Pins; Female (7301 J2 Front View)




FIGURE: 27 Recommended TTY Hookup
(J1 Front View)

PRO-LOG CORPORATION A 106420 REV SHT 29 OF 62

7301 STD BUS EDGE CONNECTOR

STO/7301 EDGE CONNECTOR PIN LIST							
	ER	T	HN N	UMBE	R		
OUTPU	OUTPUT (DRIVE) 4				OUTP	UT (DRIVE) J	
INPUT (LOADII	INPUT (LOADING) C		1			INPUT (LOADING) 3	
MNEMONIC						MNEMONIC	
-5 VOLTS	IN	2	1		IN	-4 VOLTS	
GROUND	IN	4	3		IN	GROUND	
-5V		6	5			-5V	
07		8	7	56	1	03	
06		10	9	15	1	02	
05		12	11	56	1	01	
04		14	13	66	1	00	
A15		16	15		1	A7	
A14		18	171		1	A6	
A13		20	19		1	A6	
A12		22	21		1	A4	
A11		24	23		1	A3	
A10		26	25		1	AZ	
A9		28	27		1	A1	
A		30	29		1	AQ	
AO.	1	32	31		1	WA*	
MEMRQ"		34	33		1	IORQ"	
MEMEX.		35	35		1	IOEXP"	
MCSYNC'		38	37			REFRESH'	
STATUS 0"		40	39			STATUS 1"	
BUSAQ'		42	41			BUSAK"	
INTRO"		44	43		1	INTAK"	
NMIRQ.		46	45			WAITEC.	
PORESET*		14	47		1	SYSRESET"	
CNTRL'		50	49			Crocx.	
PGI	IN	52	51	OUT		PCS	
AUX GNO	IN	54	53	IN		AUX GNO	
AUX-V (-12V)	IN	56	55			AUX -V	

"Georgeone Active Low Level Logic G GESIGNATES LSTTL Lands

FIGURE 28: Connector Pin List

PRO-LOG CORPORATION A 106420 A SHT 30 OF 62

OP4 NO 10190




FIGURE 29: 7301 USER OPTION LOCATIONS

Designates as-shipped jumper location

NOTE: Signal Configuration Select Plug Pl

shown in Data Set (DCE) select position (J3).

U

Signal Configuration Select Plug (RS-232 Circuit)

Signal Configuration Select Plug Pl is used to establish the 7301 card's position as Data Terminal or Data Set in an RS-232 communication link as shown in Section 2. .

The plug's shorting links are exposed to allow for test points. The signals shown in Figure 30 are independent of the plug's position in the Data Terminal Select Socket J4 or the Data Set Select Socket J3, though the source of the signals changes with the plug's position. If the user elects to change the driven and received lines by changing jumpers at the RS-232 signal option pads, the test points at P1 reflect these changes.

	OTR	16
1	SCD	15
2 —	RTS	
3	TD*	13
4	DSR	
, —	CD	
•	CTS	10
	80°	ە، حب
		,

Data Terminal/Data Set Select Plug P1 Wiring Shorting Bars Exposed for Scope Test Points

FIGURE 30

SECTION 9 - 7301 OPERATING FIRMWARE

The following routines are provided for the 7301 user. They will operate in either Z80 or 8085 systems; the flow diagrams which describe them allow easy conversion to another processor's assembly language, although timing constants generally require modification according to variations in instruction execution time between processors and in crystal oscillator frequency.

These routines may be used without licensing from Pro Log, or they may be used as models for modification. Although they have been tested and are believed to be correct, they are not represented to be appropriate to any specific application or free from errors or copyright infringement.

The subroutine modules are devided into two groups. One group is dedicated to effecting a full RS-232-C interface, and uses input and output port CO of the 7301 card. The other group is dedicated to a 29mA current loop interface and uses input and output port CI. The user can implement an RS-232-C interface with no control lines, by changing the current loop routine port address to CO. All RS-232-C routines are independent of the 7301 signal configuration, i.e. they may be used if the 7301 is set up for DATA SET or DATA TERMINAL.

Upon entry, all transmit routines require that the data to be transmitted be in the accumulator or A register. Upon exit from all receive routines, the received data is in the accumulator or A register. All registers used by the routines are saved and unaltered upon completion of the routines.

All routines use a common delay subroutine called $(\frac{1}{2} \text{ BIT}\Delta T)$. This counting loop retrieves a 16 bit delay count, N, from two adjacent memory locations, then downcounts N to zero. Those memory locations, designated in the listing by the label

DELAY COUNT, can be two RAM locations or two RCM locations. If they are in RAM, the BAUD rate can be varied under program control. If in ROM, the BAUD rate will remain fixed. If in RAM, these locations must be loaded with N prior to the first access of the serial routines.

All listings include the object code of all instructions in Hex. All address dependent locations are blank and can be filled in by the user, permitting assignment of the routines to any area of memory desired. The Comment section of the Program Assembly Forms should be read carefully prior to using these routines. Certain locations may be modified to further allow the user to adapt the routines to specific needs.

The DELAY COUNT, N, can be obtained from Table 1. provided herein. The table is arranged to provide a count, N, for the BAUD rate, the microprocessor, and at the clock rates provided on PRO-LOG processor cards.;

MODULE DESCRIPTIONS

(RCV & ECHO)

This routine receives one character each time it is accessed, and echoes the character as it is received. CTS/RTS is raised high prior to reading the start bit and dropped low during the reception of the stop bit. FOR RS-232-C USE ONLY.

(DSEND)

This routine transmits one character each time it is accessed. RTS/CTS is raised during transmission of the start bit and dropped during transmission of the stop bit. If the 7301 is used as a DATA TERMINAL, the ANAI instruction following the label FIND DTR must be modified as shown. FOR RS-232-C USE ONLY.

(AUTOBAUD)

This routine, upon receiving an ASCII CR (carriage return), measures the width of the start bit and determines the BAUD rate. A count, N, is generated which is subsequently stored in the two adjacent RAM memory locations specified by the label DELAY COUNT. The routine must precede any transfer of data, since it automatically adjusts the system BAUD rate to that of the sending device. FOR RS-232-C USE ONLY.

(PTRD & PRNT)

This routine reads and echoes one character from the paper tape reader. FOR USE WITH 20mA CURRENT LOOP ONLY.

(RD & PRNT)

This routine reads and echoes one character from a 20mA current loop interface, or from an RS-232-C interface that uses only the transmit and receive data lines (TD, RD).

(PTRD ONLY)

This routine reads one character from the paper tape reader without echoing it. FOR USE WITH 20mA CURRENT LOOP ONLY.

RD ONLY)

This routine reads one character from a 20mA current loop interface, or from an RS-232-C interface that uses only the transmit and receive data lines (TD, RD). Data is not echoed.

PRO-LOG CORPORATION

REV

(BAUD RATE)

This routine, upon receiving an ASCII CR (carriage return), measures the width of the start bit and determines the BAUD rate. A count, N, is generated which is subsequently stored in the two adjacent RAM memory locations specified by the label DELAY COUNT. The routine must preceded any transfer of data, since it automatically adjusts the system BAUD rate to that of the sending device. FOR USE WITH 20mA CURRENT LOOP ROUTINES, OR RS-232-C INTERFACES THAT USE ONLY THE RECEIVE AND TRANSMIT DATA LINE.

(RD-PT)

This routine activates the paper tape reader for the transmission of one character only, then deactivates it.

(2 BITAT)

This routine implements an approximate 2 bit delay at the current BAUD rate.

 $(BIT \Delta T)$

This routine implements an approximate 1 bit delay at the current BAUD rate.

(3 BIT AT)

This routine implements an approximate \(\frac{1}{2} \) bit delay at the current BAUD rate. The current BAUD rate is dependent upon the 16 bit count, N, stored in the two adjacent memory locations identified as OELAY COUNT. N can be found from Table 1., or set by the (BAUD CHK) or (BAUD RATE) routines.

(DELAY)

₹.

This routine implements a time delay dependent upon some count N, determined and preset by the user prior to entry. The delay can be found by the relationship:

T = ant.

and the values of a and t can be found at the bottom of Table 1.

SHT 35

OF 62

Δ

PRO -LOG CORPORATION

D

106420


OF 8

		HEX		ADECIMAL	TIPOE	LAY CONS	TANT			
BAUD	PERIOD	7-8	30	7-	808	80	85A	80	85A	
RATE	JIS	0.4µs	Error	0.25µs	Error	0.32jis	Error	0.20µs	Error	
50	20000.00	040E	.05%	067F	.03%	0513	.002%	0820	.01%	
75	13333.33	0283	.04%	0454	.007%	0361	.001%	056A	.013%	
110	9090.91	0106	.06%	02F2	.05%	0240	.03%	0380	.001%	
134.5	7434.94	0180	.01%	0268	.06%	01E1	.003%	0303	.05%	
150	6666.67	0158	.01%	0228	.07%	OIAF	.008%	0283	.06%	
200	5000.00	0101	.09%	0190	.12%	0142	.14%	0206	.04%	
300	3333.33	000	.24%	0113	.15%	0006	.02%	0158	.05%	
600	1666.67	0054	.43%	0088	.21%	0069	.41%	OOAB	.26%	
1200	833.33	0028	.49%	0042	.37%	0033	. 35%	0054	.30%	
1800	555.56	001A	.86%	0028	.24%	0021	.30%	0037	.33%	
2000	500.00	0017	.55%	0026	1.16%	001D	1.53%	0031	.04%	
2400	416.67	0013	2.19%	0022	1.32%	0018	.24%	0028	.79%	
3600	277.78	0000	4,74%	0014	.17%	000F	.12%	001A	.43%	
4800	208.33	0008	3.01%	000E	1.01%	0008	3.54%	0013	1.64%	
7200	138.89	0004	.64%	0008	3.46%	0006	.22%	000B	2.88%	
9600	104.17	0002	4.58%	0006	5.52%	0004	3.98%	8000	1.91%	
19200	52.08	0001	35.22%	0001	3.65%	0001	16.53%	0002	7.16% O	
TIME ST	ATES	1	48N	ì		48N + 147				
TIME ()	ıs)	19.2	N+61.2-	12N+	38.25-	15.3	6N+47.04	- 9.6N±	129.4	


HEXIDECIMAL TIME DELAY CONSTANTS FOR RS232 AND CURRENT LOOP SUBROUTINES (For use with 7301 card)

TABLE 1.

NOTE (): NOT RECOMMENDED DUE TO EXCESSIVE ERROR




			PRO-LOG	CORPORA	ACBUS MOIT	/280 Program assembly form
	1 IFIAL (II	1444		MAN AR HART:		TITLE 7301 BC 172 BOUTLINES DATE 3-6-80
PAG	114	108:11	1 4111 (104". 558	10°,(3646 M	TITLE 7301 RS232 ROUTINES DATE 3-6-80
					1 111	1/250500 1 5000 4 50000000 115001
		E5	(ACV-ECHO)			RECEIVE ! ECHO 1 CHARACTER. UPON)
		LD5		252	DE	MEXIT, CHARACTER_IS_IN_RESISTER_A_/
		IJĘ		LDAI		T SET DSR, CD, CTS ACTIVE WITH STOP
					OF	
- ⊢		LOE	-		QF	RIT. (GR DTR, SCD, RTS, STOP)
		D3_		OPA	<u> </u>	
<u> </u>	l	<u>sico</u>	1	-	CO	<u> </u>
		DB	START	IPA		T LOOK FOR START BIT.
						SUUR FOR START SU
		110		-	CQ	
		IF		BRAC	1	
		DA		TP	l C1 .	
		106			START	
-				-	31001	
		14		<u> </u>	<u> </u>	
L		CD		J5		T DELAY S RIT TIME
		E 6		-	(231747)・	
		115				
-					<u></u>	
-		116	<u> </u>	LDDI		T SET BIT COUNTER : 8
14	16	108			COUNT A	b
		13E		LDAI		T ECHO START BIT
			†	-	OE	
		LOE	 		1 92	
		LD3.	<u> </u>	OPA	<u> </u>	
		CO			100	<u> </u>
		ICD	RDIECHO	JS	•	T DELAY 1 BIT TIME
<u> </u>		1 63			(BIT AT)	
			 		COLLAN.	
		115		-	<u> </u>	<u> </u>
L	1;	DB		IPA	<u> </u>	T READ DATA BIT
		ICO		-	, CO	
		ILE		RRAC		T SHIFT IT INTO REGISTER E
						SHIET IT INTO REGISTER E
<u></u>		173		LDA	(<u>E</u>	
L		IF	<u> </u>	1 RRAC	<u>i</u>	
	1	15F		LDE	i A	•
		:117		IRLAC		
						i T SCUA DATA BIT
)-						F ECHO DATA BIT
		13E		DAT		F ECHO DATA RIT
				LDAI		SCHO DATA BIT
14	- 2-	13E				SCHO DATA BIT
14	- 2	3E 107		LDAT		SCHO DATA BIT
14	- 2-	3E 107 117 1103		RLAC	07	SCHO DATA BIT
14	- 2	3 E 1 07 1 17 1 D3 1 C0		RLAC	07	
14	- 2	3 E 1 07 1 17 2 D3 2 C0		ALAC GPA JCD	07 07 .	T COUNT AND CHECK FOR 8 BITS
14	- 2	3 E 07 1 17 2 D3 3 C0 1 15		LDAT RLAC OPA DCD JP	07 . CO	
	- 2	3 E 1 07 1 17 2 D3 2 C0		LDAT RLAC OPA DCD JP	07 . CO	
	- 2- 1	3 E 07 1 17 2 D3 3 C0 1 15 6 C2		LDAT RLAC OPA DCD JP	07 07 .	
14	- 2	3E 07 17 103 103 100 115 102 115		RLAC OPA DCD JP	07 . CO	T COUNT AND CHECK FOR 8 BITS
14	- 2	3 E 07 1 17 2 D3 3 C0 1 15 1 C2 1 15 1 CD		RLAC OPA DCD JP	07	
14	- 2	3 E 07 17 1 D3 1 C0 1 15 1 C2 1 15 1 CD 1 E3		RLAC OPA DCD JP	07 . CO	T COUNT AND CHECK FOR 8 BITS
14	2 1	3 E 107 103 103 103 103 103 103 103 103 103 103		RLAC OPA DCD JP JS	O7 CO EO RD (ECHO	T COUNT AND CHECK FOR 8 BITS
	2 1	3 E 107 103 103 103 103 103 103 103 103 103 103		RLAC OPA DCD JP JS	O7 CO EO RD (ECHO	T DELAY 1 BIT TIME
	- 2	3 E 107 17 103 100 115 102 115 100 100 100 100 100 100 100 100 100		RLAC OPA JP JS LDAI	CO EQ RD(ECHO	T COUNT AND CHECK FOR 8 BITS
	2 (3E 07 17 18 C0 15 C2 15 C2 15 C3 15 C3 C5 C5 C5 C5 C5 C5 C5 C5		RLAC GPA DCD JP 	O7 CO EO RD (ECHO	T DELAY 1 BIT TIME
	- 2- 1	3 E 107 103 103 100 101 100 101 100 101 100 101 100 101 100 101 100 10		RLAC GPA JCD JP JS LDAI	CO EQ RD(ECHO	T DELAY 1 BIT TIME
	- 2- 1	3 E CO ES CO D D D D D D D D D D D D D D D D D D		RLAC GPA JCD JP JS LDAI GPA	CO CO RD(ECHO (BIT AT)	T DELAY 1 BIT TIME
	- 2 (3E 07 17 15 C0 15 C2 15 C2 15 C3 C3 C5 C5 C5 C5 C5 C5 C5 C5		RLAC GPA JCD JP JS LDAI	CO CO RD(ECHO (BIT AT)	T DELAY 1 BIT TIME
	- 2 (3E 07 17 15 C0 15 C2 15 C2 15 C3 C3 C5 C5 C5 C5 C5 C5 C5 C5		RIAC OPA JP JS LDAI CPA	CO E	T COUNT AND CHECK FOR 8 BITS T DELAY 1 BIT TIME ECHO STOP BIT, DRCP CTS (RTS)
	- 2- 1	3E 07 17 15 15 15 15 15 15 1		RLAC OPA JP JS LDAI CPA CRAI	CO CO CO CO CO E	T COUNT AND CHECK FOR 8 RITS T DELAY 1 BIT TIME ECHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY
	- 2 - 3	3E 07 17 13 C0 15 C2 15 C3 C3 C4 C5 C5 C5 C5 C5 C5 C5 C5		RLAC OPA JCD JP JS LDAI CPA CRAI	CO ED CO RD(ECHO CO CO PARITY	T COUNT AND CHECK FOR 8 BITS T DELAY 1 BIT TIME ECHO STOP BIT, DRCP CTS (RTS)
	3	3 E CO D3		RLAC OPA JP JS LDAI OPA GRAI	CO ED CO RD(ECHO CO CO PARITY	T COUNT AND CHECK FOR 8 RITS T DELAY 1 BIT TIME T ECHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MACK PARITY RIT WITH ANAL 7F)
	- 2 3	3 E CO		RLAC OPA JCD JP JS LDAI CPA CRAI	CO ED CO RD (ECHO CO PARITY A	T COUNT AND CHECK FOR 8 RITS T DELAY 1 BIT TIME ECHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY
	- 2 3	3 E CO D3		RLAC OPA DCD JP JS LDAI CPA CRAI	CO ED CO RD(ECHO CO CO PARITY	T COUNT AND CHECK FOR 8 RITS T DELAY 1 BIT TIME T ECHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MACK PARITY RIT WITH ANAL 7F)
	- 2 3	3 E CO		RLAC OPA JP JS LDAI OPA GRAI	CO ED CO RD (ECHO CO PARITY A	T COUNT AND CHECK FOR 8 RITS T DELAY 1 BIT TIME T ECHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MACK PARITY RIT WITH ANAL 7F)
	- 2- 1	3E 07 17 103 CO 15 C2 15 C2 15 C2 15 C2 15 C3 C3 C3 C3 C3 C3 C3 C3		RLAC OPA DCD JP JS 	CO E PARITY A (BITAT)	T COUNT AND CHECK FOR 8 RITS T DELAY 1 BIT TIME T ECHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MACK PARITY RIT WITH ANAL 7F)
	3	3 E CO		RLAC OPA JP JS LDA GRAI LDA LDA LDA	CO RD (ECHO CO RD (ECHO PARITY A (EBITAT)	COUNT AND CHECK FOR 8 RITS T DELAY 1 BIT TIME FECHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MACK PARITY RIT WITH ANAL 7F) T DELAY 2 BIT TIME
	3	3 E CO		RIAC OPA JP JS JS LDA GRAI LDA	CO RD (ECHO CO CO CO CO E PARITY A (EBITAT)	COUNT AND CHECK FOR 8 RITS T DELAY 1 BIT TIME FCHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MACK PARITY RIT WITH ANAI 7F) T DELAY 12 BIT TIME RESTOKE 94/25
	3	3 E CO		RLAC OPA JP JS LDA GRAI LDA LDA LDA	CO RD (ECHO CO CO CO CO E PARITY A (EBITAT)	COUNT AND CHECK FOR BRITS T DELAY 1 BIT TIME T ECHO STOP BIT, DRCP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAL 7F) T DELAY 12 BIT TIME RESTOKE PAIRS J
	3	3 E CO		RLAC OPA JCD JP JS LDAI CPA LDA GRAI LDA JS LDA CPA LDA CPA LDA CPA LDA CPA CPA	CO RD (ECHO CO CO CO CO E PARITY A (EBITAT)	T COUNT AND CHECK FOR B RITS T DELAY 1 BIT TIME T ECHO STOP BIT, DROP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAI 7F) T DELAY 12 BIT TIME RESTORE 94/25 J
	3	3 E CO		RLAC OPA JCD JP JS LDAI CPA LDA GRAI LDA JS LDA CPA LDA CPA LDA CPA LDA CPA CPA	CO ED PARITY A (BITAT) E PARITY A (BBITAT)	T COUNT AND CHECK FOR BRITS T DELAY 1 BIT TIME T ECHO STOP BIT, DROP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAI 7F) T DELAY 12 BIT TIME RESTOKE PAIKS T OUTPUT TO DUMMY PORT FOR
	3	3 E CO		RIAC OPA JP JS LDA GRAI LDA GR	CO RD (ECHO CO CO CO CO E PARITY A (EBITAT)	T COUNT AND CHECK FOR BRITS T DELAY 1 BIT TIME T ECHO STOP BIT, DROP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAL TE) T DELAY 12 BIT TIME RESTORE PA(K) T OUTPUT TO DUMMY PORT FOR VIEWING ON ANALYZER.
	3	3 E CO D3 CO		RLAC OPA JCD JP JS LDAI CPA LDA GRAI LDA JS LDA CPA LDA CPA LDA CPA LDA CPA CPA	CO ED PARITY A (BITAT) E PARITY A (BBITAT)	T COUNT AND CHECK FOR BRITS T DELAY 1 BIT TIME T ECHO STOP BIT, DROP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAI 7F) T DELAY 12 BIT TIME RESTOKE PAIKS T OUTPUT TO DUMMY PORT FOR
	3	3 E CO		RIAC OPA JP JS LDA GRAI LDA GR	CO ED PARITY A (BITAT) E PARITY A (BBITAT)	T COUNT AND CHECK FOR BRITS T DELAY 1 BIT TIME T ECHO STOP BIT, DROP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAL TE) T DELAY 12 BIT TIME RESTORE PA(K) T OUTPUT TO DUMMY PORT FOR VIEWING ON ANALYZER.
	3	3 E CO D3 CO		RIAC OPA JP JS LDA GRAI LDA GR	CO ED PARITY A (BITAT) E PARITY A (BBITAT)	T COUNT AND CHECK FOR BRITS T DELAY 1 BIT TIME T ECHO STOP BIT, DROP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAL TE) T DELAY 12 BIT TIME RESTORE PA(K) T OUTPUT TO DUMMY PORT FOR VIEWING ON ANALYZER.
	3	3 E CO D3		RIAC OPA JP JS LDA GRAI LDA GR	CO ED PARITY A (BITAT) E PARITY A (BBITAT)	T COUNT AND CHECK FOR BRITS T DELAY 1 BIT TIME T ECHO STOP BIT, DROP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAL TE) T DELAY 12 BIT TIME RESTORE PA(K) T OUTPUT TO DUMMY PORT FOR VIEWING ON ANALYZER.
	3	3 E		RIAC OPA JP JS LDA GRAI LDA GR	CO ED PARITY A (BITAT) E PARITY A (BBITAT)	T COUNT AND CHECK FOR BRITS T DELAY 1 BIT TIME T ECHO STOP BIT, DROP CTS (RTS) T SET PARITY BIT. (OR MASK PARITY RIT WITH ANAL TE) T DELAY 12 BIT TIME RESTORE PA(K) T OUTPUT TO DUMMY PORT FOR VIEWING ON ANALYZER.



RS232 SEND ROUTINE


1 - 20 af 62

- 144	ANT H	444	I	W# M PM;		
Pres 4	1 1716	107.534	1 244 1	100.110	AR 16 M (E 2)	TITLE DATE
AU A	Atite					
14		E5	(SEND)_	PSP		SEND ONE CHARACTER. UPON ENTRY, .)
<u></u>	1	- -		P5P_	DE	CHARACTERMUST BE IN REGISTER A.
<u> </u>	2	,		LDE .	_A	
	1 3	3E		LOAL		T SET DSR, CD; CTS ACTIVE, WITH STOP BIT
	4	OF		-	OF	(OR DTR, SCD, RTS, STUE)
	5	D3		OPA		
		co		-	CO	
		DB.	FIND DTR	IPA		T LOOK FOR RTS (CTS) AND/OR DTR(DSR)
		co		-	co .	NOTE: IF 7301 USED AS DATA TERMINAL
		EG		ANAI		
	A			PANT	02 (dR OA)	USE_02; IF.DATA SET USE CA.
		-		JP		← CA GR 02
		CA			21	TIE NOT THERE WAIT FOR IT
		47		-	FIND DTR	
	0	14				•
		JE		LDAI		I SEND START BIT
		OF		-	OE	
14	5 0			OPA		
3		٥			CO	ļ•
	2			JS		TDELAY 1 RIT TIME
		E3		-	(BIT AT)	
		15		-		•
		16		LDDI		TSET BIT COUNTER = 8
		08			COUNT 8	
				LDDI		T (DELAY ADJUST)
-		08		-	08	CHECAT ALLIUST
	.,					
	9	16		LDDI		
		08			08	
		90		NOP		
		3E	SND.NXT	LDAI		T (DELAY ADJUST)
		00		-	00	•
	8	78		LDA	Ξ	T SHIFT DATA BIT INTO REGISTER A
	9	IF	·	RPAC		
14	601	5F		LDE	A	
		35		LDAT		T SEND DATA RIT
		07			0.7	
		17		RLAC		
		D3				
ļ				OPA		
		co			Ca	
		CD		JS		T DELAY 1 BIT TIME
<u> </u>		E3		-	(BIT AT)	
		15		•		
<u></u>		3E	.•	LDAI		T (DELAY ADJUST)
	A	00		•	00	
		00		NOP		•
		15		DCD	<u> </u>	T count and check for a bits
		C 2		JP	20	
		50		-	SNO.NXT	
		14		-		•
14		F5		P5P	AS	T (DELAY ADJUST)
.			i	576		SUBLAT MUSICS
		F			A	
-		00-		NOP		7 4 5 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
		JE.		LDAI		T SEND STOP BIT, DROP CTS(RTS)
	4	OD.			0.0	
		D3_		OPA_		
		CO_		-	CO	<u> </u>
	7	CD_	· ·	JS	1	T DELAY 1 BIT TIME (FOR 2 STOP
		E3		•	(BITAT)	BITS. JUMP TO (281T AT))
		15		• ,		
		DI		PLP	DE	T RESTORE REGISTERS
		EI		PLP		
		C9		RTS		EXIT
		-		0,3		-c·:
_	0					
	3					
		l				TAXAN




<u>;٠</u>.

٠ _	6								
F	1.44	TALM CIA	,		FAN FAININ		TITLE	BAUD RATE CHECK-RSZE PATE 3-6-80	
L	ALINE		100.111	1 A100 t	IMPLIE	FAF HO HO TO ES			
L	14	80	21	(BAUD CHK)	LDPI	HL		_INITIALIZE _COUNTER =I	_
L		1	FF			FF			
		2	EF.			FF			
NE		3	JE_		LDAI		1	SET_DSR, CD, CTS, STOP ACTIVE	
		4	OF		•	OF		(GR DTR, SCD, RTS, STOP)	
			D3		OPA				\neg
Γ			CO	-		CO			
Г			DB	START CHK	TPA			F LOCK FOR START BIT EDGE	
			ca		-	CO			\neg
-			D3_		OPA	3.00	1	(ECHO DATA)	\neg
-			co		-	CO		Jano Dalai	\dashv
-			IF		RRAC				\neg
-			DA		JP	CI			\dashv
F			87		1	START CHK	i 		-
-			14		-	SIARI SAL			\dashv
۲			3E		LDAI		·	3085 7 5347	
-	14	40			<u> </u>	07	<u>' </u>	(±=1 time state) 1482 (153	
-	المتا	7 9	10/			101		(T=1 mme smse) 1400 (151	ات
- }-			3 D	AT PAD	DCA	7.0	<u>'</u>		
-			CZ_	·	JP	20	!		-
-			91		-	AT PAD	<u> </u>		_
-			14			L	1		_
1			03_	<u></u>	ICP		<u> </u>		_
 _			OB	 	DCP	BC	<u> </u>		_
L		7	DB	STOP CHK	IPA	Ļ	-	TLOOK FOR STOP RIT EDGE	
L			CO			CO		<u> </u>	
L		9	D3		CPA	İ		(ECHO DATA)	
		A	100			ica			
		8	00		NOP		17=	# REPLACE WITH DCP BC 48N	<u>+</u>
		C	00		NOP	1	15	FIR ERG	\neg
			IF		RRAC	1			
			23		ICP			COUNT TIMES THRU LOOP N=(HL)	\neg
٦F		p	DZ		Jo	1.00			
٠.									
	4 1	A a	97		-	STOP CHK	†		
7	4	Ar a			-	STOP CHK	<u> </u>		
	4	1	14		•		<u> </u>		
	4	1			STPO	HL		SAVE LOOP COUNT AS TIME DELAY	35
	4	1 2 3	14		STPO				
	4	1 2 3	14		STPO	HL Delay count		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND) (RCV SCHO) ROUTING	25
	4	1 2 3 4	14 22 3E		STPO	HL Delay count		SAVE LOOP COUNT AS TIME DELAY	25
	4	1 2 3 4 5	14 22 3E 09		STPO	 HL Delay count 09		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	25
	4	1 2 3 4 5 6	14 22 3E 09 E	ALL BITS	STPO LDAI PSP	HL Delay count		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND) (RCV SCHO) ROUTING	75
	4	1 2 3 4 5 6	14 NN 3E 04 DE DE DE	ALL BITS	STPO LDAI PSP EPA	HL Delay count 09 Af		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	725
	4	1 2 3 4 5 6 7	4 N	ALL BITS	STPO LDAI PSP EPA	 HL Delay count 09		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	25
	4	1 2 3 4 5 6 7 8 9	THE SECOND	ALL BITS	STRO LDAI PSP IPA	DELAY COUNT		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	7.5
	4	1 2 3 4 5 5 6 7 8 9 A 8	14 20 30 40 50 50 50 50 50	ALL BITS	STRO LDAI PSP TPA	HL Delay count 09 Af		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	755
	4	1 2 3 4 5 6 7 8 9 A 8 C	14 20 30 40 50 50 50 50 50 50 50 50 50 50 50 50 50	ALL BITS	PSP IPA OPA JS	DELAY COUNT		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	75.5
	4	1 2 3 4 5 6 7 8 9 A 8 C C	14 39 40 50 60 60 60 60 60 60 60 60 60 60 60 60 60	ALL BITS	STRO LDAI PSP TPA	DELAY COUNT		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	75.5
	4	1 2 3 4 5 6 7 8 9 9 A 8 C C	14 30 10 10 10 10 10 10 10 10 10 10 10 10 10	ALL BITS	STRO LDAI PSP IPA OPA JS	DELAY COUNT OP AF CO (BITAT)		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	723
		1 2 3 4 5 6 7 8 9 A 8 C O E F	SE OFFICO DE SE LE	ALL BITS	STRO LDAI PSP IPA OPA JS	DELAY COUNT		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	7.5
	4	1 2 3 4 5 6 7 8 9 A 8 C C F F B 0	TO TO CONTENTS	ALL BITS	PSP IPA OPA JS PLP DCA	HL DELAY COUNT OP AF CO (BITAT)		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	7.5
		1 2 3 4 5 6 7 8 9 A 8 C C C F F B 0 1	MONDOMODE INDO	ALL BITS	PSP IPA OPA JS DCA JP	HL DELAY COUNT OP AF CO (BITAT) AF		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9	22
		1 2 3 4 5 6 7 8 9 A 8 C C C F F B 0 1 2	14 N N N N N N N N N N N N N N N N N N N	ALL BITS	PSP IPA OPA JS PLP DCA JP	HL DELAY COUNT OP AF CO (BITAT)		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (RCY SCHO) ROUTION SET RIT COUNT = 9 WAIT FOR END OF CHARACTER	27
		1 2 3 4 5 6 6 7 8 9 A 8 C C C C E F C C C C C C C C C C C C C C	THE SECTION OF THE SE	ALL BITS	PSP IPA OPA JS PLP DCA JP	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (RCY SCHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER	22
		1 2 3 4 5 6 7 8 9 A 8 C C C F F G Q 1 2 3 4 4	14 39 4 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ALL BITS	PSP IPA OPA JS PLP DCA JP	HL DELAY COUNT OF AF CO (BITAT) AF ACL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (RCY SCHO) ROUTION SET RIT COUNT = 9 WAIT FOR END OF CHARACTER	
		1 2 3 4 5 6 7 8 9 A 8 C 0 1 2 3 4	30 KB 0 B 0 C B 5 F B 0 A 7 1 4 B 0 D	ALL BITS	PSP IPA OPA JS DCA JP	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (RCY SCHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER	Z 2 1
		1 2 3 4 5 6 6 7 8 8 C C C C C C C C C C C C C C C C C	TO LOCATO CONTROL TO A THE DAY	ALL BITS	PSP TPA OPA JS DCA JP	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (RCY SCHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER	7.53
		1 2 3 4 5 6 7 8 9 A 8 C 0 E F B 0 1 2 3 4 4 5 6 7 7 7 8 8 7 8 7 8 8 8 8 7 8 8 8 8 8 8	30 E B C B C B S C A 7 - 4 B D B C B C B C B C B C B C B C B C B C	ALL BITS	PSP IPA OPA JS DCA JP LDAI	HL DELAY COUNT OF AF CO (BITAT) AF ACL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	7.53
		1 2 3 4 5 6 7 8 9 A 8 C 0 E F B 0 1 2 3 4 4 5 6 7 7 7 8 8 7 8 7 8 8 8 8 7 8 8 8 8 8 8	TO LOCATO CONTROL TO A THE DAY	ALL BITS	PSP TPA OPA JS DCA JP	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	75.5
		1 2 3 4 5 6 7 8 9 A 8 C 0 E F B 0 1 2 3 4 4 5 6 7 7 7 8 8 7 8 7 8 8 8 8 7 8 8 8 8 8 8	30 E B C B C B C B C B C B C B C B C B C B	ALL BITS	PSP IPA OPA JS DCA JP LDAI	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	755
		1 2 3 4 5 6 7 8 8 C O E F 6 7 3 4 5 6 7 8 8 6 7 7 8 8 7 7 8 7 7 7 8 7 7 7 8 7 7 7 8 7	30 E B C B C B C B C B C B C B C B C B C B	ALL BITS	PSP IPA OPA JS DCA JP LDAI	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	755
		1 2 3 4 5 6 7 8 8 C O E F 6 7 3 4 5 6 7 8 9 9	30 E B C B C B C B C B C B C B C B C B C B	ALL BITS	PSP IPA OPA JS DCA JP LDAI	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	75.5
		1 2 3 4 4 5 6 7 8 8 9 4 4 5 5 6 7 8 8 9 4 8 9 4 9 8 9 8 9 8 9 8 9 8 9 8 9	30 E B C B C B C B C B C B C B C B C B C B	ALL BITS	PSP IPA OPA JS DCA JP LDAI	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	75.5
		1 2 3 4 5 6 7 8 9 A 8 5 6 7 8 9 A A 8 6 7 8 9 A A 8 6 7 8 9 A A 8 7 8 8 7 8 8 9 A A A A A A A A A A A A A A A A A	30 E B C B C B C B C B C B C B C B C B C B	ALL BITS	PSP IPA OPA JS DCA JP LDAI	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	75.
		1 2 3 4 4 5 6 7 8 9 A 8 6 7 8 9 A 8 6 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 8 7 8 9 A 8 8 A 8 8 A 8 8 A 8 8 A 8 8 A 8 8 A 8	30 E B C B C B C B C B C B C B C B C B C B	ALL BITS	PSP IPA OPA JS DCA JP LDAI	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	32
		1 2 3 4 5 6 7 8 9 A 8 6 7 8 9 A 8 6 7 8 9 A 8 6 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 6 7 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 7 8 9 A 8 8 7 8 9 A 8 8 7 8 9 A 8 8 7 8 9 A 8 8 7 8 9 A 8 8 7 8 9 A 8 8 7 8 9 A 8 8 A 8 8 7 8 9 A 8 8 A 8 8 A 8 8 A 8 8 A 8 8 A 8 8 A 8 A 8 8 A 8	30 E B C B C B C B C B C B C B C B C B C B	ALL BITS	PSP IPA OPA JS DCA JP LDAI	HL DELAY COUNT OF AF CO (BITAT) AF ALL BITS		SAVE LOOP COUNT AS TIME DELAY COUNT FOR (SEND), (REV SECHO) ROUTING SET RIT COUNT = 9 WAIT FOR END OF CHARACTER DROP CTS (RTS)	75.5




CURRENT LOOP RECEIVE ROUTINES W/READER

_				1	New 45		
F	PAGE.	1 1111		LAINE	:N":711	PAPER DE PA	TITLE 7301 CURRENT LOOP ROUTS DATE 3-10-80
<u> </u>	ACHL	Actes	164.114	\		727 11.717 14 14	
L	14	0		(PT-RD-PRNT)	JS.		
٦		1	وي		-	(RD-PT)	
\ \bar{\bar{\bar{\bar{\bar{\bar{\bar{		2			-		READ ! ECHO 1 CHARACTER UPON /
)			ES	(AD-PRNT)	PSP	HL	EXIT. CHARACTER IS IN REGISTER A
-				-CTAGETHER.	PSP		
_			D5			DE	I LOOK FOR START BIT
L		5	DB	RD-START_	IPA_		
Γ		6	CI		-	C1 (CD)	
٦		7	JF		RRAC		
F					JP	C1	
-			DA.				
L			<u> </u>			RD-START	
L			14		•) 	.
		8	CD		5		T DELAY & BIT TIME
Г			E6		-	(2BIT AT)	
٦			15		•		
-			£3		XCPT	HL	T (DELAY ADJUST)
-			حيعا				COELAY ADJUST
-		-	E3		XCPT	HL	
L	14	Do			TCP	HL	
		1	23		DCP	HL	
Г			3E		LDAI		T ECHO START BIT
٢			90		-	90	
H					000		
-			D3		OPA	61 (5.3)	
-			ر		-	C1 (CØ)	
L			IE		LDET		T SET BIT COUNTER = A
		7	80		-	80	•
٢		8	CD	RD-8-EITS	JS		T DELAY & BIT TIME
			£3		-	(BITAT)	
-			15		-		į į
-						<u> </u>	
-			DB		IPA		T READ DATA BIT
L			CI		-	८। (८४)	<u> </u>
			E6		ANAI		T ECHO IT
Γ		E	01		-	01	
Г		F	D3		O.PA		
۲	ıΔ	EO			-	C1 (CA)	
-							
F	-		IF		RRAC		SHIFT IT INTO REGISTER E
L			79		LDA	٤	
L		3	IF		RRAC		
L		4	57		LDE	A	
Г		5	23		ICP	HL	T (DELAY ADJUST)
Г			28		DCP		
۲			DZ			co	T CHECK FOR 8 BITS
-							CAECK FOR A EILS
-			08			RD-8-BITS	
			14			<u> </u>	<u> </u>
L			CD		JS	<u></u>	T DELAY 1 BIT TIME
		6	E3		•	(BIT AT)	•
Γ			15		-		•
٦			3E		LDAI		T ECHO STOP BIT
-						01	EGRU SIUF SIL
-	-		91			- ~ · 	
-			D3		CPA	1	
L	14	FO	CI		-	(CQ)	+
L		1	CD		JS		T STOP BIT DELAY
Γ			Eb		•	(SBIT AT)	
Г			15		-		
-			7B		LDA	5	T SET PARITY BIT (USE ANAL 7F TO
۲							
			EG_		ORAL		CLEAR IT, IF DESIRED)
-			80			80 (PARITY)	
_			D3		OPA		T OUTPUT CHARACTER TO DUMMY FORT
·L		8			•	XX	FOR VIEWING ON ANALYZER
Γ		9	DI		PLP	DE	
			ΕI		مرم		
-			<u>_</u>				EVIT WITH AULOLATED IN BEAUTER.
-			<u>-</u> 7_		RIS		EXIT WITH CHARACTER IN REGISTER A
-							
_		0					
L		Ε					
		F					
-							




FORM NO. 101905

1					000077	
I M id	12.181.18	1		AND 141 WHE!	AN 16 M 16 MA	TITLE DATE
AUA	1014	-	IAWL	(AP-, 23)	Mar in the second	COAMO MES
15	00	1 —	(RDPT GNLY)	JS		T_START_READER
	1	CO		-	(RD-PT)	
		1 5		-		<u> </u>
	3	E 5	(RD ONLY)	252_	LHL	READ 1 CHARACTER - UPON EXIT/
		D5		PSP_	DE	CHARACTER IS IN REGISTER A
		DB	FIND SEIT	IPA		
		CI		-	C) (OR CE)	T LOOK FOR START BIT
-		IF		RRAC		
-		DA.		JP	G.I	_
				-		
		05			FIND SBIT	
		15_				
		CD_		JS	(1) (2)	T DELAY & BIT TIME
		56			(% BITAT)	
		15		-		
		JE_		LDAI		(DELAY ADJUST)
	F	00		-	00	
15	110	JE		LDAI		
		04		-	Q4	
		30	DELY	DCA		
		CZ		JP	20	
		12			DELY	
		15		_	<u> </u>	
	-	18		LDET		T SET BIT COUNTER = 8
-		80			80	SEL BIL COUNTERS
-				7.	80	
		CD	RD-EIGHT	JS	(25.5)	T DELAY 1 BIT TIME
<u> </u>		E3		-	(BIT AT)	
		15		-		y
		DR		IPA		T READ DATA RIT
		C			CI (OR CØ)	<u> </u>
	0	IF		RRAC		T SHIFT IT INTO REGISTER E
	€	78		LDA	Ε	
		IF		RRAC		·
15	22			LDE	l A	
1		23		ICP		T (DELAY ADJUST)
-		28		DCP		CDECAY ADSOS/
-		35				
-				LDAT		
-	-	00			00	<u> </u>
		DZ		JP_	50	T CHECK FOR ALL 8 BITS
	6	13		-	RD-EIGHT	
		15		-	<u> </u>	
		CD		JS		T DELAY 1 BIT TIME
		E3			(BIT AT)	
		15		-		
		73		LDA	E	T' SET PARITY BIT (USE ANAI 7F
		FC		GRAI		TO CLEAR, IF DESIRED)
		80		-	80 (PARITY)	•
		D3		OPA	1	T GUTPUT TO DUMMY FORT FOR
		123		GFA -	××	VIEWING ON ANALYZER
15	3 0		1	JS		T STOP BIT DELAY
1-7					(14 010 100	SIGE BIT DELAY
		<u> 56</u>			Ch BIT ATZ	
		15		-		•
<u> </u>		DI .		PLP		
		EL		565	H.L.	
	5	69		RTS		EXIT WITH CHARACTER IN REGISTER A
	5					
	7					
	9					
	A					
	8					
) ——			<u> </u>			
-	<u> </u>					
	-	_				
	<u> </u>			<u> </u>	 	
	<u> </u>			L	L	





						3 7 3 3 7	
	PACIL	/AIN - 184			min mi min:		TITLE CATE
1	ACMA		195.114	t Afff t	nerra	Marie He 14	C CHARACTER'S
	15	4.		(PRINT)_	PSP	HL	PRINT CHARACTER_IN_REGISTER_A //
ſ	-1-	1	t		LESP_	DE	
_[2	SF		LDE	_A	
let?			3E		LDAL	•	T SEND START BIT
			00			00	
1			D3		QPA		
t			CI.		-	C1 (Ca)	
ŀ			F5		PSP	AF	(DELAY ADJUST)
ŀ			EJ.		PLP	AF	DELAY ABVOST
-			16		,	- <u>^</u> -	Terrare sources of
-		,	16		LDDI	08	T SET BIT COUNTER = 8
ŀ			08.			08	· · · · · · · · · · · · · · · · · · ·
-			00_	SND-8-BITS	NOP		(DELAY ADJUST)
- }-			CD_		JS	(22.2.2)	T DELAY 1 BIT TIME
Ļ			£3		-	(BITAT)	
-			15				•
ļ			35		LDAI		T SEND DATA BIT
Ĺ	15	50			-	01	
L			A3		ANA		
			D3		OPA		
			CI		•	C1 (Ca)	
		4	15		RRAC		T SHIFT NEXT BIT INTO REGISTER A
		5	78		LDA	Ε	
ſ			IF	·	BRAC		
ſ			5F		LDE	A	
Ī			23		ICP	HL	(DELAY ADJUST)
ľ			00		NCP		
ŀ			15		מסם	-	T COUNT AND CHECK FOR 8 3175
· ř			C 2		JP	20	TOUR AND CARCA FOR A STIS
ŀ			48		-	SND-8-BITS	
ŀ			15		_	200-8-8112	
ŀ			CD.		JS	·	T DELAY 1 BIT TIME
			£3		-	(BIT AT)	LECAY 1 STITING
	. =	60			-		
_	(3						
-			00		NOP		(DELAY ADJUST)
-			00		NOP		
<u> </u>			3E		LDAI		T SEND STOP BIT
L			01		-	0	
L			D3		OPA		
L			<u> </u>		•	C1 (CB)	4
_		7	CD		IS		T STOP BIT DELAY
			£3		-	(BIT AT)	USE (2 BIT AT) FOR 2 STOP BITS
			15		-		<u> </u>
			P		PLP	DE	
			EI		PLP	HL	
		C	C9		RIS		EXIT
		0					
		£					
		F					·
- [15	70					
ſ		1					
ſ		2					
Ī		3					
٢		4					
T		5					
r		6					
t		7				•	
H		4					
							
-		9					·
\		A_			l		
7		8					
4	,						
		0					
1		٤					
L		,			!		



CURRENT LOOP BAUD RATE DETERMINATION

1		5.0670 6 10	, —		real variable	MEMBER OF TR	TITLE BRUD RATE CHECK CURLOOP DATE 3-10-80
į	PAGE	A1100	105.154	I AHR I			
	15	40		(HAUD RATE)	LOPI	HL	T. INITIALIZE DELAY_COUNTER = -1
		1			-	FF	
		2				FF	
		3		START EDGE	I PA_	C1 (CØ)	LOOK FOR START BIT LEADING
		4			4 3 4 4 5		FDGE
Į		5			ANAI		SCHO ITT
١					004	91	
			D3		OPA	C1 (CØ)	
١			21		JP	20 :	
١			52		-		
١			83		_	START EDGE	\$71 time state (8025) 1472
			15		LDAI	1	## #### Staje (8085) 1472
			35		5001	06	
ŀ		9	06		NOP		
١			00	14/4/7	DGA	1	
	, =	9 0	30	WAIT	JP	30	
}	()		86		-	WAIT	
١			15		_	77.54	
١			DB	END EDGE	IPA		T LOOK FOR START BIT TRAILING
١			CI	ENU EUGE	-	C1 (CØ)	EDGE TOR START SIT TRAILING
ŀ			EG		ANAI		ESHQ ITT
1			01			01	
ŀ			D3		OPA		N2(NU) (8085) 47N±
ł			GI		-	C1 (Ca)	(230) 47, N2
ł			00		NOP		
ŀ			23		TCP	HL	INCREMENT TIME DELAY COUNT
ŀ			CA		JP	31	
1			93			END EDGE	
Ì			15				
					,		· •
1	-				STPD	HL	T SAVE DELAY COUNT FOR USE
			22			HL DELAY COUNT	T SAVE DELAY COUNT FOR USE IN (RE-PRIT) - (PENTISSUTIONS)
	15 1	٤	22				
	15	F A 0	22		-	DELAY COUNT	IN (RE-PRHT) + (PENTIREUTINES
	15	# A 0 1	22		-	DELAY COUNT	
	15	# 0 1 2	22 QE	XTRA BITS	-	DELAY COUNT	IN (RE-PRHT) + (PENTIREUTINES
	15	# P 1 2 3	22 QE	XTRA BITS	LOCI IPA	DELAY COUNT	IN (RD. PRNT) + (PENTITE PINES TREAD + ECHO REMAING BITS
	15	E F 2 3 4 5	22 QE Q9 DB C1 E6	XTRA BITS	LDCI IPA ANAI	DELAY COUNT	IN (RD. PRNT) + (PENTITE PINES TREAD + ECHO REMAING BITS
	15	E F A 0 1 2 3 4 5 6	22 QE QE DB CI E6		LDCI TPA ANAI	DELAY COUNT	IN (RD. PRNT) + (PENTIRENTINES TREAD + ECHO REMAING BITS TREAD BIT
	15	E # 0 1 2 3 4 5 6 6 7	22 QE Q9 DR C1 E6 O1 D3		LDCI IPA ANAI	DELAY COUNT	IN (RD. PRNT) + (PENTIRENTINES TREAD + ECHO REMAING BITS TREAD BIT
	15	E F A 0 1 2 3 4 5 6 7	QE Q9 DB C1 E6 O1 D3 C1		LDCI IPA ANAI	DELAY COUNT	IN (RD. PRNT) + (PENTIRENTINES TREAD + ECHO REMAING BITS TREAD BIT
	15	E F A 0 1 2 3 4 5 6 7 8	QE Q9 DB C1 E6 D3 C1 CD CD CD CD CD CD CD		LDCI IPA ANAI OPA JS	OFLAY COUNT OF CI (CO) CI (CO)	IN (RD. PRNT) + (PENTIRENTINES TREAD + ECHO REMAING BITS TREAD BIT
	15	E F A 0 1 2 3 4 5 6 7 8 9 A	22 QE Q9 DB C1 E6 O1 D3 C1 CD E3		LDCI IPA ANAI OPA JS	DELAY COUNT	IN (RE-PRNT) + (PFNT)REDTUES TREAD + ECHO REMAING BITS TREAD BIT TECHO IT
	15	E F A 0 1 2 3 4 5 6 7 8 9 A 9	22 QE Q9 DB C1 E6 O1 D3 C1 CD E3		LDCI IPA ANAI OPA JS	DELAY COUNT O7 C1 (Cd) C1 (Cd) (BIT AT)	IN (RE-PRNT) + (PPNT)REDTINES TREAD FECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME
	15	E F A 0 1 2 3 4 5 6 7 6 9 A 9 C C	22 QE Q9 DB C1 E6 O1 D3 C1 CD E3 15		LDCI IPA ANAI OPA JS	DELAY COUNT O7 C! (Cd) C! (Cd) (BIT AT)	IN (RE-PRNT) + (PFNT)REDTUES TREAD + ECHO REMAING BITS TREAD BIT TECHO IT
	15	E F A 0 1 2 3 4 5 6 7 8 9 A 5 C 0	22 QE Q9 DB C1 E6 Q1 C1 CD E3 15 23 23		LDCI IPA ANAI OPA JS ICP ICP	DELAY COUNT O7 C1 (Cd) C1 (Cd) (BIT AT) HL	IN (RE-PRNT) + (PPNT)REDTINES TREAD FECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME
	15	E F A 1 1 2 3 4 5 6 7 8 9 A 8 C O E	22 QE Q9 DB C1 E6 O1 D3 C1 CD E3 15 23 28		LDCI IPA ANAI OPA JS ICP ICP DCP	DELAY COUNT O7 C1 (Cd) C1 (Cd) (BIT AT) HL HL HL	IN (RE-PRNT) + (PPNT)REDTINES TREAD FECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME
		E F A B C D E F	22 QE Q9 DB C1 E6 O1 D3 C1 CD E3 15 23 28 28		LDCI TPA ANAI OPA JS ICP ICP DCP	DELAY COUNT O7 C1 (Cd) C1 (Cd) (BIT AT) HL	IN (RE-PRNT) + (PPNT)REDTIVES TREAD FECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST)
		E F A 0 1 2 3 4 4 5 6 7 8 9 A B C C C C F F C 3 0	QE Q9 DB C1 E6 Q1 C1 CD E3 23 28 28 QD		LDCI - LDCI - ANAI OPA - ICP ICP DCP DCP	DELAY COUNT O7 C1 (Cd) C1 (Cd) (BIT AT) HL HL HL	IN (RE-PRNT) + (PPNT)REDTINES TREAD FECHO REMAING RITS TREAD BIT TECHO IT TOELAY 1 RIT TIME
		E F A 0 1 2 3 4 5 5 6 7 8 9 A 9 C 0 E F C 0 1 1	QE QE QB QB QI BG QI CI CD EG QI QI QI QI QI QI QI QI QI QI QI QI QI		LDCI - LDCI - IPA - ANAI OPA - ICP ICP DCP DCP DCC JP	DELAY COUNT O7 C1 (Cd) C1 (Cd) (BIT AT) HL HL HL HL	IN (RE-PRNT) + (PENTREDITUES TREAD FECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST)
		E F A 0 1 2 3 4 5 6 7 8 9 A B C O E F C 3 9 1 2	QE QE QF QF QF QF QF QF QF QF QF QF QF QF QF		LDCI TPA ANAI OPA JS ICP ICP DCP DCP DCC JP	DELAY COUNT O7 C1 (Cd) C1 (Cd) (BIT AT) HL HL HL	IN (RE-PRNT) + (PENTREDITUES TREAD FECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST)
		E F A 0 1 2 3 4 5 6 7 8 9 A B C C C F C 3 9 1 2 3 3	QE QF QF QF QF QF QF QF QF QF QF QF QF QF		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PPNT)REDTUES TREAD ECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F G 0 1 2 3 4 4 5 6 6 7 8 9 A 8 9 C C C C C C C C C C C C C C C C C C	QE QF QF QF QF QF QF QF QF QF QF QF QF QF		LDCI TPA ANAI OPA JS ICP ICP DCP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PENTREDITUES TREAD FECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST)
		E F G 0 1 2 3 3 4 5 5 6 5 7 6 6 7 6 6 7 6 6 7 6 7 6 7 6 7	QE QF QF QF QF QF QF QF QF QF QF QF QF QF		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PPNT)RESTURES TREAD + ECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F G G G G G G G G G G G G G G G G G G	QE Q9 DR C1 E6 O1 CD E3 15 23 28 QD C2 A3 15 C9		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PPNT)REDTUES TREAD ECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F A 0 1 2 3 4 5 6 7 8 9 A 9 C 0 E F 3 4 5 6 7 7	QE Q9 DR C1 E6 O1 D3 C1 CD E3 16 23 28 QD C2 A3 15 C9		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PPNT)RESTURES TREAD + ECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F A 0 1 2 3 4 5 6 7 8 9 A 9 A 9 C 0 E F G 0 1 2 3 4 5 6 7 8 6 7 8 8 9 9 1 1 1 2 1 2 1 1 2 1 1 2 1 1 2 1 1 1 1	QE Q9 DB C1 E6 O1 DX C1 CD E3 15 23 28 28 QD C2 A3 15 C9		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PFNTRE)TUES TREAD SIT TECHO IT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F A 0 1 2 3 4 5 6 7 8 9 A 9 C O E F G 0 1 2 3 4 5 6 7 8 9 4 9 6 7 8 8 9 9 8 9 8 9 8 9 8 9 8 9 8 9 8 9 8	QE Q9 DB C1 E6 O1 DX C1 CD E3 15 23 28 28 QD C2 A3 15 C9		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PPNT)RESTURES TREAD + ECHO REMAING BITS TREAD BIT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F G G G G G G G G G G G G G G G G G G	QE Q9 DB C1 E6 Q1 DX C1 CD E3 23 23 28 27 28 27 27 28 27 27 27 28 27 27 28 27 27 28 27 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PFNTRE)TUES TREAD SIT TECHO IT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F G G G G G G G G G G G G G G G G G G	QE Q9 DB C1 E6 O1 DX C1 CD E3 23 23 28 27 28 27 27 28 27 27 27 28 27 27 28 27 27 28 27 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PFNTREDTIVES TREAD SIT TECHO IT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F A 0 1 2 3 4 5 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 8 7 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 8	QE Q9 DB C1 E6 O1 DX C1 CD E3 23 23 28 27 28 27 27 28 27 27 27 28 27 27 28 27 27 28 27 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PFNTREDTIVES TREAD SIT TECHO IT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F A 1 2 3 4 5 6 7 8 9 A 8 A 8	QE Q9 DB C1 E6 O1 DX C1 CD E3 23 23 28 27 28 27 27 28 27 27 27 28 27 27 28 27 27 28 27 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PENTERDINES TREAD SIT TECHO IT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS
		E F A 0 1 2 3 4 5 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 6 7 8 8 7 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 6 7 8 8 8 8	QE Q9 DB C1 E6 O1 DX C1 CD E3 23 23 28 27 28 27 27 28 27 27 27 28 27 27 28 27 27 28 27 29 29 20 20 20 20 20 20 20 20 20 20 20 20 20		LDCI TPA ANAI OPA JS ICP ICP DCP DCC JP	DELAY COUNT O7 CI (Cd) GI (Cd) HL HL HL HL HL HL ZO XTRA BITS	IN (RE-PRNT) + (PENTERNINES TREAD SIT TECHO IT TECHO IT TOELAY 1 RIT TIME TOELAY ADJUST) CHECK FOR ALL RITS





DELAY ROUTINE SERIAL I/O

PRO-LOG CORPORATION

A

106420

A OF 62

	1.	1 1846 1 1846	al.		INF. (16		TITLE			Constant relation	OATE	
1	1 44	40 -10	100.116	IMIL		M 31 90 (18)	<u> </u>	-// -				
1	172	م	JE	(RD-PT)_	LDAI		<u> </u>	,//. R/	EAD 1	CHARACTE	R FROM READE	₹.//
	1	1	03		-	03		J.SI/	RILE	LEADER		
L	-	7	D3		OPA_			T				
5)}	 			•	G1		I				
7	-	 3	CI	CING CTICE	TOA	3		7 = 11	10 67	ART BIT		
1	_	4	DB	FIND_START		CI	{	+=+		ARL SLL		
1	· _	5	CI.			<u> C1</u>	 	 			······································	
1	1		CIE DA		RRAC	<u> </u>	<u> </u>					
I		7	DA		ΙP	CI						
1	-		C 3		-	FIND START	1					
1	-	+	15		•			I				
			1		1 3 4 7					ADER		
1			3E		LDAT		 	7310	,	ADER		
1	l		101		-	01					<u></u>	
1		C	01		CPA	<u></u>						
l		0	CI		-	CL						
1		1	c 9		RTS		EX	T.				
1		F)					
1		_				i	1					
1		1 0	-				 		•			
1		1 1					 					
1		↓ ²-	<u> </u>									
1		3	<u> </u>				1					
		4					1				•	
		5										
		6	1				1					
		7					i					
							+					
		. 8					├					
		9					<u> </u>					
		A										
		8				} .)					
		C										
		0					+					
) 	 					
		3				<u> </u>						
"							1					
		3					<u> </u>					
	13			(2817AT)	ZZ			7 DE	LAY 2	BIT TIM	£5	
7	Į3	EO	CD	(2817AT)	13	(BIT AT)		7 DE	1 AY 2	BIT TIM	£5	
)	Ţζ	EO 1	CD E3	(2817AT)		(BIT AT)		- De	LAY 2	BIT TIM	55	
	[3	F0 1	CD E3		1	(RIT AT)						
	<u>[</u> 5	F 0 1 2	CA CA CA CA	(2317AT) (317AT)	JS					BIT TIM		
	[3	E 0 1 2 3	DEL DE		- - - - - - -	(BIT AT)						
	[5	F 0 1 2 3 4	CE TO CE TO	(SIT AT)	7 <u>5</u>	(2 BIT AT)			DEL	AY 1 RIT	TIME	
	[5	F 0 1 2 3 4	CE TO CE TO	(SIT AT)	7 <u>5</u>	(2 BIT AT)			DEL	AY 1 RIT	TIME	
	[3	F 0 1 2 3 4	CE TO CE TO		JS - LDPD	(DEL	AY 1 RIT		
	[3	F 0 1 2 3 4 5 6	CE TO CE TO	(SIT AT)	JS - LDPD	(2 BIT AT)			DEL	AY 1 RIT	TIME	
	[3	1 2 3 4 5 6 7 8	CD 17 CD 24 15 2A	(SIT AT)	JS LDPD	(½ BIT AT) HL DELAY COUNT			DEL	AY 1 RIT	TIME BIT TIME	
	[5	F 0 1 2 3 4 5 6 7 7 8 9	CD CD CD E5 -5 2A	(SIT AT)	JS LDPD	HL DELAY COUNT			DEL	ELAY 12	TIME SIT TIME LE DELAY	
	[5	E 0 1 2 3 3 4 4 5 6 6 7 8 8 9 9	CD E3 17 CD E4 19 2A 2B 7C	(BITAT) (BELAY)	JS LDPD DCP LDA	(½ BIT AT) HL DELAY COUNT HL			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	들 (HL)
	[5	1 2 3 4 5 6 7 7 8 9 A 8	CD E3 -17 CD E5 -5 2A 2B -7C	(BITAT) (BELAY)	JS LDPD LDPD LDA ORA	L HL HL			DEL	ELAY 12 T VARIAB AT= 2	TIME SIT TIME LE DELAY	Ξ (<u></u> Η <u>ι</u>) Ε
	[5	1 2 3 4 5 6 7 7 8 9 A 8 C	CD = 3 -17 CD = 5 -2A -27 -25 -27 -25 -27	(BITAT) (BELAY)	JS LDPD LDPD LDA ORA JP	HL BELAY COUNT HL H H			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H1) F>=¢.
	[3	1 1 2 3 4 4 5 6 7 8 9 A B C C	CD = 3 -7 CD = 5 -5 -2 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	(BITAT) (BELAY)	JS LDPD LDPD LDA ORA JP	HL BELAY COUNT HL H H			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H1) F==q.
	[5	1 1 2 3 4 4 5 6 7 8 9 A B C C	CD = 3 -7 CD = 5 -5 -2 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	(BITAT) (BELAY)	JS LDPD LDPD LDA ORA JP	L HL HL			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H1)
	[3	1 1 2 3 4 4 5 6 7 8 9 A B C C	CD = 3 -7 CD = 5 -5 -2 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	(BITAT) (BELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (;+ <u>t</u>)
	[3	1 2 3 4 5 5 6 7 8 9 A B C O E F	CD = 17 CD = 15 CD = 27 CD = 2	(BITAT) (BELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (;+ <u>1</u>)
	[3	1 2 3 4 5 5 6 7 8 9 A B C O E F	CD = 3 -7 CD = 5 -5 -2 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	(BITAT) (BELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H1) Frag.
	[5	1 2 3 4 4 5 6 7 8 9 A 8 C C C F F G G T T T T T T T T T T T T T T T T	CD = 3 -7 CD = 5 -5 -2 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	(BITAT) (BELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (Hr)
	[5	1 2 3 4 4 5 6 7 8 9 A 8 C C C F F G C C C C C C C C C C C C C C	CD = 3 -7 CD = 5 -5 -2 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	(BITAT) (BELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H±) F>=4.
	[5	1 2 3 4 4 5 6 7 8 9 A 8 C C C F F G G T T T T T T T T T T T T T T T T	CD = 3 -7 CD = 5 -5 -2 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	(BITAT) (BELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL)
	[5	1 2 3 4 4 5 6 7 8 9 A 8 C C C F F G C C C C C C C C C C C C C C	CD = 3 -7 CD = 5 -5 -2 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7 -7	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL) F=====
	[5	1 2 3 4 5 6 7 8 9 A 8 C C C F C C C C C C C C C C C C C C C	CB3 - 7 CB4 - 7 CB5 - C9 - C9	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	₹ (HL) F>=4.
	[5	1 2 3 4 5 6 7 8 8 9 A 8 C 0 1 2 2 3 4 5 5	CB3 - 7 CB4 - 15 CB -	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL) F==q.
		1 2 3 4 5 6 7 8 8 9 A 8 C 0 1 2 2 3 4 5 5 6	CB3 - 7 CB4 - 7 CB5 -	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL) F==q.
		1 2 3 4 5 6 7 8 8 9 A 8 C C C C C C C C C C C C C C C C C C	CD E3 17 CD E3 15 CD E3 7 CD E3 15 CD E	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H1) Fr=4.
		1 2 3 4 5 6 7 8 9 A 8 C C C C C C C C C C C C C C C C C C	CD E3 17 CD E3 15 CD E3 7 CD E3 15 CD E	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H1) F==q.
		1 2 3 4 5 6 7 8 8 9 A 8 C C C C C C C C C C C C C C C C C C	CD E3 17 CD E3 15 CD E3 7 CD E3 15 CD E	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L ZO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL)
	[5	1 2 3 4 5 6 7 8 9 A 8 C C C C C C C C C C C C C C C C C C	CD E3 17 CD E3 15 CD E3 7 CD E3 15 CD E	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L JO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL) Freq.
		1 1 2 3 4 5 6 7 7 8 6 7 7 8 6 7 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	CD E3 17 CD E3 15 CD E3 7 CD E3 15 CD E	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L ZO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL) Frag.
		1 2 3 4 5 6 7 8 8 9 4 5 6 7 8 6 7 8 8 9 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	CD	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L ZO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H1)
		1 1 2 3 4 5 5 6 7 8 8 9 A A B C C C C C C C C C C C C C C C C C	CD	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L ZO (DELAY)		1	DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL) F==q.
		1 1 2 3 4 5 5 6 7 8 8 9 A 8 C C C C C C C C C C C C C C C C C C	CD	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L ZO (DELAY)			DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL) Freq.
		1 1 2 3 4 5 5 6 7 8 8 9 A A B C C C C C C C C C C C C C C C C C	CD	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L ZO (DELAY)		1	DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (HL) F==q.
		1 1 2 3 4 5 5 6 7 8 8 9 A 8 C C C C C C C C C C C C C C C C C C	CD	(BITAT) (GELAY)	JS LDPD DCP LDA ORA JP	HL DELAY COUNT HL H L ZO (DELAY)		1	DEL	ELAY 12 T VARIAB AT= 2	TIME BIT TIME LE DELAY ANT WHERE N	= (H1)

APPENDIX A

TTY INTERFACE

The TTY connects to the 7301 Card via the 9 pin Serial Interface connector mounted below the card ejector. This interface within the 7301 is a three circuit six wire connection. The three, two-wire circuits are:

Data to TTY, 20 milliamp neutral loop receive.

Data from TTY, 20 milliamp neutral loop send.

Reader Control to TTY, 15 volt DC neutral loop reader control.




FIGURE A-1 TTY INTERFACE

This interface allows full-duplex send and receive, and remote reader control. The separate send and receive of full-duplex allows the system processor to edit the input data before printing and/or punching the output data. Remote reader control allows the system processor to operate the ITY reader at a rate compatible with the application.

TTY OPTIONS AND MODIFICATIONS

The TTY interface requires the following options and modification in the teletype unit:

- 1. 20 milliamp current loop option
- 2. Full duplex option
- 3. Remote reader control modifications

The 20 milliamp current loop and the full duplex connection are options available on the TTY unit. The remote reader control requires the addition of a 12 to 15 volt DC relay capable of switching the high voltage reader circuit inside the TTY.


A number of mini-computers specify a similar interface thus many TTY consoles have the required configuration. Detailed instructions for modifying a TTY to this configuration are given in the following paragraphs.

PRO-LOG CORPORATION

Δ

106420

REV SHT 53 A OF 62



REMOVING THE TTY HOUSING

It is necessary to remove the TTY housing to inspect or modify the TTY options.

- 1. Unplug the TTY from any power source.
- 2. Remove the roll of TTY printer paper from its cradle.
- 3. Remove the manual paper feed knob by pulling firmly.
- 4. Remove the mode select knob located on the right front by pulling firmly.
- 5. Remove the metal trim panel behind the mode select knob by prying downward.
- 6. Remove the 4 screws under the metal trim panel.
- 7.. Remove the screw on the left side of the paper tape reader housing.
- 8. Remove the four knurled knobs along the lower-rear edge of the housing.
- 9. Lift upward on the housing to remove, being careful of the controls on the paper tape reader as they clear their openings in the housing.




FIGURE A-3 TOP VIEW-

T

with Housing Removed

PRO-LOG CORPORATION A 106420 A SHT 55




FIGURE A-4. SIDE VIEW- TTY with Housing Removed

CURRENT LOOP OPTION

The TTY send and receive current loop can be optionally selected to work from either 20 milliamp or 60 milliamp. When the selection is made both the internal current source and the selector drive current bias must be modified to be compatible.

INTERNAL CURRENT SOURCE

The internal current source is set to 20 milliamp by putting the blue wire on the 1450 ohm tap of power resister RI located on the right side of the TTY.

SELECTOR DRIVE CURRENT BIAS

The selector drive current bias is set to 20 milliamp by optional wiring on terminal strip X located below the connector bank in the right rear corner of the TTY. In making this change various wiring configurations may be encountered as shown in figure A-5, depending on whether the unit has an elapsed time meter.

TTY WITHOUT ELAPSED TIME METER

A TTY without an elapsed time meter may be wired either as IA or IB of figure A-5 To modify for 20 milliamp:

If wired as IA:

Do nothing; this is the correct connection for 20 milliamp without an elapsed time meter.

If wired as 18:

Remove the violet wire form terminal X8 and move it to terminal X9 with the yellow wire.

ITY WITH ELAPSED TIME METER

A TTY with an elapsed time meter may be wired as IA, IB, 2A or 2B. To modify for 2D milliamo:

If wired as IA:

Remove the black/green wire from X8, tape the exposed end and tie-back into the wire bundle. Locate a black wire and a blue wire on terminal X5. Move both wires from X5 to terminal X8.

If wired as 18:


Remove the violet wire from X8 and move it to X9. Remove the black/green wire from X8; tape the exposed end and tie-back into the wire bundle. Locate a black wire and a blue wire connected on terminal X5. Move both wires from X5 to X8.

If wired as 2A:

Do nothing; this is the correct connection for 20 milliamp with an elapsed time meter.

If wired as 28:

Remove the black wire and blue wire from X9. Remove the violet wire and black/green wire form X8. Connect the black wire and blue wire to X8. Connect the violet wire to X9. Locate the yellow wire taped back in the wire bundle. Connect the yellow wire to X9. Tape the exposed end of the black/green wire and tie-back into wire bundle.






FIGURE A-5 - Current Loop Option

PRO-LOG CORPORATION A 106420 REV ISAT 58 OF 62

ARM NO. 10190

The full duplex option is wired into the TTY on terminal strip X located below the connector bank in the right rear corner of the unit.

If the TTY is wired for half-duplex, terminal strip X should appear as in Figure A-6

If the TTY is wired for full-duplex, terminal strip X should appear as in Figure A-7





Figure A-6 TTY Half-Duplex Option

To convert from half-duplex to full-duplex:

- 1. Confirm that screw lug X5 has no wires connected. If there is a BLACK wire and a BLUE wire on X5 an elapsed time meter is installed. Refer to the current LOOP option for instructions on moving the black wire and blue wire from X5 to X8.
- 2. Move the white-blue wire form screw lug X4 to X5.
- 3. Move the brown-yellow wire from screw lug X3 to X5.



REMOTE TTY READER CONTROL

The wiring of standard teletype does not allow the TTY paper tape reader to be used remotely as a stand-alone input device. By modifying the distributor trip circuit for remote operation the TTY reader can be advanced one character at a time for total reader control.

TTY circuits operate from 115 VAC or 48VDC requiring remote logic control circuits to be relay buffered. Two basic reader circuits will be encountered in TTY reader modification, Manual and Automatic. The Manual and Automatic readers are identified by the reader control switch located on the Paper Tape reader. The Manual reader has a three position switch labeled ON, OFF, FREE. The Automatic reader has a four position switch labeled MANUAL START, AUTO, MANUAL STOP, FREE.

MANUAL READER OPERATION

The 115 VAC manual reader circuit is operated in either the LINE or LOCAL modes by the reader ON-OFF switch located on the reader.

The manual reader circuit can be controlled remotely by adding a relay to control the reader trip coil in the LINE mode. Modifying the reader circuit as shown in Figure A-8 allows normal operation in the LOCAL mode and remote control in the LINE mode.

Locate Plug P4.

Locate the blue wire connecting P4 pin 3 and P4 pin 11.

Locate the orange wire on screw lug Ll of the mode switch.

Locate L2 of the mode switch (no wires)

Locate the orange/gray wire on screw lug 1 of the mode switch.

If the wire colors do not agree, do not proceed with this modification unless the connections can be verified to agree with those of Figure A-8.

- Cut the blue wire near P4 pin 3
- 3. Splice wire A from the new relay to the portion of the blue wire still connected to P4 pin 11.
- 4. Connect wire 8 to screw lug L2 of the mode switch.
- 5. Connect wire C to screw lug 1 of the mode switch.




Figure A-8 TTY Modification (Manual Reader)

AUTO READER OPERATION

The 115 VAC automatic reader circuit is normally open due to the TDC relay contact. The 48 VDC TDC relay can be operated by the momentary MANUAL START switch on the reader or by the DC1 data function. Once the TDC relay operates, it holds itself energized until the momentary MANUAL STOP switch on the reader is activated. The DC3 and ENQ data functions will also stop the reader.

The automatic reader circuit can be controlled remotely by adding a relay to control a contact closure in parallel across the TDC relay contact as shown in Figure A=9.

U

PRO-LOG CORPORATION A 106420 REV A SHT 61 OF 62

AUTO READER MODIFICATION

- Locate Jack J6 connected to plug P6.
 Locate the yellow/green wire at J6-13.
 Locate the blue wire at J6-14.
 If the wire colors do not agree, do not proceed with this modification unless the connection can be verified to agree with those of Figure A-9
- 2. Connect wire A from the new relay to the blue wire at J6-14.
- 3. Connect wire 8 from the new relay to the yellow/green wire at J6-13.




Figure A-9 TTY Modification (Auto Reader)

PRO-LOG CORPORATION

A

106420

A OF 62



PRO-LOG

C O R P O R A T I O N 2411 Garden Road Monterey, California 93940 Telephone (408) 372-4593