


STD 7000

7703 Battery-Backed CMOS RAM Card



NOTICE

The information in this document is provided for reference only. Pro-Log does not assume any liability arising out of the application or use of the information or products described herein.

This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of Pro-Log, nor the rights of others.

Printed in U.S.A. Copyright © 1981 by Pro-Log Corporation, Monterey, CA 93940. All rights reserved. However, any part of this document **may be reproduced** with Pro-Log Corporation cited as the source.

7703 Battery-Backed CMOS RAM Card USER'S MANUAL



FOREWORD

This manual explains how to use Pro-Log's 7703 Battery-Backed CMOS RAM Card. It is structured to reflect the answers to basic questions that you, the user, might ask yourself about the 7703. We welcome your suggestions on how we can improve our instructions.

The 7703 is part of Pro-Log's Series 7000 STD BUS hardware. Our products are modular, and they are designed and built with second-sourced parts that are industry standards. They provide the industrial manager with the means of utilizing his own people to control the design, production, and maintenance of the company's products that use STD BUS hardware.

Pro-Log supports its products with thorough and complete documentation. Also, to provide maximum assistance to the user, we teach courses on how to design with, and to use, microprocessors and the STD BUS products.

You may find the following Pro-Log documents useful in your work: *Microprocessor User's Guide* and the *Series 7000 STD BUS Technical Manual*. If you would like a copy of these documents, please submit your request on your company letterhead.

Contents

	Page
Foreword	
Figures	iv
Section 1 - Purpose and Main Features	1-1
Section 2 - Installation and Specifications	2-1
Introduction	2-1
Mapped Card Addressing	2-3
Alternatives to Soldered Wire Jumpers	2-3
Electrical and Environmental Specifications	2-4
Mechanical Specifications	2-5
Section 3 - Operation and Programming	3-1
Introduction	3-1
Preparing the 7703 for Initial Use	3-1
Activating the 7703	3-1
Saving Data When Power Fails	3-1
7703 Power Monitor	3-3
Removing the 7703 Card without Losing Data	3-3
Section 4 - Operating Software	4-1
Introduction	4-1
Memory Addresses	
Diagnostic Use	4-1
Shakedown (Confidence Level) Test	4-2
Memory Maps	4-2
Subroutine (MOVE BLOCK)	4-5
Subroutine (-(HL))	4-7
Subroutine (COMPARE BLOCK)	4-9
Subroutine (LOAD BLOCK)	
Subroutine (LOAD A = D)	4-14
Subroutine (VERIFY A = D)	4-16
Program Listing (Subroutines)	4-19
Demonstration/Test Program	4-22
Program Listing (Shakedown Test)	4-27
Section 5 - Maintenance	
Reference Drawings	5-1
Card Layout	
Read Timing Diagram	5-4
Address Decoding Circuit	5-6

Contents (continued)

Chip-Enable Decoding Circuit	5-8
Data Bus Buffer Circuit	
Write-Control Circuit	5-11
7703 Save Circuit	5-12
Power Monitoring Circuit	5-12
Backup Battery Circuit	5-14
Changing the Lithium Battery	5-14
Signal Glossary	5-15
7703 Internal Signals	5-16
Return for Repair Procedures	5-17
Appendix A - Guidelines for Handling Lithium Batteries	

Figures

Figure		Page
1-1	7703 Battery-Backed CMOS RAM Card	1-1
1-2	Block Diagram of 7703 Battery-Backed CMOS RAM Card	1-2
2-1	Installation of 7703 Card in STD BUS Card Rack	2-1
2-2	Standard Configurations of 7703 Card (250ns CMOS RAM)	2-2
2-3	Mapping the 7703 Card	2-2
2-4	Location of RAM Pairs on 7703 Card	2-3
2-5	Operating Limits of Electrical and Environmental Parameters for 7703 Card	2-4
2-6	STD BUS Electrical Specifications Over Recommended Operating Limits	2-5
2-7	Edge Connector Pin List for 7703 Card	3-2
3-1	Flowchart Showing Power Failure Procedure for 7703 Card	
3-2	Flowchart Showing Insertion and Removal Procedure for 7703 Card	3-3
4-1	Index of Subroutines for 7703 Card	4-1
4-2	64K Memory Map for 7703 Software Package	4-2
4-3	16K Memory Map for 7703 Software Package	4-3
4-4	One-Page Memory Map for 7703 Software Package	4-4
4-5	Flowchart—Subroutine (MOVE BLOCK) for 7703	4-5
4-6	Register and Memory Allocation for 7703 Subroutine (MOVE BLOCK), Entry 1 and Return	1 4-6
4-7	Characteristics of 7703 Subroutine (MOVE BLOCK), Entry 1 and Return 1	4-6
4-8	Flowchart—Subroutine (-(HL)) for 7703	4-7
4-9	Register and Memory Allocation for 7703 Subroutine (-(HL)), Entry 2 and Return 2	4-8
4-10	Characteristics of 7703 Subroutine (-(HL)), Entry 2 and Return 2	4-8
4-11	Flowchart—Subroutine (COMPARE BLOCK) for 7703	4-9
4-12	Register and Memory Allocation for 7703 Subroutine (COMPARE BLOCK), Entry 3 and Return 3	4-10
4-13	Characteristics of 7703 Subroutine (COMPARE BLOCK), Entry 3 and Return 3	4-10

Figures (continued)

Figure		Pag
4-14	Register and Memory Allocation for 7703 Subroutine (COMPARE BLOCK), Entry 3 and Return 4	4-1
4-15	Characteristics of 7703 Subroutine (COMPARE BLOCK), Entry 3 and Return 4	4-1
4-16	Flowchart—Subroutine (LOAD BLOCK) for 7703	4-1
4-17	Register and Memory Allocation for 7703 Subroutine (LOAD BLOCK), Entry 4 and Return 5	4-1
4-18	Characteristics of 7703 Subroutine (LOAD BLOCK), Entry 4 and Return 5	4-1
4-19	Flowchart—Subroutine (LOAD A = D) for 7703	4-1
4-20	Register and Memory Allocation for 7703 Subroutine (LOAD A = D), Entry 5 and Return 6	4-1
4-21	Characteristics of 7703 Subroutine (LOAD A = D), Entry 5 and Return 6	4-1
4-22	Flowchart—Subroutine (VERIFY A = D) for 7703	4-1
4-23	Register and Memory Allocation for 7703 Subroutine (VERIFY $A=D$), Entry 6 and Return 7	4-1
4-24	Characteristics of 7703 Subroutine (VERIFY A = D), Entry 6 and Return 7	4-1
4-25	Register and Memory Allocation for 7703 Subroutine (VERIFY A = D), Entry 6 and Return 8	4-1
4-26	Characteristics of 7703 Subroutine (VERIFY A = D), Entry 6 and Return 8	4-1
4-27	Program Listing for 7703 Subroutines	4-1
4-28	Memory Map for Shakedown (Confidence Level) Test — 7703	4-2
4-29	Memory Map for Error Storage Locations 7703 (Shakedown Test) — 7703	4-2
4-30	Flowchart—Demonstration/Test Program for 7703	4-2
4-31	Program Listing for 7703 Shakedown (Confidence Level) Test	4-2
5-1	Schematic for 7703 (Reference Only)	5-
5-2	Assembly for 7703 (Reference Only)	5-
5-3	Locations and Functions of Main Components for 7703	5-
5-4	Read Timing Diagram for 7703	5-
5-5	Address Decoding Circuit for 7703	5-
5-6	Decoding the 7703's 64K Address Space	5-
5-7	Chip-Enable Decoding Circuit for 7703	5-
5-8	CEX* Signal Selection of 1K Byte RAM Pair to be Accessed - 7703	5-
5-9	Data Bus Buffer Circuit for 7703	5-1
5-10	Write-Control Circuit for 7703	5-1
5-11	Write-Inhibit Switches for 7703	5-1
5-12	Sequence Diagram for 7703's Data-Save Circuit	5-1
5-13	Power Monitoring Circuit for 7703	5-1
5-14	Battery Backup Circuit for 7703	5-1
5-15	STD BUS Edge Connector Signals for the 7703	5-1
5-16	7703 Internal Signals	5-1

vi

SECTION 1 Purpose and Main Features

Purpose

The 7703 Card (Fig. 1-1) provides up to 16,384 bytes of high-speed (250ns), nonvolatile static CMOS RAM. It has a lithium battery backup that allows it to retain data for a minimum of two years; also, it generates a low-battery status signal (with an LED indicator) that may be jumpered to the STD nonmaskable interrupt. (See Fig. 1-2 for the block diagram.)

An onboard, memory-protected circuit in the 7703 monitors the +5V power and automatically generates a memory-save signal before switching to the lithium battery backup.

Write-protect switches (4K blocks) are available in the 7703 for preserving critical data and for nonvolatile program execution. The card decodes all 16 address lines. On-board jumpers permit mapping in any consecutive 4K, 8K, or 16K address blocks within 16K boundaries. All 7703 cards are shipped with starting address C000.

Main Features

- Up to 16,384 bytes of nonvolatile static CMOS RAM
- Available in five configurations: 1K, 2K, 4K, 8K, and 16K bytes
- Lithium backup battery (guaranteed to give two years of data retention, five years typical)
- Automatic memory protection upon loss of +5V power
- Transportable without loss of data
- Write-inhibit switches (4K blocks)
- Temperature range: 0 to 55°C ambient
- Single +5V power requirements
- Full 64K address decoding
- Industry-standard multisourced components
- LED for replace-battery indication
- Instant operation (no battery-charging time required)
- Universal processor compatibility: Z80, 8085A, 6800, and others.




Figure 1-1. 7703 Battery-Backed CMOS RAM Card.




Figure 1-2. Block Diagram of 7703 Battery-Backed CMOS RAM Card.

SECTION 2 Installation and Specifications

Introduction

The 7703 operates as part of an STD BUS card rack system. You can plug in directly into any card slot on the motherboard, provided that the slot next to the battery is unoccupied. Optionally, you can plug the 7703 into a 7901 extender card, which in turn may be plugged into any vacant card slot on the motherboard; this configuration allows you to access the 7703 for testing or other purposes.

CAUTION

To prevent possible damage to your STD BUS system, make sure that power is off before inserting a card into the card rack, or before removing a card from the card rack.

At installation, the 7703's card ejector must be positioned towards the top of the card rack (see Fig. 2-1).




Figure 2-1. Installation of 7703 Card in STD BUS Card Rack.

You may configure the 7703 to operate within any one of the four 16K-byte address ranges available within the addressable 64K memory space. The 7703's 16K range is subdivided into four 4K blocks. Any combination of these 4K blocks may be enabled or disabled by appropriate jumpering of the 7703. You may order the 7703 in any of the standard configurations shown in Fig. 2-2. The boundaries established for each of the standard configurations for the 1K, 2K, 4K, 8K, and 16K options are shown in Fig. 2-3.

PRODUCT NUMBER	MEMORY SIZE	ADDRESS RANGE AS SHIPPED[1]
7703-1C	1Kx8	C000 - C3FF
7703-2C	2Kx8	C000 - C7FF
7703-4C	4Kx8	C000 - CFFF
7703-8C	8Kx8	C000 - DFFF
7703-16C	16Kx8	C000 - FFFF

^[1] Address range may be remapped by the user, within any 16K

Figure 2-2. Standard Configurations of 7703 Card (250ns CMOS RAM).

ADDRESS RANGE		SY TRACES TO BE LEFT INTACT					T,	SX JL	JMPEF			
START	END	SIZE BLOCK	RAM PAIRS ENABLED (Fig. 2-4)	OR CUT					3		ITION 1	
0000	03FF	1K	0	Х	Х	Х	- 1					ı
0000	07FF	2K	0-1	X	Χ	X	1					1
0000	0FFF	4K	0-3	Х	Χ	Χ	1					ı
0000	1FFF	8K	0-7	X	X	1	1					ı
0000	3FFF	16K	0-15	ı	ı	1	i					ı
4000	43FF	1K	0	×	Х	X	ı				1	
4000	47FF	2K	0-1	X	X	Χ	1				ı	
4000	4FFF	4K	0-3	X	X	X	I				1	
4000	5FFF	8K	0-7	X	Χ	ı	1				1	
4000	7FFF	16K	0-15	ı	ı	I	I				i	
8000	83FF	1K	0	×	X	X	ı			. 1		
8000	87FF	2K	0-1	X	Χ	Χ	ı			/ I		
8000	8FFF	4K	0-3	X	X	X	1		ļ	1		
8000	9FFF	8K	0-7	X	X	ı	1			1		
8000	BFFF	16K	0-15	ı	1	ı	i			I		
C000	C3FF	1K	0	×	Х	х	1					
C000	C7FF	2K	0-1	X	X	X	I		1			
C000	CFFF	4K	0-3	X	X	X	1		1			
C000	DFFF	8K	0-7	X	X	ı	1		1			
C000	EFFF	16K	0-15	1	ı	1	1		1			

Figure 2-3. Mapping the 7703 Card.

Mapping Card Addressing

Figure 2-4 shows the location of the SX jumpers, the SY jumpers, and the RAM pairs on the 7703 card. The CMOS RAMs are NEC 6514-2, with 250ns access time. Each RAM device is 1Kx4 bits; therefore, each RAM pair provides 1Kx8 bits of memory. Up to 32 devices may be placed on the 7703, allowing a maximum of 16K bytes on one card. Four 7703 cards provide a full backup of 64K bytes of memory.

Alternatives to Soldered Wire Jumpers

If you anticipate making frequent changes in your 7703 memory address mapping, you may replace the wire jumpers for SX and SY with 0.025 in. (0.635 mm) square posts. These posts are available individually or in single or double strips that correspond to the 0.001 in. (0.025 mm) grid jumper-pad spacing. You then connect the posts by wirewrap or by jumper clips. Be sure you check the height that the posts extend above the board to insure they do not interfere with an adjacent card. The recommended wirewrap square post for SX and SY is AMP No. 87215-1, or equivalent. The recommended jumper clip is AMP No. 530153-2, or equivalent.




Figure 2-4. Location of RAM Pairs on 7703 Card.

Electrical and Environmental Specifications

0	<u> </u>	RECOMMEN	DED OPERA	TING LIMITS	ABSOLUTE NONOPERATING LIMITS			
SYMBOL	PARAMETER	MIN	TYP	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage	4.75	5.00	5.25	0	5.50	V	
TA	Free-air temperature	0	+25	+55	-20	+70	°C	
R _H	Humidity [1]	5	_	95	0	95	%RH	

^[1] Noncondensing.

Figure 2-5. Operating Limits of Electrical and Environmental Parameters for 7703 Card.

SYMBOL	PARAMETER	MIN	ТҮР	MAX	UNIT
lcc	Vcc supply current	_	145	230	mA
-	Data retention	2	5		yr
_	Battery life (shelf)	_	10		yr
_	STD BUS input load	See Fig. 2-7		See Fig. 2-7	
_	STD BUS output load	See Fig. 2-7		See Fig. 2-7	

Figure 2-6. STD BUS Electrical Specifications Over Recommended Operating Limits.

	PIN NUMBER						R
OUTPUT (LSTT	L DRIVE)					OUT	PUT (LSTTL DRIVE)
INPUT (LSTTL LOAD)S)						INPUT (LSTTL LOADS)
MNEMONIC							MNEMONIC
+5V	Vcc		2	1		Vcc	+5V
GROUND	GND		4	3	i	GND	GROUND
-5V			6	5			-5V
D7	1	55	8	7	55	1	D3
D6	1	55	10	9	55	1	D2
D5	1	55	12	11	55	1	D1
D4	1	55	14	13	55	1	D0
A15	1		16	15		1	A7
A14	1		18	17		1	A6
A13	1		20	19		1	A5
A12	1		22	21		1	A4
A11	1		24	23		1	A3
A10	1		26	25		1	A2
A9	1		28	27		1	A1
A8	1		30	29		1	A0
RD*	1		32	31		1	WR*
MEMRQ*	1		34	33			IORQ*
MEMEX	1		36	35			IOEXP
MCSYNC*			38	37			REFRESH*
STATUS 0*			40	39			STATUS 1*
BUSRQ*			42	41			BUSAK*
INTRQ*			44	43			INTAK*
NMIRQ*		20[1]	46	45			WAITRQ*
PBRESET*		OUT	48	47			SYSRESET*
CNTRL*			50	49			CLOCK*
PCI	IN		52	51	OUT		PCO
AUX GND			54	53			AUX GND
AUX -V			56	55			AUX +V

^{*} Active low-level logic [1] Open-collector driver

Figure 2-7. Edge Connector Pin List for 7703 Card.

Mechanical Specifications

The 7703 Card meets all general mechanical specifications of the STD BUS except for battery height, which is 0.678 in. (16.9 mm) maximum above center line of the card thickness. It requires two card slots when mounted in an STD BUS card rack — one additional open slot next to the component side for clearance of the lithium battery.

The 7703 is shipped with a Series 7000 insulating shield covering the back side of the card, providing protection for the CMOS chips on board.

SECTION 3 Operation and Programming

Introduction

This section explains how to operate the 7703. It also describes how to retain or preserve critical data on the 7703 if power fails, and how to remove the card without losing data. The 7703 operates under program control from the CPU.

Preparing the 7703 for Initial Use

First select the jumpering required for use of your card configuration (1, 2, 4, 8, or 16K) in the desired address space (see Fig. 2-3). Also, check Fig. 2-3 to determine which SY traces to leave intact and which SY traces to cut, to enable the various 4K byte memory segments. The last column in the figure specifies which of the SX jumpers must be activated to select the desired 16K byte segment.

NOTE

SX-3 is default-jumpered on all 7703 boards shipped. This activates the 7703 for operations in the upper 16K bytes of memory, starting at C000.

After completing the memory mapping, install the battery activation jumper (jumper A), if it is not already installed. (This jumper is located in grid B6 of the assembly drawing for the 7703, Fig. 5-2.)

To verify that standby memory current is within specification, connect a voltmeter across the test points TP1 and TP2. (These points are located in grids B7 and B6, respectively, of the assembly drawing for the 7703, Fig. 5-2.) The voltage should read not more than 0.003 VDC, although the reading may be considerably less. A proper reading at this point verifies that the lithium backup battery is properly installed and operating. If the voltage is more than 0.003, disconnect the battery and return the card to the factory (see "Return for Repair Procedures" in Section 5.) Set all the write-inhibit switches to the write-enable position (if required), in preparation for using the 7703 (see Section 4). (These switches are located in grid C4 of the assembly drawing for the 7703, Fig. 5-2.)

Activating the 7703

With the 7703 installed as outlined in Section 2:

- 1. Apply system power.
- 2. As part of system initialization, perform a memory-read operation or a memory-write operation to a random address within the address space allocated to the 7703 card. The first time a memory-read or memory-write operation is performed, memory-inhibit is removed. This "dummy" memory reference step is extremely important to insure that the system memory is enabled before it is actually referenced. The memory reference sets the operate flip-flop, which then enables the 7703 card operation. The operate flip-flop is reset automatically at power-down and again at power-up to insure data integrity on the 7703. Further details on this operation are provided in Section 5.
- 3. Use the write-inhibit switches to inhibit writing to any of the four 4K-byte blocks within the 7703 card address space. (See Fig. 5-3 for the location of the write-inhibit switches.) Figure 2-3 shows the enable-jumpering required for the onboard memory devices.
- 4. You may now use the software provided in Section 4 to exercise the 7703.

Saving Data When Power Fails

The most effective method to insure that essential data is saved in event of system power failure is to store such data, including the system stack, on the 7703 card. However, the user must provide the hardware for monitoring system power failure at his +5V power supply.

The circuitry and software for detecting system power failure should monitor the user's power supply to detect any deviation from normal power behavior. The hardware must then generate a nonmaskable interrupt and allow time for the interrupt software to execute its power failure data-save functions. The interrupt software should allow all essential CPU register data to be stored and all address and data bus activity to be halted; this must be accomplished before the system power falls below the minimum operating level. A flowchart for a suggested power failure system is depicted in Fig. 3-1.




Figure 3-1. Flowchart Showing Power Failure Procedure for 7703 Card.

7703 Power Monitor

The 7703 has a "Low Vcc Detect" circuit on board. This circuit generates the LOW Vcc* signal, which is used to inhibit memory if Vcc falls below 4.52V. The low Vcc detect circuit is used to save the 7703 card memory only, **not** the entire system.

Removing the 7703 Card without Losing Data

To remove the 7703 card from the card cage without losing data, follow these steps:

- 1. Halt the CPU.
- 2. Set all write-inhibit switches to the inhibit position.
- 3. Power-down the system.
- 4. Gently remove the 7703 card from the rack. Now the stored data is protected by the card's battery backup.

You may now transport or store the 7703 card for future use. When you do use it again in another system, follow the installation procedure detailed in Section 2.

Figure 3-2 flowchart shows how to remove and insert the 7703, insuring full data retention.




Figure 3-2. Flowchart Showing Insertion and Removal Procedure for 7703 Card.

Introduction

This section contains hardware-level subroutines that can be used for testing the 7703 CMOS RAM card or for diagnosing malfunctions. They are designed with the user in mind and assume that your 7703 card can be mapped for use in other than the first 16K quadrant (0000-3FFF). See Fig. 4-1 for the subroutine index.

SUBROUTINE NAME	FUNCTION	SEE FIGURES
(MOVE BLOCK)	Moves a block of data from one location in memory to a user-specified location in RAM.	4-5, 4-6, 4-7
(-(HL))	Forms 2's complement of HL register pair contents.	4-8, 4-9, 4-10
(COMPARE BLOCK)	Compares two blocks of data in memory.	4-11, 4-12, 4-13, 4-14, 4-15
(LOAD BLOCK)	Loads a designated data word into a specified block of RAM. (Used with (MOVE BLOCK) and (COMPARE BLOCK) to test memory's retention and erasure of particular bit patterns.)	4-16, 4-17, 4-18
(LOAD A = D)	Loads a specified block of memory with an address equal to the data format.	4-19, 4-20, 4-21
(VERIFY A = D)	Verifies that correct address is contained within specified data byte. Used in conjunction with (LOAD $A=D$).	4-22, 4-23, 4-24, 4-25, 4-26

^() Denotes subroutine labels.

Figure 4-1. Index of Subroutines for 7703 Card.

The software in the section can be used without license from Pro-Log. It has been tested and is believed to be correct; however, we do not represent it to be free from errors or possible copyright infringement, nor is it represented as being appropriate for any specific application.

The subroutines are written in STD instruction mnemonics, using 8080 assembly codes. They will execute in 8080, 8085, Z80, NSC 800, and other 8080 code-compatible microprocessor systems. The coding forms are grouped at the end of this section (Fig. 4-27), following the subroutine specifications.

Flowcharts are included that do not refer to microprocessor characteristics; thus, they allow the routines to be easily adapted to other types of microprocessors.

Individual subroutine specifications show memory requirements, entry requirements, and exit characteristics for each path in the program. Timing and other necessary information are also provided.

Memory Addresses

Full memory addresses are shown in the subroutine documentation. They are the preferred addresses that allow the subroutines to work with those provided for other Series 7000 STD BUS cards from Pro-Log. The program addresses correspond to those used by the 7801 and 7803 processor cards for their onboard ROM/EPROM and RAM devices.

If your system cannot use the memory addresses in the 7703's software package, simply change the memory page addresses, as required, when loading these subroutines into your system. Memory addresses that **must** be located in RAM are identified on the program coding forms. Other memory addresses shown are intended to be ROM locations, but they may also be RAM locations.

Diagnostic Use

The error routines place relevant data in the various registers and set an error flag. The memory location where the error occurred and the erroneous data can be retrieved by examining the registers containing the error information.

Shakedown (Confidence Level) Test

A flowchart and an example program module are provided to demonstrate a sequence of operations you may use to perform a quick shakedown or confidence level test of the 7703. (See Figs. 4-28 and 4-29 at the end of the section.)

Memory Maps

Figure 4-2 shows a 64K memory map, which is divided into 256-byte pages and gives the location of the 7703's software package, the location of the stack, and the location of the 7703's memory space, as shipped (C000-FFFF).





Figure 4-2. 64K Memory Map for 7703 Software Package.

Figure 4-3 displays a 16K memory map, showing the location of the user's programs, the 7703 subroutines, and the stack. It also shows the locations of the EPROM and RAM memory spaces on the 7801 and 7803 processor cards.



NOTES

- 1. 7801 (8085A) and 7303 (Z80) processor cards have sockets for 8K ROM/PROM (sockets labeled PROM 0 PROM 3). These cards are shipped with these sockets empty. Also, the cards have sockets for 4K RAM, and the card is shipped with 1st 1K loaded and 2nd, 3rd, and 4th 1K sockets empty.
- 2. This map shows the 7303 software loaded in user-supplied PROM 2. Page 20 (memory addresses 2000-20FF) is recommended for subroutine return address stack.

Figure 4-3. 16K Memory Map for 7703 Software Package.

Figure 4-4 illustrates a one-page memory map, subdivided into individual addresses, showing the 7703's subroutines starting at address 1800 and ending at 18BD.

				PAGE	ADDRESS 18		
LINE	LABEL	LINE	LABEL	LINE	LABEL	LINE	LABEL
00	(MOVE BLOCK)	40		80	(LOAD A = D)	CO	
01		41		81		C1	
02		42		82		C2	
03		43		83		C3	
04		44		84	_ _	C4	
05 06	-	45 46		85 86	- -	C5 C6	
07		47	1 -1	87	- 1 -	C7	
08		48		88	- 1 -	C8	
09		49	1	89		C9	
0A		4A		8A		CA	
08		4B		8B		СВ	
0C		4C		8C		СС	
0D		4D		8D	- -	CD	
0E 0F		4E 4F		8E 8F	- 1 -	CE CF	
10	├-	50		90	- -	DO	
11		51		91	 	D1 \	
12	<u>├</u>	52	. -	92	 	D2	
13		53		93		D3	
14		54		94		D4	
15		55		95		D5	
16		56		96	├ ऻ ─ऻ	D6	
17	_ _	57 58	_	97	V	D7 D8	
18 19		59		98 99		D8	
1A	-	5A		9A	 	DA	
1B	_	5B		9B		DB	
1C	→ →	5C		9C		DC	
1D		5D		9D		DD	
1E		5E		9E		DE	
1F		5F (1	045 51 0010	9F	(1/22/27/27/27/27/27/27/27/27/27/27/27/27/	DF	
20	(-(HL))		OAD BLOCK)_	A0	(VERIFY A = D)_	E0 E1	
22	- -	61		A1 A2	+ 1	E2	
23	- -	63		A3	-	E3	
24		64		A4		E4	
25		65		A5		E5	
26		66		A6		E6	
27		67	.	A7		E7	
28		68		A8		E8	
29	—	69		A9	+ -	E9	
2A 2B		6A 6B		AA	├	EA EB	
2B 2C		6C	-	AB	+ -	EC	
2D		6D		AD	 	ED	
2E		6E		AE	 	EE	
2F		6F		AF		EF	
30 (C	OMPARE BLOCK)	70		B0		F0	
31		71		B1		F1	
32		72		B2	\perp \mid \neg	F2	
33	├	73 74		B3	├	F3	
34 35	<u> </u>	75		B4 B5	 	F4 F5	
36	⊢ 	76		B6	 	F6	
37	⊢ 	77		B7	 	F7	
38	<u> </u>	78	₩ -	B8	 	F8	
39		79		B9	_ _	F9	
3A		7A		ВА		FA	
3B		7B	\Box	BB		FB	_
3C		7C		ВС	\perp 1 \exists	FC	
3D	<u> </u>	7D		BD		FD	
3E 3F	├-	7E 7F		BE BF	-	FE FF	
	ı i l	1 ' "	ľ	, or	1		

Figure 4-4. One-Page Memory Map for 7703 Software Package.

This subroutine moves a specified block of memory to a designated RAM area. The start and end addresses of the source block and the start address of the destination block must be specified in the calling program as follows:

ADR	JS	Cx
ADR+1	_	(MOVE BLOCK)
ADR+2		
ADR+3 ADR+4	mL mP	Source block start address
ADR+5 ADR+6	mL }	Source block end address
ADR+7 ADR+8	mL mP	Destination block start address
ADR+9	••	Next instruction upon return from (MOVE BLOCK), where mL refers to a memory line address and mP refers to a memory page address.

(MOVE BLOCK) uses subroutine (-(HL))




Figure 4-5. Flowchart - Subroutine (MOVE BLOCK) for 7703.

REGISTER AND MEMORY ALLOCATION							
PARAM	ETER	ENTRY	EXIT				
ELEMENT	ADDRESS	REQUIREMENT	CONDITION	COMMENTS			
Register pair	ВС	XX	??				
Register pair	DE	XX	??	·			
Register pair	· HL	XX	??				
Register	Α	XX	??				
Register	F	XX	??				

- For registers not shown, entry contents are not used and remain unaltered at exit.
 XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-6. Register and Memory Allocation for 7703 Subroutine (MOVE BLOCK), Entry 1 and Return 1.

PROGRAM SPECIFICATIONS								
0711001			LIM	IITS		0011151170		
SYMBOL	PARAMETER		MIN	MAX	UNITS	COMMENTS		
Ns	Stack memory		4		Bytes	Uses (-(HL))		
Np	Program memory		2	<u>1</u> 9	Bytes			
N _{pt}	Total program memory		39		Bytes	Uses (-(HL))		
N _r	RAM memory		0		Bytes			
Ne	Execution time	8085	271 + (N-1)68		Time	N = total number		
	Execution time Z80		274 + (N-1)68		states	of bytes in the block.		

Figure 4-7. Characteristics of 7703 Subroutine (MOVE BLOCK), Entry 1 and Return 1.

This subroutine forms the two's complement of the contents of the HL register pair. Enter this subroutine with the 16-bit value that is to be complemented in the HL register pair. The two's complement of the original value will be in the HL register pair upon exit from (-(HL)).




Figure 4-8. Flowchart - Subroutine (-(HL)) for 7703.

REGISTER AND MEMORY ALLOCATION							
PARAMETER		ENTRY REQUIREMENT	EXIT CONDITION	COMMENTS			
ELEMENT	ADDRESS	REQUIREMENT	CONDITION				
Register pair	HL	16-bit value to be 2's complemented	2's complement of original value				

NOTES

- For registers not shown, entry contents are not used and remain unaltered at exit.
 XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-9. Register and Memory Allocation for 7703 Subroutine (-(HL)), Entry 2 and Return 2.

PROGRAM SPECIFICATIONS								
CYMPOL	DADAMETE			NITS		0011151170		
SYMBOL	PARAMETER		MIN	MAX	UNITS	COMMENTS		
N _s	Stack memory		2		Bytes			
Np	Program memory		1	10	Bytes			
N _{pt}	Total program memory			10	Bytes	·		
N _r	RAM memory			0	Bytes			
N _e	Execution time	8085	6	52	Time states			
		Z80	1	88		,		

Figure 4-10. Characteristics of 7703 Subroutine (-(HL)), Entry 2 and Return 2.

This subroutine compares two blocks of memory. The start and end addresses of one block (the first block) and the start address of the other block (the second block) must be specified in the calling program as follows:

ADR	JS	Сх
ADR+1	_	(COMPARE BLOCK)
ADR+2		
ADR+3 ADR+4	mL mP	First block start address
ADR+5 ADR+6	mL mP	First block end address
ADR+7 ADR+8	mL mP	Second block start address
ADR+9	••	Next instruction upon return from (COMPARE BLOCK), where mL refers to a memory line address and mP refers to a memory page address.

(COMPARE BLOCK) uses subroutine (-(HL). It utilizes the carry flag to indicate whether or not the two blocks of memory are identical. If the two memory blocks are identical, the carry flag is cleared (C0) upon exit from (COMPARE BLOCK). If the two memory blocks are not the same, the carry flag is set (C1) upon exit from the subroutine. The BC register pair holds the address of the error location in the first block, the A register holds the data from the first block's error location, and the HL register pair holds the address of the error location in the second block.




Figure 4-11. Flowchart - Subroutine (COMPARE BLOCK) for 7703.

	REGISTER AND MEMORY ALLOCATION								
PARAMETER		ENTRY	EXIT	COMMENTS					
ELEMENT	ADDRESS	REQUIREMENT	CONDITION	COMMENTS					
Register pair	ВС	XX	??						
Register pair	DE	XX	??						
Register pair	HL	XX	??						
Register pair	Α	XX	??						
Register pair F		xx	СО	The two blocks compared - no error.					

NOTES

- 1. For registers not shown, entry contents are not used and remain unaltered at exit.
- XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-12. Register and Memory Allocation for 7703 Subroutine (COMPARE BLOCK), Entry 3 and Return 3.

PROGRAM SPECIFICATIONS								
OVADOL	DADA44571		LIN	IITS	LINUTO	COMMENTO		
SYMBOL	PARAMETER		MIN	MAX	UNITS	COMMENTS		
N _s	Stack memory		4	Bytes	Uses (-(HL))			
Np	Program memory		3	37	Bytes			
N _{pt}	Total program memory		4	17	Bytes	Uses (-(HL))		
N _r	RAM memory		0		Bytes			
Ne	Evecution time	8085		290 + (N-1)83		N = total number		
	Execution time Z80		296 + (N-1)86		Time states	of bytes in the block.		

Figure 4-13. Characteristics of 7703 Subroutine (COMPARE BLOCK), Entry 3 and Return 3.

REGISTER AND MEMORY ALLOCATION							
PARAM	IETER	ENTRY	EXIT	00111151170			
ELEMENT	ADDRESS	REQUIREMENT	CONDITION	COMMENTS			
Register pair	ВС	XX	First block error address				
Register pair	DE	XX	??				
Register pair	HL	XX	Second block error address				
Register	Α	XX	First block error data				
Register F		XX	C1	Error - discrepancy in the two blocks.			

NOTES

- For registers not shown, entry contents are not used and remain unaltered at exit.
 XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-14. Register and Memory Allocation for 7703 Subroutine (COMPARE BLOCK), Entry 3 and Return 4.

PROGRAM SPECIFICATIONS								
0714701			LIN	IITS	111170	COMPUTO		
SYMBOL	PARAMETER		MIN	MAX	UNITS	COMMENTS		
N _s	Stack memory		4		Bytes	Uses (-(HL))		
Np	Program memory		3	37	Bytes			
N _{pt}	Total program me	mory	4	7	Bytes	Uses (-(HL))		
Nr	RAM memory		0		Bytes			
	Execution time —	8085			Time	Execution time depends		
N _e		Z80	-	_	states	on error. No value to user		

Figure 4-15. Characteristics of 7703 Subroutine (COMPARE BLOCK), Entry 3 and Return 4.

This subroutine allows the user to load a designated block of memory with a designated data byte. The start and end addresses of the memory block and the data byte must be specified in the calling program as follows:

ADR	JS	Cx
ADR+1	 .	(LOAD BLOCK)
ADR+2	_	
ADR+3 ADR+4	mL mP }	Block start address
ADR+5 ADR+6	mL mP }	Block end address
ADR+7	dd	Data byte to be loaded into memory block
ADR+8	••	Next instruction upon return from (LOAD BLOCK), where mL refers to a memory line address and mP refers to a memory page address.

(LOAD BLOCK) uses subroutine (-(HL)).




Figure 4-16. Flowchart - Subroutine (LOAD BLOCK) for 7703.

REGISTER AND MEMORY ALLOCATION								
PARAMETER		ENTRY	EXIT					
ELEMENT	ADDRESS	REQUIREMENT	CONDITION	COMMENTS				
Register pair	вс	XX	??					
Register pair	DE	XX	??					
Register pair	HL.	xx	??					
Register	Α	XX	??					
Register	F	XX	??					

NOTES

- For registers not shown, entry contents are not used and remain unaltered at exit.
 XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-17. Register and Memory Allocation for 7703 Subroutine (LOAD BLOCK), Entry 4 and Return 5.

PROGRAM SPECIFICATIONS								
CYMPOL	DADAMETE	D	LIN	IITS	LINUTO	COMMENTO		
SYMBOL	PARAMETER		MIN	MAX	UNITS	COMMENTS		
N _s	N _S Stack memory		4		Bytes	Uses (-(HL))		
Np	Program memory		25		Bytes			
N _{pt}	N _{pt} Total program memory		35		Bytes	Uses (-(HL))		
N _r	RAM memory		1	V	Bytes			
A.	Execution time 8085 Z80		245 + (N-1)55 248 + (N-1)55		Time	N = total number of bytes in the block.		
N _e					states			

Figure 4-18. Characteristics of 7703 Subroutine (LOAD BLOCK), Entry 4 and Return 5.

This subroutine loads a designated block of RAM memory with an "address equals data" format. The memory block's start and end addresses must be specified in the calling program as follows:

ADR	JS	Сх
ADR+1		(LOAD A = D)
ADR+2		
ADR+3 ADR+4	${\scriptsizemL\atop\scriptsizemP}$	Memory block start address
ADR+5 ADR+6	mL } mP }	Memory block end address
ADR+7	••	Next instruction upon return from (LOAD $A=D$), where mL refers to a memory line address and mP refers to a memory page address.

(LOAD A = D) uses subroutine (-(HL)).

The data loaded into each memory location is equal to the line address of that location.




Figure 4-19. Flowchart - Subroutine (LOAD A = D) for 7703.

REGISTER AND MEMORY ALLOCATION							
PARAM	ETER	ENTRY	EXIT	COMMENTS			
ELEMENT	ADDRESS	REQUIREMENT	CONDITION				
Register pair	ВС	XX	??				
Register pair	DE	XX	??				
Register pair	HL	XX	??				
Register	Α	XX	??				
Register	F	XX	??				

NOTES

- For registers not shown, entry contents are not used and remain unaltered at exit.
 XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-20. Register and Memory Allocation for 7703 Subroutine (LOAD A = D), Entry 5 and Return 6.

PROGRAM SPECIFICATIONS								
SYMBOL	DADAMETED		LIMITS			00111471170		
	PARAMETE	MIN	MAX	UNITS	COMMENTS			
N _s	Stack memory		4		Bytes	Uses (-(HL))		
Np	Program memory		24		Bytes			
N _{pt}	Total program memory		34		Bytes	Uses (-(HL))		
Nr	RAM memory		N		Bytes			
N _e	Execution time	8085	236 + (N-1)59		Time states	N = total number of bytes in the block.		
	Execution time	Z80	239 + (N-1)59					

Figure 4-21. Characteristics of 7703 Subroutine (LOAD A=D), Entry 5 and Return 6.

This subroutine tests a memory block for "address equals data" format. The start and end addresses of the memory block must be specified in the calling program as follows:

ADR	JS	Cx
ADR+1	-	(VERIFY A = D)
ADR+2		
ADR+3 ADR+4	mL mP }	Memory block start address
ADR+5 ADR+6	$_{mP}^{mL}\}$	Memory block end address
ADR+7	••	Next instruction upon return from (VERIFY $A = D$), where mL refers to a memory line address and mP refers to a memory page address.

(VERIFY A=D) uses subroutine (-(HL)). It utilizes the carry flag to indicate whether or not the memory block is in the "address equals data" format. If the block contains all A=D data, the carry flag is cleared (C0) upon exit from (VERIFY A=D). If there is a location that does not have the A=D format, the carry flag is set (C1) upon exit from the subroutine. The BC register pair holds the address of the location with the error, and the A register holds the error data.




Figure 4-22. Flowchart - Subroutine (VERIFY A = D) for 7703.

REGISTER AND MEMORY ALLOCATION									
PARAM	ETER	ENTRY	EXIT						
ELEMENT ADDRESS		REQUIREMENT	CONDITION	COMMENTS					
Register pair	ВС	XX	??						
Register pair	DE	XX	??						
Register pair	HL	XX	??						
Register	A	XX	??						
Register	F	xx	со	A = D throughout block — no error.					

- For registers not shown, entry contents are not used and remain unaltered at exit.
 XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-23. Register and Memory Allocation for 7703 Subroutine (VERIFY A = D), Entry 6 and Return 7.

	PROGRAM SPECIFICATIONS									
OVMDOL	DADAMETE	LIN	IITS	LINUTO						
SYMBOL	PARAMETE	MIN	MAX	UNITS	COMMENTS					
N _s	Stack memory	4		Bytes	Uses (-(HL))					
Np	Program memory		30		Bytes					
N _{pt}	Total program mer	nory	40		Bytes	Uses (-(HL))				
N _r	RAM memory			0	Bytes					
N	Execution time 8085 Z80		247 + (N-1)66 247 + (N-1)69		Time	N = total number				
N _e					states	of bytes in the block.				

Figure 4-24. Characteristics of 7703 Subroutine (VERIFY A=D), Entry 6 and Return 7.

	REGISTER AND MEMORY ALLOCATION									
PARAM	IETER	ENTRY	EXIT	COMMENTS						
ELEMENT	ADDRESS	REQUIREMENT	CONDITION							
Register pair	ВС	XX	Address of error location							
Register pair	DE	xx	??							
Register pair	HL	XX	??							
Register	Α	xx	Error data (A ≠ D)							
Register	F	xx	C1	Error, A ≠ D at same location.						

NOTES

- For registers not shown, entry contents are not used and remain unaltered at exit.
 XX means no specific data required at entry, but entry contents will be lost.
 ?? means contents are unknown or meaningless.

Figure 4-25. Register and Memory Allocation for 7703 Subroutine (VERIFY A = D), Entry 6 and Return 8.

	PROGRAM SPECIFICATIONS									
074001		-n	LIM	IITS	LINUTO	COMMENTS				
SYMBOL	PARAMETE	=R	MIN	MAX	UNITS					
N _s	Stack memory	4		Bytes	Uses (-(HL))					
Np	Program memory		30		Bytes					
N _{pt}	Total program mer	nory	40		Bytes	Uses (-(HL))				
Nr	RAM memory)	Bytes					
N	Execution time 8085		-	_	Time	N = total number				
N _e			_		states	of bytes in the block.				

Figure 4-26. Characteristics of 7703 Subroutine (VERIFY A = D), Entry 6 and Return 8.

Program Listing

Figure 4-27 shows the machine language code and the assembly language mnemonics, together with extensive comments, for all of the preceding subroutines.

			PRO-LOG			
HE	LINE ADR	IAL		MNEMONIC		TITLE DATE
	ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
8	00	EI	(MOVE BLOCK)	PLP	HL	T INITIALIZE SOURCE BLOCK START
	1	4E		LDCN	(HL)	ADDRESS
	2	23		ICP	HL	
	3			WELL	(HL)	V
		એ ડે		ICP	HL	T INITIALIZE SOURCE BLOCK END
	5			LDEN	(HL)	ADDRESS.
						ADDRESS
		23		ICP	HL	-
		56		7DD N	(HL)	4
	8	DS		PSP	ΔE	SAVE SOURCE END ADDRESS.
	9	23		ICP	HL	- INITIALIZE DESTINATION BLOCK STAK
	A	SE		LDEN	(HL)	ADDRESS.
		23		ICP	HL	
		56		LADN	(HL)	1
		23		ICP	HL	T SAVE RETURN ADDRESS AND RETRIEVE
			·			
		€3		XCPT	HL	Y SOURCE END ADDRESS.
		CD.		ব্য		T NEGATE THE VALUE OF THE SOURCE
		٥يـ			(-(H))	END ADDRESS
	1	18				Y
_	12	OA	NEXT	LDAN	(BC)	GET SOURCE DATA.
	3	$\overline{}$		STAN	(DE)	STORE SOURCE DATA AT DESTINATION.
	4			PSP	HL	T TEST FOR LAST ADDRESS OF BLOCK.
		09		ADP	HL, BC	The Last Markets of Color.
		EI		PLP	HL	1,
	7			ICP	<u> 8C</u>	T SET UP NEXT SOURCE AND DESTINATION
	8			ICP	⊅ €	V ADDRESSES.
	9	حد		JP	೦೦	T LAST ADDRESS ?
	A	12			NEXT	NO. MOVE THE NEXT DATA WORD.
	В	18				O '
	С	c9		RTS		Y YES, RETURN.
	D			,,,,,		122, 122, 121, 121, 121, 121, 121, 121,
	E					
	F					
_			7 7	040	4	
8	1	FS	(-(HL))	PSP	AF	
	1			LDA	Н	T FORM TOO'S COMPLEMENT OF THE
	2	_		CMA		VALUE IN THE HL REGISTER
	3	67		WH	A	PAIR.
	4	72		LDA	L	(TOO'S COMPLEMENT = ONE'S COM-
	5	SF		CMA		PLEMENT + 1
	6	6F		LDL	A	
	7			ICP	HL	11
	8			PLP	AF	1
	9	<u>C9</u>		RT3		RETURN.
	A	<u> </u>				
	В	L				
	С					
_	D					
	E				*	
	F					
		EI	COMPARE SLOCK	01.0	111	- Tumara Francis
			COMPARE DUCK		HL	T INITIALIZE FIRST BLOCK START
		46			CHL	ADDRESS.
	1	23		ICP	HL	-
	3	46		LDBN	(HL)	
		ಎತಿ		ICP	HL	T INITIALIZE FIRST BLOCK END
		5E		DEN	(HL)	ADDRESS.
		ચક		ICP	HL	
	7			NGGY	(HL)	1 1
						- Alle Brook - All Assama
		<i>⊉≲</i>		PSP	DE	SAVE BLOCK END ADDRESS.
		23		ICP	HL	T INITIALIZE SECOND BLOCK START
	A	5E		LDEN	(HL)	ADDRESS.
	В	33		ICP	HL	
	_ c	56		NAA	(HL)	*
		સ્ક		ICP	HL	T SAVE RETURN ADDRESS AND RETRIEVE
		E3		XCPT	HL	BLOCK END ADDRESS.

Figure 4-27. Program Listing for 7703 Subroutines.

HE	XADECIN	IAI	T	MNEMONIC	·····	THE DATE
PAGE	LINE	INSTR.	LABEL	INSTR.	MODIFIER	TITLE DATE COMMENTS
ADR /8	ADR 4/0			1 -	(-(HL))	END ADDRESS.
/ 8	1	18			(-CAC)	V END HADRESS.
	4/2		SCAN	1201	(BC)	GET FIRST BLOCK DATA WORD.
			SCAN	XCP	HL, DE	T COMPARE FIRST BLOCK DATA WITH
	3					
ļ		8E		CPAN		SECOND BLOCK DATA.
	5			JP	20	FIRST DATA = SECOND DATA ?
		53			ERROR C	NO, ERROR
	7			-		1 4
	8			XCP	HL, DE	T YES, CHECK FOR LAST ADDRESS
	9	ES		PSP	HC	
	A_	09		ADP	HL BC	
	В	EI		PLP	HL	Y
	С	٥3		ICP	₽ C	T SET UP NEXT ADDRESSES FOR FIRST
	D	1 -		ICP	DE	V AND SECOND BLOCKS.
	Ε			JP	Co	T LAST ADDRESS ?
	F	1/2			SCAN	NO. COMPARE NEXT DATA WORKS.
	50					1
	1			CLC		YES, NO ERROR. (CO)
	2		······································			Y RETURN.
	53		ERROR C	RTS		T ERROR. (CI)
ļ			ERRUR C	SEC		T ERROR. (CI)
<u> </u>	4	C9		RTS		V RETURN (FIRST BLOCK ERROR ADR, (BC
	5	ļ		ļ		FIRST BLOCK ERROR DATA, (A)
	6	<u> </u>		ļ		SECOND BLOCK ERROR ADR, (HL)
	7	ļ				
	8					
	9					
	Α					
	В					
	С					
	D	<u> </u>				
	E					
	F					
18			(LOAD BLOCK)	PLP	.//	
1 5			(COAD BOOK)		HL	TINMALIZE BLOCK START ADDRESS
	1			LDCN	CHC)	
		23		ICP	Ж	
	3			LDBN	(HL)	I V
	4	a3		ICP	HL	TINITIALIZE BLOCK END ADDRESS
	5	5E		LDEN	(HL)	
	6	ઢર		ICP	H	
	7	56		NEGS	(HL)	Y
	8	25		PSP	ÞΕ	SAVE END ADDRESS
	. 9			ICP	#L	T GET DATA BYTE
		7E		LDAN		V
	ı	<i>ಎ</i> ತಿ		ICP	HL	T SAVE RETURN ADDRESS AND RETRIEVE
ļ	С			XCPT		1.1.
					HL	V END ADDRESS
		22		JS	/ /	T NEGATE THE VALUE OF THE END
		20			(-(HL))	ADDRESS.
						Y
		18	0-0-1-0	 	4 - 3	
	フロ	عه	REPEAT	STAN		STORE DATA BYTE IN MEMORY.
	フロ		REPEAT	STAN PSP	HL	STORE DATA BYTE IN MEMORY. T TEST FOR LAST ADDRESS OF BLOCK.
	フ0 1	عه	REPEAT			T TEST FOR LAST ADDRESS OF BLOCK.
	フ0 1 2	<u>೮</u> 2	REPEAT	PSP	HL HL,BC HL	
	70 1 2 3	ठा <i>E</i> ऽ 09	REPEAT	95P 4DP	HL HL,BC HL	T TEST FOR LAST ADDRESS OF BLOCK.
	70 1 2 3 4	02 ES 09 E7	REPEAT	P5 P 420 P PL P	HL HL,BC	T TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS.
	70 1 2 3 4	63 63 63 63	REPEAT	PSP 4DP PLP ICP	HL HL ,BC HL BC CO	T TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS?
	70 1 2 3 4 5	02 ES 09 E1 03 A3 70	REPEAT	PSP 4DP PLP ICP	HL HL,BC HL BC	T TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS.
	70 1 2 3 4 5 6 7	03 09 63 03 03 70	REPEAT	PSP 4DP PLP ICP JP -	HL HL ,BC HL BC CO	TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS? ANO, LOAD NEXT LOCATION.
	70 1 2 3 4 5 6 7 8	03 09 67 03 22 70 18	REPEAT	PSP 4DP PLP ICP JP	HL HL ,BC HL BC CO	T TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS?
	70 1 2 3 4 5 6 7 8	03 09 63 03 03 70	REPEAT	PSP 4DP PLP ICP JP -	HL HL ,BC HL BC CO	TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS? ANO, LOAD NEXT LOCATION.
	70 1 2 3 4 5 6 7 8 9	03 09 63 03 03 70	REPEAT	PSP 4DP PLP ICP JP -	HL HL ,BC HL BC CO	TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS? ANO, LOAD NEXT LOCATION.
	70 1 2 3 4 5 6 7 8 9 A	03 09 63 03 03 70	REPEAT	PSP 4DP PLP ICP JP -	HL HL ,BC HL BC CO	TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS? ANO, LOAD NEXT LOCATION.
	70 1 2 3 4 5 6 7 8 9 A B	03 09 63 03 03 70	REPEAT	PSP 4DP PLP ICP JP -	HL HL ,BC HL BC CO	TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS? ANO, LOAD NEXT LOCATION.
	70 1 2 3 4 5 6 7 8 9 A B C	03 09 63 03 03 70	REPEAT	PSP 4DP PLP ICP JP -	HL HL ,BC HL BC CO	TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS? ANO, LOAD NEXT LOCATION.
	70 1 2 3 4 5 6 7 8 9 A B	03 09 63 03 03 70	REPEAT	PSP 4DP PLP ICP JP -	HL HL ,BC HL BC CO	TEST FOR LAST ADDRESS OF BLOCK. V SET UP NEXT MEMORY ADDRESS. T LAST ADDRESS? ANO, LOAD NEXT LOCATION.

Figure 4-27. Program Listing for 7703 Subroutines (continued)

PAGE	LINE	INSTR.	LAREL	MNEMONIC	MODIFIED	TITLE DATE COMMENTS
ADR	ADR		LABEL	INSTR.	MODIFIER #L	
18	80		(LOAD A=A)	PLP		TAITIALIZE BLOCK START ADDRESS.
	1	4E		LDCN	(HC)	
	2	<u>ચ્</u> ક	· · · · · · · · · · · · · · · · · · ·	ICP	HL	 ,
	3			CDBN	(HL)	V
	4	23		ICP	HL	TINITIALIZE BLOCK END ADDRESS.
	5		<u> </u>	CDEN	(HL)	
	6			ICP	HL	
	7	56		LDDN	(HL)	
	8	25		PSP	_> <i>E</i>	SAVE END ADDRESS.
	9	ಎತಿ		ICP	HL	T-SAVE RETURN ADDRESS AND RETRIEVE
	Α	E3		XCPT	HL_	V END ADDRESS.
	В	(2)		J3		T NEGATE THE VALUE OF THE END
	С	ಎ೦		_	(-(HL))	ADDRESS.
	D			_		V
	8 E		200P	LDA	C	DATA = MEMORY LINE ADDRESS.
	F	حه		STAN	(BC)	STORE DATA SYTE IN MEMORY. (A = D)
	90			PSP	HL	T TEST FOR LAST ADDRESS.
						TEST FOR CAST ALLONESS.
	1	09		ADP	HL, BC	
	2	EI		PLP	#4	
	3	03		ICP	BC	SET UP NEXT MEMORY ADDRESS.
	4	جد		270	co	TLAST ADDRESS?
	5	8 <i>E</i>		-	L00 P	A NO, LOAD NEXT LOCATION.
	6	18				<u> </u>
	7	<u> </u>		RTS		YES, RETURN.
	8				***	
	9				· · · · · · · · · · · · · · · · · · ·	
	Α.					
	В					
	С					
	D					
	E					
	F			1		
18	A n	ريد	MERIEV A=X	PI D	11/	- THERM IS F PLACE START ANDRES
18	Αo		(NERIFY A=D)		HL	TINITIALIZE BLOCK START ADDRESS.
18	A 0	45	(VERIFY A=D)	WCN	(HL)	TINITIALIZE BLOCK START ADDRESS.
18	A 0	4E 23	(VERIFY A=D)	ICP	(HL) HL	TINITIALIZE BLOCK START ADDRESS.
18	A 0 1 2 3	4E 23 46	(NERIFY A=D)	LDCN ICP LDBN	(HL) HL (HL)	V
18	A 0 1 2 3 4	4E 23 46 23	(NERIFY A=D)	LDCN ICP LDBN ICP	(HL) HL (HL) HL	TINITIALIZE BLOCK START ADDRESS.
18	A 0 1 2 3 4 5	4E 23 46 23 5E	(NERIFY A=D)	LDCN ICP LDBN ICP LDEN	(HL) HL (HL) HL (HL)	V
18	A 0 1 2 3 4 5	4E 23 46 23 5E 23	(NERIFY A=D)	LDCN ICP LDBN ICP LDEN ICP	(HL) HC (HL) HC (HL)	V
18	A 0 1 2 3 4 5 6	4E 23 46 23 5E 23 56	(NERIFY A=D)	LDCN ICP LDEN ICP LDDN	(HL) HL (HL) HL (HL) HC (HL)	TAITTALIZE BLOCK END ADDRESS.
18	A 0 1 2 3 4 5	4E 23 46 23 5E 23 56	(NERIFY A=D)	LDCN ICP LDEN ICP LDDN PSP	(HL) HL (HL) HL (HL) HC (HL) DE	Y TAITIALIZE BLOCK END ADDRESS. Y SAVE END ADDRESS.
18	A 0 1 2 3 4 5 6 7 8	4E 23 46 23 5E 23 56 DS 23	(NERIFY A=D)	LDCN ICP LDBN ICP LDCN ICP LDDN PSP ICP	(HL) HL (HL) HC (HL) HC (HL) DE HL	TINITIALIZE BLOCK END ADDRESS.
18	A 0 1 2 3 4 5 6 7 8	4E 23 46 23 5E 23 56 DS	(NERIFY A=D)	LDCN ICP LDEN ICP LDDN PSP	(HL) HL (HL) HL (HL) HC (HL) DE	Y TAITIALIZE BLOCK END ADDRESS. Y SAVE END ADDRESS.
18	A 0 1 2 3 4 5 6 7 8	4E 23 46 23 5E 23 50 DS 23 E3	(NERIFY A=D)	LDCN ICP LDBN ICP LDCN ICP LDDN PSP ICP	(HL) HL (HL) HC (HL) HC (HL) DE HL HL	JANE END ADDRESS. SANE END ADDRESS. SANE RETURN ADDRESS AND RETRIEVE
18	A 0 1 2 3 4 5 6 7 8 9	4E 23 46 23 5E 23 50 DS 23 E3 cD	(NERIFY A=D)	LDCN ICP LDBN ICP LDEN ICP LDDN PSP ICP XCPT	(HL) HL (HL) HC (HL) HC (HL) DE HL HL	V TINITIALIZE BLOCK END ADDRESS. V SAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. TNEGATE THE VALUE OF THE END
18	A 0 1 2 3 4 5 6 7 8 9 A B C	4E 23 46 23 5E 23 50 DS 23 E3 CD	(NERIFY A=D)	LDCN ICP LDEN ICP LDDN PSP ICP XCPT TS	(HL) HL (HL) HC (HL) HC (HL) DE HL	V TINITIALIZE BLOCK END ADDRESS. V SAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS.
18	A 0 1 2 3 4 5 6 7 8 9 A B C	4E 23 46 23 5E 23 56 DS 23 CD 20 20		LDCN ICP LDEN ICP LDDN PSP ICP XCPT TS	(HL) HL (HL) HC (HL) HC (HL) DE HL HL (-(HL))	V TINITIALIZE BLOCK END ADDRESS. V SANE END ADDRESS. TSANE RETURN ADDRESS AND RETRIEVE V END ADDRESS. THE VALUE OF THE END ADDRESS. V
18	A 0 1 2 3 4 5 6 7 8 9 A B C	4E 23 46 23 5E 23 56 DS 23 E3 CD 20 18 0A	(NERIFY A=D)	LDCN ICP LDEN ICP LDDN PSP ICP XCPT TS LDAN	(HL) HL (HL) HC (HL) HC (HL) DE HL HL (-(HL)) (BC)	V TINITIALIZE BLOCK END ADDRESS. V SAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. TNEGATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE
18	A 0 1 2 3 4 5 6 7 8 9 A B C D AE	4E 23 46 23 5E 23 56 DS 23 CD 20 18 0A B9		LDCN ICP LDBN ICP LDDN PSP ICP XCPT TS - LDAN CPA	(HL) HL (HL) HC (HL) BE HL HC (-(HL)) (BC) C	V TINITIALIZE BLOCK END ADDRESS. V SAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT?
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 3 5 0	4E 23 46 23 5E 23 56 DS 23 CD 20 18 0A B9 C2		LDCN ICP LDEN ICP LDAN PSP ICP XCPT TS - LDAN CPA TP	(HL) HL (HL) HC (HL) HC (HL) DE HL HL (-(HL)) (BC) C ≥0	V TINITIALIZE BLOCK END ADDRESS. V SAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. TNEGATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE
18	A 0 1 2 3 4 5 6 7 8 9 A B C D AE F B 0 1	4E 23 46 23 5E 23 56 D5 23 CD 20 18 0A B9 C2 BC		LDCN ICP LDEN ICP LDAN PSP ICP XCPT TS LDAN CPA TP	(HL) HL (HL) HC (HL) BE HL HC (-(HL)) (BC) C	V TINITIALIZE BLOCK END ADDRESS. V SAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT?
18	A 0 1 2 3 4 5 6 7 8 9 A B C D AE F B 0 1 2	4E 23 46 23 56 23 56 25 23 20 18 0A 89 C2 36 18		LDCN ICP LDBN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP -	(HL) HL (HL) HC (HL) BE HL HL (-(HL)) (BC) C ERROR A	V JANE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. TNESATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE TADDRESS = DATA FORMAT? NO, ERROR.
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 3 0 1 2 3	4E 23 46 23 56 25 23 50 20 18 0A 89 C2 18 C2 18 C5		LDEN ICP LDEN ICP LDEN ICP LDEN ICP XCPT ICP XCP	(HL) HL (HL) HC (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL	TINITIALIZE BLOCK END ADDRESS. V SANE END ADDRESS. TSANE RETURN ADDRESS AND RETRIENE V END ADDRESS. TNEGATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE TADDRESS = DATA FORMAT?
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 3 1 2 3 4	4E 23 46 23 56 25 23 50 20 18 0A 89 C2 18 C2 18 C9		LDCN ICP LDEN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP	(HL) HL (HL) HC (HL) HC (HL) DE HL HL C-(HL)) (BC) C ERROR A HL HL, BC	V JANE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. TNESATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE TADDRESS = DATA FORMAT? NO, ERROR.
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 5 0 1 2 3 4 5	4E 23 46 23 56 25 23 20 20 18 0A 89 02 36 18 09 E5		LDCN ICP LDEN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP	(HL) HL (HL) HC (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL	TINITIALIZE BLOCK END ADDRESS. V SANE END ADDRESS. TSANE RETURN ADDRESS AND RETRIENE V END ADDRESS. TNEGATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT? NO, ERROR. V YES, TEST FOR LAST ADDRESS.
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 5 0 1 2 3 4 5 6	4E 23 46 23 56 25 23 20 20 18 0A 89 02 18 09 E5 09 E1		LDCN ICP LDBN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP ICP	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC	TINITIALIZE BLOCK END ADDRESS. V SANE END ADDRESS. TSANE RETURN ADDRESS AND RETRIENE V END ADDRESS. TNEGATE THE VALUE OF THE END ADDRESS. GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT? NO, ERROR. V SET UP NEXT MEMORY ADDRESS.
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 5 0 1 2 3 4 5 6	4E 23 46 23 56 23 50 23 60 60 78 60 78 60 78 60 78 60 78 60 78 60 78 60 78 60 78 60 78 78 78 78 78 78 78 78 78 78		LDCN ICP LDEN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC CO	TINITIALIZE BLOCK END ADDRESS. V SANE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. TNEGATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT? NO, ERROR. V SET UP NEXT MEMORY ADDRESS. TLAST ADDRESS?
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 5 0 1 2 3 4 5 6	4E 23 46 23 56 25 23 20 20 18 0A 89 02 18 09 E5 09 E1		LDCN ICP LDBN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP ICP	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC	TINITIALIZE BLOCK END ADDRESS. V SANE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. TNEGATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT? NO, ERROR. V SET UP NEXT MEMORY ADDRESS. TLAST ADDRESS?
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 5 0 1 2 3 4 5 6 7	4E 23 46 23 56 25 23 20 20 18 20 20 18 20 20 18 20 20 20 20 20 20 20 20 20 20		DCN ICP LDDN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP ICP TP	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC CO	JANE END ADDRESS. SANE END ADDRESS. TSANE RETURN ADDRESS AND RETRIEVE V END ADDRESS. NEGATE THE VALUE OF THE END ADDRESS. GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT? NO, ERROR. V SET UP NEXT MEMORY ADDRESS. TLAST ADDRESS? NO, CHECK NEXT DATA BYTE.
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 5 6 7 8 9 9	4E 23 46 23 56 25 23 20 20 20 20 20 20 20 20 20 20		LDEN ICP LDEN ICP LDEN ICP LDEN ICP LDEN ICP LDEN ICP LOP XCPT IS	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC CO	JANE END ADDRESS. SANE END ADDRESS. TSANE RETURN ADDRESS AND RETRIENE V END ADDRESS. NEGATE THE VALUE OF THE END ADDRESS. GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT? NO, ERROR. V YES, TEST FOR LAST ADDRESS. TLAST ADDRESS? NO, CHECK NEXT DATA BYTE.
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 5 6 7 8 9 9	4E 23 46 23 56 25 20 20 20 20 20 20 20 20 20 20		LDEN ICP LDEN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP ICP ICP CLC	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC CO	JANE END ADDRESS. SAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. NEGATE THE VALUE OF THE END ADDRESS. GET CURRENT DATA BYTE ADDRESS = DATA FORMAT? NO, ERROR. V SET UP NEXT MEMORY ADDRESS. TLAST ADDRESS? NO, CHECK NEXT DATA BYTE. YES, NO ERROR. (CO)
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## E F ## 5 6 7 8 9 A B B C B B B B B B B B B B B B B B B B	4E 23 46 23 56 25 20 20 20 20 20 20 20 20 20 20	AGAIN	LDEN ICP LDEN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP ICP TP - CLC RTS	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC CO	JANE END ADDRESS. TSAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. THE VALUE OF THE END ADDRESS. GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT? AD, ERROR. V SET UP NEXT MEMORY ADDRESS. TLAST ADDRESS? NO, CHECK NEXT DATA BYTE. YES, NO ERROR. (CO) V RETURN.
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## 5 6 7 8 9 A B T 5 6 7 8 9 A B T 5 6 7 8 9 A B T 6 7 8 9 A B T 7 8 9 A B T 8 9 A B T 8 9 A B T 8 9 A B T 8 B T	4E 23 46 23 56 25 20 20 20 20 20 20 20 20 20 20		LDEN ICP LDEN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP ICP RTS SEC	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC CO	JANE END ADDRESS. SAVE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. NEGATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE. TADDRESS = DATA FORMAT? NO, ERROR. V YES, TEST FOR LAST ADDRESS. TLAST ADDRESS? NO, CHECK NEXT DATA BYTE. YES, NO ERROR. (CO) V RETURN. TERROR. (CI)
18	## 0 1 2 3 4 5 6 7 8 9 A B C D ## 5 6 7 8 9 A B T 5 6 7 8 9 A B T 5 6 7 8 9 A B T 6 7 8 9 A B T 7 8 9 A B T 8 9 A B T 8 9 A B T 8 9 A B T 8 B T	4E 23 46 23 56 25 20 20 20 20 20 20 20 20 20 20	AGAIN	LDEN ICP LDEN ICP LDDN PSP ICP XCPT TS - LDAN CPA TP - PSP ADP PLP ICP TP - CLC RTS	(HL) HL (HL) HL (HL) HC (HL) DE HL HL (-(HL)) (BC) C ERROR A HL HL, BC HL BC CO	JANE END ADDRESS. JANE END ADDRESS. TSAVE RETURN ADDRESS AND RETRIEVE V END ADDRESS. THEGATE THE VALUE OF THE END ADDRESS. V GET CURRENT DATA BYTE TADDRESS = DATA FORMAT? NO, ERROR. V JES, TEST FOR LAST ADDRESS. TLAST ADDRESS? NO, CHECK NEXT DATA BYTE. YES, NO ERROR. (CO) V RETURN.

Figure 4-27. Program Listing for 7703 Subroutines (continued)

Start Address: 0000

This program provides a quick test of the 7703 RAM. It programs all RAM bits with different patterns and tests for valid data, giving the user a level of confidence in the 7703.

The program loads and tests for a known data pattern in the 7703 RAM, then loads and tests for a new data pattern, and finally loads and tests for the complement of the second data pattern.

Error routines store any error parameters (address of memory location with error, data contained in the error location). If there are no errors for a particular segment of the program, the program stores zeros for the error addresses and data. Error data may be examined with a user-provided routine, which should test the error storage locations to determine whether an error occurred. The user's routine must provide a means of displaying or communicating any error data.

This program uses all of the subroutines presented in the preceding pages. RAM locations 2110 through 211E, inclusive, are used as error storage locations.

NOTE

This is a demonstration/test program; it is not a subroutine.

				PAGE	ADDRESS 00		
LINE	LABEL	LINE	LABEL	LINE	LABEL	LINE	LABEL
00	TEST	40		80		CO	ERROR 3
01		41		81		C1	
02	- -	42	- -	82 83	-	C2 C3	├-
04	-	44	- -	84		C3	 - -
05	- -	45	- -	85	_	C5	
06		46	_	86		C6	
07	_	47	- -	87		C7	
08	-	48	- -	88 89	_	C8 C9	↓ ↓
0A	- -	4A	-	8A	_	CA	
0B		4B	_ _	8B	_	СВ	
0C		4C		8C		CC	
0D	_	4D	-	8D		CD	
0E 0F	- -	4E 4F	-	8E 8F		CE CF	
10	- -	50	-	90		DO	(SAVE)
11		51		91		D1	
12	_	52	_	92		D2	
13	_	53 54	- -	93		D3	
15	-	55	-	94 95		D4 D5	+ -
16	-	56	- -	96	-	D6	
17		57		97		D7	
18	_ _	58	_	98		D8	<u> </u>
19	_	59 5A	_	99		D9	
1A 1B	-	5B	-	9A 9B		DA DB	+ 1 -
1C	-	5C		9C	_	DC	
1D		5D		9D	_	DD	<u> </u>
1E	_	5E		9E		DE	
1F 20	_	5F 60	- -	9F A0	ERROR 1	DF E0	-
21	- -	61	-	A1	- ERROR 1 -	E1	
22	- 1 -1	62	- -	A2	- 1 -	E2	
23		63		A3		E3	
24	_	64		A4		E4	_
25 26	- -	65 66	- i	A5 A6	_ _	E5 E6	⊢ −
27	-	67	- -	A7	- -	E7	 - -
28	- -	68	_	A8	_	E8	
29		69		A9		E9	
2A	_	6A	_	AA		EA	_
2B 2C	-	6B 6C	- -	AB AC		EB EC	
2D	- -	6D	-	AD		ED	
2E	_	6E	_ -	AE		EE	
2F	_ =	6F	_]	AF		EF	
30	- -	70	- -	B0	ERROR 2	F0	
31 32	-	71 72	-	B1 B2	- -	F1 F2	 -
33	-	73	- -	B3		F3	
34		74		B4		F4	
35	_ □	75	. 🗇	B5	_ _	F5	
36 37	-	76 77	- -	B6 B7	_ _	F6 F7	 -
38	-	78	-	B8	- -	F8	
39		79		B9		F9	_
3A		7A		BA		FA	
3B	_	7B	.]	BB		FB	↓
3C 3D	-	7C 7D	-	BC		FC	 -
3E	-	7E 7E	- ↓ →	BD BE		FD FE	- -
3F	-	7F		BF	_	FF	
<u> </u>						ч	L

Figure 4-28. Memory Map for Shakedown (Confidence Level) Test — 7703.

					PAGE	ADDRESS 21				
LINE	LABEL	LINE	LABEL		LINE	LABEL		LINE		LABEL
00		40			80			CO		
01		41			81			C1		
02		42			82		\dashv	C2 C3	<u> </u>	
03		44			83 84		-	C4	-	
05		45		-	85		ヿ	C5	 	
06		46			86			C6		
07		47			87		_	C7	<u> </u>	_
08		48 49			88 89		_	C8 C9	_	
0A		4A		-	8A		\dashv	CA		
0B		4B		\exists	8B		\exists	СВ		
0C		4C			8C		\Box	CC	L_	
0D 0E		4D 4E		\dashv	8D 8E			CD CE	├—	
0F		4F			8F		\dashv	CF	-	
10	ERROR 1	50	····		90		1	D0		
11	DATA	51			91			D1		
. 12	V	52			92		_	D2	<u> </u>	
13	ERROR 2	53 54			93 94			D3 D4	 	
15	— DATA —	55		-	95			D5		-
16		56			96			D6		
17	_ 1 _	57	·	_	97		_	D7	<u> </u>	
18 19		58 59			98 99	 	_	D8 D9	_	· —
1A	ERROR 3 _ DATA	5A		-1	9A		\dashv	DA	_	
1B	_ DAIA	5B			9B		7	DB	_	
1C		5C			9C			DC		
1D	_	5D			9D		_	DD		
1E 1F	<u> </u>	5E 5F			9E 9F		-	DE DF	-	
20		60		\dashv	A0		_	E0	_	
21		61			A1		コ	E1		
22		62			A2		\Box	E2		
23		63 64			A3 A4		\dashv	E3		
25		65			A5			E5	_	
26		66			A6		\neg	E6		
27		67		\Box	A7		\Box	E7		
28		68			A8		_	E8		
29 2A		69 6A			A9 AA	 	\dashv	E9 EA		
2B		6B			AB		ヿ	EB		
2B 2C		6C			AC			EC		
2D 2E 2F 30 31		6D		4	AD		_	ED	_	
2E		6E 6F		\dashv	AE AF		\dashv	EE EF	<u> </u>	
30		70		-	B0		\dashv	F0		
31	_	71			B1			F1		
32		72			B2			F2		
33		73	····	\dashv	B3		_	F3	<u> </u>	
34		74 75		\dashv	B4 B5		\dashv	F4 F5		
35 36		76		\dashv	B6		\dashv	F6	_	
37		77			B7			F7		
38 39		78		\Box	B8		\Box	F8		
39		79 7A		\dashv	B9		_	F9		
3A 3B		7B		-	BA BB		-	FA FB	_	
3B 3C		7C		\neg	BC		\blacksquare	FC		
3D 3E		7D			BD			FD FE		
3E		7E			BE		_	FE	<u> </u>	
3F		7F			BF	<u> </u>		FF		

Figure 4-29. Memory Map for Error Storage Locations (Shakedown Test) — 7703.




Figure 4-30. Flowchart — Demonstration/Test Program for 7703.




Figure 4-30. Flowchart—Demonstration/Test Program for 7703 (continued).

HE	XADECIM	AL		MNEMONIC		TITLE DATE
PAGE ADR	LINE ADR_	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
00	00	31	TEST	LDPI	5P	T INITIALIZE STACK
	1	00		_	2100	
	2	2				Y
	3	3A		LDAD		T PERFORM MEMORY REFERENCE (TO SET
	4	0		_	0000	OPERATE FLIP FLOP ON 7703 CARD
	5	CO		_		Y
	6	3		J3		TLOAD 7703 MEMORY (ILK IN THIS CASE)
	7	80		_	(LOAD A = D)	WITH A=D DATA PATTERN
	8	18		_		
	9	00		_	0000	
	Α	co		_		
	В	FF		_	FFFF	
	С	FF		_		V
	D	CD		J 3		- DOES MEMORY CONTAIN A = D PATTERN?
	E	40		_	(VERIFY A=D)	
	F	18		_		
	/ 0	00		_	0000	
	1	co		_		
	2	FF			FFFF	
 	3	FF		_		
	4	ÞΑ		JP	CI	T NO, SAVE ERROR PARAMETERS
	5	AO		= -	ERROR 1	THE ENWIN THINHETERS
	6	00		_		
	7	21		WPI	HL	YES, CLEAR THE ERROR STORAGE
	8	10			2//0	LOCATIONS
<u> </u>	9	21			G ,,, o	(2110,2111,2112)
	A	3 <i>E</i>		LDAI		(&110,&111,&114)
	В	00			00	
	С	77		STAN	CHLY	
<u> </u>	D			ICP	HL	
	E	77		STAN	(HL)	
		23		ICP	HL	
00	<u>۵</u> 0			STAN	(HL)	
00	21	cĎ	NEW PATTERN		CHL	- 100 111 - 05 11511 01/ 11-11 > 1-0
	2	60	NEW PHIEN	7-3	(LOAD BLOCK)	T LOAD HALF OF MEMORY WITH DATA PATTERN
	3	18			(LUAS BLOCK)	(10101010 = AA H)
<u> </u>	4	00			2000	(10101010 = 244 #)
 	5	00			6000	
<u> </u>	6	FF			>===	
<u> </u>		DF			DFFF	
	7	AA			4.4	
					44	Mail - 04
	9	CD		JS	Lunie Trans	T MOVE PATTERN TO OTHER HALF OF
	i	00			(MOVE BLOCK)	MEMORY
	В	18				
<u> </u>	C	00			0000	
	D	CO	· · · · · · · · · · · · · · · · · · ·	-	\ <u></u>	
 	E	FF			DFFF	
 	F	DF			F200	
<u> </u>	30	00		<u> </u>	E000	J
		EO				1 105 -15 -10 -15 -15 -15
	2	CD		JS	(00 4000 = 100)	TARE THE TWO MEMORY BLOCKS THE
<u> </u>	3	30			COMPARE BLOCK	SAME?
	4	18				
$\vdash \vdash \vdash$	5	00			000	· · · · · · · · · · · · · · · · · · ·
 	6	<u>co</u>				
		FF			DFFF	
-		DF				
I 1	8			-	E000	
	9	00				•
	9 A	EO		_		
	9 A B	EO DA		_ JP	CI	T NO, SAVE ERROR PARAMETERS
	9 A B C	EO DA BO			CI ERROR 2	- NO, SAVE ERROR PARAMETERS
	9 A B C	E0 DA B0 00		-	ERROR 2	
	9 A B C	EO DA BO				YES, CLEAR THE ERROR STORAGE LOCATIONS

Figure 4-31. Program Listing for 7703 Shakedown (Confidence Level) Test.

PAGE ADR				MNEMONIC		TITLE DATE
00	ADECIM LINE ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
00	40	21		_		(2113, 2114, 2115, 2116, 2117
	1	3 <i>€</i>		LDAI		2118)
	2			_	00	
$\neg \neg$	3			STAN		
	4			ICP	HL	
			·		(HL)	
	5			STAN		
	6			ICP	HL (HL)	
	7	77		STAN		
	8	23		ICP	HL	
- 1	9	רכ		STAN	(HL)	
	Α	ಎತ		ICP	HL	
	В	רכ		STAN	(HL)	
	c			ICP		
					HL	
	D	רכ		STAN	(HL)	
	4/ E	CD	INVERT PATTERN	JS		T LOAD HALF OF MEMORY WITH COMPLEMENT
	F				(LOAD BLOCK)	OF LAST DATA PATTERN
	50	18				(01010101 = 55 H)
	1	00		_	0000	
$\overline{}$	2	co				
-+					>===	
	3				DFFF	
		ΔF				
	5			-	55	Y
	6			<u> </u>		T MOVE PATTERN TO OTHER HALF OF
	7	00		_	(MOVE BLOCK)	MEMORY
	8	18		_		
	9	00		_	C000	
		00				
	Α				>	
\longrightarrow	В	FF			DFFF	
	С					
	D	00			E000	
T	Ε	EO		_		Ψ
	F	CD		JS		- ARE THE TWO MEMORY BLOCKS THE
00	60				COMPARE BLOCK	SAME?
	1	18				Same .
	2	00			2000	
					0000	
	3	co				
	4	FF			DFFF	
	5	DF				
	6	0			E000	
	7	EO		-		
$\neg \uparrow$	8	DA		JP	CI	T NO SAVE ERROR PARAMETERS
-+	9	CO				NO SAVE ENTUR THRAMETERS
+					ERROR 3	1. 1.
	Α	00				* *
	В	ಎ/		LDPI	HL	T YES, CLEAR THE ERROR STORAGE
	С	19			2/19	LOCATIONS
	_D	ઢા		_		(2119, 2114, 2118, 2110, 211)
	Е	3 <i>E</i>		LDAI		211E)
	F	00			00	
	70			STAN	(HL)	
		77				
 +				RP	HL	
	2			STAN	(HL)	
	3	ಎತಿ		ICP	HL	
T	4	77		STAN	(HL)	
	5	23		ICP	HL	
	6	77		STAN	(HL)	
		23				
+				ICP	HL	
	8	77		STAN	(46)	
	9	23		ICP	HL	
	Α	77		STAN	(44)	Y
	7в	CD	CHECK	J S		TEST FINISHED EXAMINE ERROR STOR-
	С				CHECK ERROR	
,					CHECK EKKOK	
-+						Y CONDITIONS.
1	D E	76		HLT		

Figure 4-31. Program Listing for 7703 Shakedown (Confidence Level) Test (continued).

HE	KADECIM	AL		MNEMONIC		TITLE DATE
PAGE ADR	LINE ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
00	80					
	1					
	2					
	3		·			
L	4					
L	5					
	6					
	7					
	8					
	9					
ļ	A					
ļ	В					
	C					
	E					
	F					
	90					
	1					
	2					
	3					
	4		,			
	5					
	6					
	7					
	8					
	9					
	Α_					
ļ	В	ļ				
	С					
<u> </u>	D					
	E					
00	Ao	21	ERROR I	LDPI	HL	- SAVE ERROR LOCATION PAGE ADDRESS
00	1	10	E TOTAL T	-	2/10	SAVE PICKOR LOCATION FAGE ADDRESS
	2	21		 	4770	
	3	70		STBN	CHL)	
	4	ಎತ		ICP	HL	SAVE ERROR LOCATION LINE ADDRESS
	5	71		STCN	HL (HL)	¥
	6	23		ICP	HL	T SAVE ERROR DATA
	7	77		STAN	HL (HL)	V
	8	C3		JP		- RETURN
	9	21			NEW PATTERN	
	А	00				U
	В			<u> </u>		
<u></u>	С	ļ		<u> </u>		
ļ	D			<u> </u>		
L	E					
<u> </u>	F 73 -		500.0 .	1460	111 5	(4/5 - 50-1) 71-11 - 22-2 45-2-11
 		EB	ERROR 2	XCP	HL, DE	SAVE SECOND BLOCK ERROR ADDRESS
		21		LDPI		T INITIALIZE ERROR STORAGE LOCATIONS
 	2			-	ಎ//3	V
ļ		21 CD		JS		- SAVE ERROR PARAMETERS
<u> </u>		70		-	(SAVE)	- SMIE ENNUL FANAITIETENS
		00				V
		23		JP		T RETURN
	8				INVERT PATTERN	
	9	1		_		U .
	Α					
	В					
	С					
	D			ļ		
<u> </u>	E	ļ		<u> </u>		
	F	L	L		L	
						100001 2/7

Figure 4-31. Program Listing for 7703 Shakedown (Confidence Level) Test (continued).

DATE DATE	HE	XADECIN	IAL		MNEMONIC		TITLE DATE
00 C0 EB ERROR 3 XCP HL, DE SAME SECOND BLOCK ERROR ADDRESS LOPT HL TYNITALIZE ERROR FORAGE COCATIONS 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	PAGE	LINE		LABEL		MODIFIER	COMMENTS
1 8 CDP					YCP	41 NE	SAVE SECOND BLACK EPPAR ANDRESS
2 9	100	1		BRICKS			
3 al	 				LDFI		T INTITALIZE ERROR STORAGE ZUCATIONS
1 CD					_	- 2 /17	1
S DO					 		
0 00					JS	7 - 7	T SAVE ERROR PARAMETERS
7 C3					 	(SAVE)	
9 78		6					Ψ
9 00 -		7	C3		JP		T RETURN
A		8	של		_	CHECK	
		9	00				$\bigcup \mathcal{G}$
C 0 0 0 0 0 0 0 0 0		А					
C 0 0 0 0 0 0 0 0 0		В					
0		С					
E							
P	-				<u> </u>		
Do 70							
1			50	1-115	CTRAI	1111	11/5 5:00 31 00K 50010 0165 122 0-15
2 71				(SAVE)			
1 23							TSAVE FIRST BLOCK ERROR LINE ADDRESS
1							Y
S 23							TSAVE FIRST BLOCK ERROR DATA
S 72							Ψ
S 72	L	5	23				TSAVE SECOND BLOCK ERROR PAGE ANDRESS
8 73 STEN		6	72		STDN	(HL)	<u> </u>
8 73 STEN		7	2.3		ICP		TSAVE SECOND BLOCK ERROR LINE ADDRESS
9 23		8			STEN	(HL)	V
A EB							- RESTARE SECOND BLOCK EPPOR ADDRESS
B 76							V SCORE SCORE CARON FIRSTERS
C 1/2 STAN (DE) N AND SAVE IT D C9 RTS RETURN F CO E0 CO							- OFTEIN (F - COOL) BLOCK FROM DATA
D C9						(75)	
E F F F F F F F F F F F F F F F F F F F						(DE)	Y AND SAVE //
F OO €0 I			67		K/S		RETURN
OO	<u> </u>				ļ		
1 2 3 3 4 4 5 5 5 6 6 7 7 7 8 8 8 9 9 4 4 5 5 5 6 6 6 7 7 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		_			<u> </u>		
2 3 3 4 5 5 5 6 6 7 7 7 7 7 7 7 8 8 9 9 9 9 9 9 9 9 9 9 9	100	-		•			
3							
4							
5 6 6 7 7 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		1					
6 6 7 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		1 2					
7		1 2 3					
7		1 2 3 4					
8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		1 2 3 4 5					
9 A B B B B B B B B B B B B B B B B B B		1 2 3 4 5					
A B C C D D D D D D D D D D D D D D D D D		1 2 3 4 5 6 7					
B C C D D D D D D D D D D D D D D D D D		1 2 3 4 5 6 7					
C D D E E F D D D D D D D D D D D D D D D		1 2 3 4 5 6 7 8					
D		1 2 3 4 5 6 7 8 9					
E F F F F F F F F F F F F F F F F F F F		1 2 3 4 5 6 7 8 9 A					
F		1 2 3 4 5 6 7 8 9 A B					
F0 1 2 3 4 5 6 7 8 9 A B C D E F		1 2 3 4 5 6 7 8 9 A B					
1 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 A A B B C C D D E F		1 2 3 4 5 6 7 8 9 A B C					
2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 A A B B C C D D E F		1 2 3 4 5 6 7 8 9 A 8 C D E F					
2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 A A B B C C D D E F		1 2 3 4 5 6 7 8 9 A 8 C D E F					
3 4 4 5 5 6 6 7 7 7 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		1 2 3 4 5 6 6 7 8 9 A B C D E F F 0					
4		1 2 3 4 5 6 6 7 8 9 A B C D E F F 0 1					
5 6 7 7 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2					
6 7 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2 3					
7 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2 3					
8 9 9 A B C C D C C C C C C C C C C C C C C C C		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2 3 4 5					
9 A B C C D C C C C C C C C C C C C C C C C		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2 3 4 5 6 6					
A B C C C C C C C C C C C C C C C C C C		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2 3 4 5 6 7 7 8 9 7					
B C C C C C C C C C C C C C C C C C C C		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2 3 4 5 6 7 7 8 9 7					
B C C C C C C C C C C C C C C C C C C C		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2 3 4 5 6 7 8 9 8 6 7 8 8 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8					
C D E F		1 2 3 4 5 6 7 8 9 A B C D E F F 0 1 2 3 4 5 6 7 8 9 8 7 8 6 7 8 8 7 8 8 8 8 8 7 8 8 8 8 8 8					
D		1 2 3 4 5 6 7 8 9 A 5 6 7 8 9 A A 5 6 7 8 9 A A 5 6 7 8 8 9 A A 6 7 8 8 9 A A A A 6 A 7 8 8 9 A A A 6 A 7 A 8 9 A A 6 A 7 A 8 9 A A 6 A 7 A 8 9 A A 6 A 7 A 8 9 A A 6 A 7 A 8 9 A A 6 A 7 A 8 9 A A 6 A 7 A 8 9 A A 6 A 7 A 8 9 A A 6 A 7 A 8 9 A A 6 A 7 A 8 A 8					
E F		1 2 3 4 5 6 7 8 9 A 5 6 7 8 9 A B 5 6 7 8 8 9 A B 6 7 8 8 9 A B 6 7 8 8 9 A B B					
. F		1 2 3 4 5 6 7 8 9 A 5 6 7 8 9 A B C C C C C C C C C C C C C C C C C C					
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		1 2 3 4 5 6 7 8 9 A B 5 6 7 8 9 A B C D D D D D D D D D D D D D D D D D D					
		1 2 3 4 5 6 7 8 9 A B C D E F F 6 6 7 8 9 A B C D E D E D E D E D E D E D E D E D E D					

Figure 4-31. Program Listing for 7703 Shakedown (Confidence, Level) Test (continued).

SECTION 5 Maintenance

Reference Drawings

The schematic (Fig. 5-1) and assembly drawing (Fig. 5-2) in the following pages are included in this manual FOR REFERENCE USE ONLY. They may differ in some respects from the card and documentation that the user received from Pro-Log. The schematic and assembly drawings shipped by Pro-Log with the card are those from which the card was manufactured.




Figure 5-1. Schematic for 7703 (Reference Only).




Figure 5-2. Assembly for 7703 (Reference Only).

Card Layout

Figure 5-3 shows the physical location of the 7703's main components: the various switches, indicators, and jumpers on the card. The functions of the various components are identified. Note the position of pin 1 on the RAM elements and the other ICs. When replacing chips, be careful to insert them only with pin 1 positioned as shown in the figure; also, make sure that no pins are bent beneath the body of the chip.

CAUTION

Remove jumper A from the battery-enable pad before removing or replacing any RAM chips on the 7703 card. After RAM chip removal and/or replacement, replace Jumper A before reinserting card into the card cage connector. If jumper A is not replaced, the contents of the RAM on the 7703 card are destroyed.

Read Timing Diagram

Figure 5-4 displays a read timing diagram for a Z80-based CPU. The timing sequence is based on a 400-ns clock. Because of slow propagation time through the read and write decoding circuitry, do not use the 7703 with 4-MHz (or faster) CPU cards.




Figure 5-3. Location and Functions of Main Components for 7703.




Figure 5-4. Read Timing Diagram for 7703 (used with Pro-Log's 7803 2.5-MHz Z80 CPU card).

Address Decoding Circuit

See Fig. 5-5. Address lines A15 and A14 are decoded by U4 to select the 16K memory space in which the 7703 operates. A15 and A14 decode the 64K address space as shown in Fig. 5-6.

The 16K address range that the 7703 will respond to is determined by the jumpering of SX as indicated in Fig. 5-6 and as specified in Section 2. Jumper SX is in the X3 position when the 7703 is initially shipped to you from the factory.

Address lines A13 and A12 are decoded by U5 to select the active 4K block from the 16K bank controlled by A15 and A14. The outputs from one-half of U5 are wire-ORed together to form the SY* signal, which must be active to access the selected 4K block. The unused 4K block or blocks are disabled by cutting one or more of the traces at SY0, SY1, SY2, or SY3. The outputs from the other half of U5 are used in the chip-enable decoding operation.




Figure 5-5. Address Decoding Circuit for 7703.

ADDRESS LINE A15	ADDRESS LINE A14	MEMORY ADDRESS RANGE	SX JUMPERS
0	0	0000-3FFF	хо
0	1	4000-7FFF	X1
1	0	8000-BFFF	X2
1	1	C000-FFFF	Х3

Figure 5-6. Decoding the 7703's 64K Address Space.

Chip-Enable Decoding Circuit

See Fig. 5-7. The block enables generated by U5 (04K, 14K, 24K, and 34K) are decoded (with address lines A11 and A10) by U6 and U7. The CEX* signals select the 1K byte RAM pair that is to be accessed. (Fig. 5-8).

Signal OP is derived from the operate flip-flop, which is reset by power failure, or by power-up and power-down of the system. U6 and U7 are open collector devices and are pulled up to CMOS +5V.




Figure 5-7. Chip-Enable Decoding Circuit for 7703.

OPERATE SIGNAL	X4K	CEX*	4K SELECTED
OP* - 0	04K	CE0*-3 *	Lowest
OP - 1	14K	CE4*-7 *	Next lowest
OP* - 0	24K	CE8*-11*	Next to highest
OP - 1	34K	CE12*-15*	Highest

Figure 5-8. CEX* Signal Selection of 1K Byte RAM Pair to be Accessed — 7703.

Data Bus Buffer Circuit

See Fig. 5-9. The 7703 data bus buffering and directional control are provided by U1, which is a three-state bidirectional bus controller. When the read (RD*) signal is active and when SY* and MEMRQ* are both active, U1 is enabled to pass data from the 7703 card to the STD BUS (i.e., read operation). When the RD* signal is inactive and when WR*, SY*, and MEMRQ* are all active, U1 allows data to be transferred from the STD BUS to the 7703 card (write operation). Otherwise, U1 is in a high impedance state.




Figure 5-9. Data Bus Buffer Circuit for 7703.

Write-Control Circuit

See Fig. 5-10. The BLOCK WRITE* signal is applied to the four write-inhibit switches (S1-1, S1-2, S1-3, and S1-4). Each switch setting enables or disables write protection for the appropriate 4K memory block, from the lowest 4K block (S1-1) to the highest 4K block (S1-4) (see Fig. 5-11). The WEX* signals (WE0*, WE1*, WE2*, and WE3*) are applied to the write-enable input (pin 10) of the memory chips. When the operate flip-flop is reset, the 74C32 CMOS buffer is disabled, which insures the data integrity on the 7703 during power-up and power-down, as well as during power failure.




Figure 5-10. Write-Control Circuit for 7703.

SWITCH	CONTROLS 4K MEMORY BLOCK	CONTROLS RAM PAIRS (see Fig. 5-3)
S1-1	0	0-3
S1-2	1	4-7
S1-3	2	8-11
S1-4	3	10-15

Figure 5-11. Write-Inhibit Switches for 7703.

7703 Save Circuit

Figure 5-12 shows the sequence for activating the 7703's data-save circuitry. As shown in Fig. 5-10, the operate flip-flop is reset by the low Vcc* signal. When in a reset condition, the operate flip-flop disables both the chip-select lines (CE0*-CE15*) and the write-enable lines (WE0-WE3). The memory chips are thereby forced into the standby mode, assuring retention of the 7703 data contents. The operate flip-flop can be set only by executing a memory reference. This action results in a block selected signal that clocks the operate flip-flop select. This, in turn, re-enables both the chip-select lines and the write-enable lines.




Figure 5-12. Sequence Diagram for 7703's Data-Save Circuit.

Power Monitoring Circuit

See Fig. 5-13. One half of U32 (LM393, dual linear comparator) monitors the +5V line. When power is lost (i.e., drops below 4.52V), low Vcc* is generated and is used to reset the operate flip-flop. This action activates the data-save circuitry described previously. The other half of the LM393 monitors the voltage from the lithium battery. An LED illuminates when this voltage falls below 2.40V. A jumper pad (jumper B) is available to activate the NMIRQ* line, when low voltage is detected in the backup battery.





Figure 5-13. Monitoring Circuit for 7703.

Backup Battery Circuit

See Fig. 5-14. The backup battery is a lithium primary cell rated at 3V, 1 ampere hour. The battery's shelf life is 10 years and its operating range is from -40 to 70°C. A Schottky diode protects the battery from system power. You can monitor the battery current by measuring the voltage drop across the $100-\Omega$ resistor (R4) that is in series with the battery. Battery drain or back leakage should never exceed $30\,\mu\text{A}$. See Appendix A for guidelines on handling lithium batteries.



NOTE: Short circuit of traces or exposure of the card to strong radiation shortens data retention and necessitates early battery replacement.

Figure 5-14. Battery Backup Circuit for 7703.

Changing the Lithium Battery

To change the lithium battery on the 7703 card, follow these steps:

- 1. Remove the battery activation jumper (jumper A).
- 2. Desolder the battery's leads from the card. DO NOT TRY TO REMOVE THE LEADS FROM THE BATTERY!
- 3. Remove the battery.
- 4. Place the new battery in position, checking for proper polarity.
- 5. Solder the battery leads to the card at the appropriate pads.
- 6. Replace jumper A.
- 7. Connect a voltmeter across the test points TP1 and TP2. The voltage should not be more than 0.003V, although it may be considerably less. A proper reading at this point verifies that the lithium battery is properly installed and operating. If the voltage is more than 0.003V, disconnect the battery and call the Customer Service department at Pro-Log (see "Return for Repair Procedures").

Signal Glossary

MNEMONIC	MEANING	PIN(S)	DESCRIPTION	FUNCTION
D0-D7	Data bus	7-14	High-active	8-bit, 3-state bidirectional data bus
A15, A14	Address bus	16,18	High-active	Decode 64K address space through 16K bank decoder
A13, A12	Address bus	20,22	High-active	Select active 4K block from 16K bank controlled by A15 and A14
A11, A10	Address bus	24,26	High-active	Decode block enables
A0-A9	Address bus	15, 17, 19 21,23,25 27,28,29,30	High-active	Address bus for 1Kx8 CMOS RAM
MEMEX	Memory expansion	36	High-active	Expands or enables memory addressing
WR*	Write	31	Low-active	Indicates that the bus holds valid data to be written in addressed memory
MEMRQ*	Memory address select	34	Low-active	Indicates address bus holds valid address for memory read/write operations
RD*	Read	32	Low-active	Indicates that processor is reading data from memory
+5V	Voltage (bused)	2		Provides main logic voltage

Note: Unused pins are open; pads are provided on some unused pins for user signals.

Figure 5-15. STD BUS Edge Connector Signals for the 7703. (See also edge connector pin list, Fig. 2-7.)

7703 Internal Signals

MNEMONIC	SCHEMATIC GRID LOCATION	MEANING	DESCRIPTION/FUNCTION
SX*	D-6	16K bank select	User-selectable. Defines 16K address range by decoding A15, A14. Block decode enable.
SY*	D-5	4K block select	Indicates that one of the 4K banks has been selected by decoding A13, A12 qualified by SX*. BUS control enable.
34K*	D-6	Block 3 selected	Enables decoding circuitry for memory block 3 (RAM pairs 12-15) by decoding A13, A12 qualified by SX*.
24K*	D-6	Block 2 selected	Enables decoding circuitry for memory block 2 (RAM pairs 8-11) by decoding A13, A12 qualified by SX*.
14K*	D-6	Block 1 selected	Enables decoding circuitry for memory block 1 (RAM pairs 4-7) by decoding A13, A12 qualified by SX*.
04K*	D-6	Block 0 selected	Enables decoding circuitry for memory block 0 (RAM pairs 0-3) by decoding A13, A12 qualified by SX*.
BLOCK SELECTED*	D-5,4	Block selected	Qualified with MEMRQ* to indicate that a memory block has been selected.
BLOCK SELECTED	D-4,3	Block selected	Complement of above signal. Used to set the operate flip-flop upon a memory reference (enable memory).
BLOCK READ*	D-4	Read strobe	Provides direction control for the data bus buffer.
BLOCK WRITE*	D-4	Write strobe	Provides direction control for the data bus buffer. Provides write-enable signals via the write-inhibit switches.
OP	D-3	Chip-enable decode strobe	Acts as strobe to the chip-enable decoder (Blocks 1 and 3).
OP*	D-3	Chip-enable decode strobe	Acts as strobe to the chip-enable decoder (Blocks 0 and 2). Also, qualifies BLOCK WRITE* to generate the write-enable signals.
WE3*	D-2	Write-enable blocks	Provides write-enable for memory block 3 (RAM pairs 12-15). S1-4 must be closed.
WE2*	D-2	Write-enable block 2	Provides write-enable for memory block 2 (RAM pairs 8-11). S1-3 must be closed.
WE1*	D-2	Write-enable block 1	Provides write-enable for memory block 1 (RAM pairs 4-7). S1-2 must be closed.

Figure 5-16. 7703 Internal Signals (see Schematic, Fig. 5-1, for reference).

MNEMONIC	SCHEMATIC GRID LOCATION	MEANING	DESCRIPTION/FUNCTION
WE0*	D-2	Write-enable block 1	Provides write enable for memory block 0 (RAM pairs 0-3). S1-2 must be closed.
CE15*	C-6	Chip-enable RAM pair 15	Provides chip enable to RAM pair 15 by decoding A11, A10 qualified by 34K* and OP.
CE0*	B-6	Chip-enable RAM pair 0	Provides chip enable to RAM pair 0 by decoding A11, A10 qualified by 04K* and OP*.
2.5 REF	A-7	2.5V reference voltage	Reference voltage used in the power monitor circuit (to test Vcc) and in the circuit that monitors the battery.
LOW VCC*	A-6	Low Vcc voltage	Used to clear the operate flip-flop when Vcc (+5V) is too low (power-down <4.52V, power-up <4.663V). Disables memory.
CMOS +5V	B-4	CMOS voltage supply	Voltage supply for the CMOS devices. Alternate power source to allow data retention when system power is not provided.

Figure 5-16. 7703 Internal Signals (continued).

Return for Repair Procedures

Domestic Customers:

- 1. Call our factory direct at (408) 372-4593, and ask for CUSTOMER SERVICE.
- 2. Explain the problem and we may be able to solve it on the phone. If not, we will give you a Customer Return Order (CRO) number.
 - Mark the CRO number on the shipping label, packing slip, and other paperwork accompanying the return. We cannot accept returns without a CRO.
- 3. Please be sure to enclose a packing slip with CRO number, serial number of the equipment, if applicable, reason for return, and the name and telephone number of the person we should contact (preferably the user), if we have any further questions.
- 4. Package the equipment in a solid cardboard box secured with packing material.
 - CAUTION: Loose MOS integrated circuits, or any product containing CMOS integrated circuits, must be protected from electrostatic discharge during shipment. Use conductive foam pads or conductive plastic bags, and never place MOS or CMOS circuitry in contact with Styrofoam materials.
- 5. Ship prepaid and insured to:

Pro-Log Corporation	
2411 Garden Road	
Monterey, California 93940	
Reference CRO #	

International Customers:

Equipment repair is handled by your local Pro-Log Distributor. If you need to contact Pro-Log, the factory can be reached at any time by TWX at 910-360-7082.

Limited Warranty: Seller warrants that the articles furnished hereunder are free from defects in material and workmanship and perform to applicable, published Pro-Log specifications for one year from date of shipment. This warranty is in lieu of any other warranty expressed or implied. In no event will Seller be liable for special or consequential damages as a result of any alleged breach of this warranty provision. The liability of Seller hereunder shall be limited to replacing or repairing, at its option, any defective units which are returned F.O.B. Seller's plant. Equipment or parts which have been subject to abuse, misuse, accident, alteration, neglect, unauthorized repair or installation are not covered by warranty. Seller shall have the right of final determination as to the existence and cause of defect. As to items repaired or replaced, the warranty shall continue in effect for the remainder of the warranty period, or for ninety (90) days following date of shipment by Seller or the repaired or replaced part whichever period is longer. No liability is assumed for expendable items such as lamps and fuses. No warranty is made with respect to custom equipment or products produced to Buyer's specifications except as specifically stated in writing by Seller and contained in the contract.

APPENDIX A Guidelines for Handling Lithium Batteries

NOTE

The information in this appendix is provided for reference only. Pro-Log does not assume any liability that may arise out of the application or use of the information that follows.

Introduction

This appendix provides guidelines for utilizing lithium batteries. Lithium cells utilize lithium organic electrolytes, which produce much higher energy densities (capacity) than do conventional primary cells (carbon zinc). This high capacity and the use of lithium require handling procedures more stringent than those required for conventional cells. The cells used by Pro-Log are equipped with a pressure-sensitive vent mechanism designed to safely deactivate a cell under the most abusive thermal environment, test, or operating condition.

CAUTION

To prevent recharge, short circuit, and puncture or exposure to high temperature or incineration, do not store, test, or handle lithium cells near flammable solvents or materials.

Exposure to Short Circuit Conditions

Any cell that has been exposed to short circuit conditions should not be used in shippable equipment. The cells should be hand inserted and soldered. No special precautions are required.

NOTE

If a wire breaks loose from the body of the lithium cell, do not attempt to resolder it.

The accidental short circuiting of a lithium cell will cause the internal temperature of the lithium cell to rise. If the short remains long enough, one of the two following conditions will occur:

Either

Dissipated heat, burning, or glowing electrical connections will be evident with an accompanying loss of cell output voltage.

Action: Remove the cause of the short circuit as soon as possible. Allow the cell to cool and remove it from service. For disposal, see disposal recommendations on page A-2.

Or

40-50% of the cell's fumes will vent due to the internal temperature buildup. NOTE: Upon venting, the cell chemistry will stop and the cell will become inactive.

Action: Remove the cause of the short circuit immediately, if possible without exposure to the venting fumes. Evacuate the immediate area until venting has stopped. Move the cell or assembly to a dry ventilated area and let it stabilize for 24 hours. After stabilization, dispose of the cell (see disposal recommendations on page A-2).

Electrolyte Leakage

Characteristics: A leaking and/or vented cell can be readily detected by the presence of sulfur dioxide and residual electrolyte solvents. The electrolyte consists primarily of sulfur dioxide, a highly irritating, nonflammable, colorless gas at room temperature and atmospheric pressure.

Toxicity: Gaseous sulfur dioxide is highly irritating and is practically irrespirable. It is readily detected in concentrations of 3-5 ppm and thus provides ample warning of its presence. Acute exposure to sulfur dioxide has the following effects: throat irritation, coughing, constriction of the chest, tearing and smarting of the eyes. There are **no** systemic effects of acute exposure to sulfur dioxide.

Action: Electrically disconnect the suspected cell if it is under load. Store the cell or hardware in a ventilated, dry area under ambient thermal conditions. After the concentrations of sulfur dioxide are reduced to a tolerable value (approximately 5 ppm, i.e., when the irritating odor is significantly diminished), carefully unpack the suspected cell or hardware and visually examine it to determine the source of electrolyte leakage. Segregate acceptable cells and get rid of the unacceptable ones (see disposal recommendations below).

Disposal Recommendations

- Prepare the cell for disposal by packaging it in a suitable container that will prevent short circuiting or crushing of the cell.
- 2. Dispose of low quantities of cells (10 or less) in the same manner as carbon zinc cells (flashlight batteries) are disposed of.

CAUTION

Do not incinerate or compact the cells!

3. Dispose of larger quantities of cells as follows:

To effect the most environmentally safe disposal, place the cells in secured landfills or disposal ponds with provisions for leachate control and monitoring, documentation, and runoff control.

Sanitary landfills or special landfills can be used, where the cells can be dispersed in large quantities of solid waster. When transporting the used cells or batteries for disposal, handle them in a safe manner to prevent short circuiting.

CAUTION

Do not incinerate or compact the cells!

Shipping the Product

Shipping regulation requirements: Quantities less than 200 units/shipment are exempt from domestic regulation DOT-E-7042 and International Regulation IATA and may be shipped unrestricted. The shipping package should prevent short circuit or crushing the product.

Quantities greater than 200 units require that the following label be affixed:

Lithium - not restricted per DOT-E-7042, Section 173.206, Par. F; or IATA, Section 10.

USER'S MANUAL



2411 Garden Road Monterey, California 93940 Telephone: (408) 372-4593 TWX: 910-360-7082