


STD 7000

7803 Z-80 Processor Card USER'S MANUAL



NOTICE

The information in this document is provided for reference only. Pro-Log does not assume any liability arising out of the application or use of the information or products described herein.

This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of Pro-Log, nor the rights of others.

Printed in U.S.A. Copyright © 1981 by Pro-Log Corporation, Monterey, CA 93940. All rights reserved. However, any part of this document **may be reproduced** with Pro-Log Corporation cited as the source.

7803 Z-80 Processor Card *USER'S MANUAL*



7803 USER'S MANUAL

TABLE OF CONTENTS

SECTION	TITLE	PAGE
1	PRODUCT OVERVIEW	. 1
2	THE STD BUS STD BUS Summary 7803 Pin Utilization Control Bus Signal Table Processor Status Signals Dynamic RAM Control	2
3	7803 SPECIFICATIONS Power Requirements Drive Capability and Loading Clock Generator Timing Specifications and Waveforms Mechanical Environmental	6
4	Z80 ARCHITECTURE AND INSTRUCTION SET Z80 Programming Model Program Compatibility with 8080, 8085 STD Instruction Mnemonics Z80 Instruction Set Interrupts	. 18
5	PROGRAM INSTRUCTION TIMING Introduction Machine Cycles WAIT States DMA Mode Instruction Timing Table Instruction Timing Example	32
6	MEMORY AND 1/O MAPPING AND CONTROL Memory Addressing 12K-Byte Onboard Memory Input/Output Port Addressing	39
7	PROGRAM AND HARDWARE DEBUGGING Microprocessor Logic State Analysis Instruction Diagnostic Tables M824 System Analyzer	44
APPENDIX A	7803 STRAPPING OPTIONS	52
APPENDIX B	SCHEMATIC AND ASSEMBLY DIAGRAMS	55

7803


Z-80 PROCESSOR CARD

This card combines a buffered and fully expandable Z-80 microprocessor with onboard RAM and PROM sockets.

The 7803 includes 1K byte of RAM with sockets for up to 4K bytes and sockets for up to 8K bytes of ROM or EPROM. An STD BUS system using the 7803 card can be expanded to the full Z-80 memory and I/O capability. The 7803 STD BUS interface may be disabled for DMA applications.

FEATURES

- Z-80 Processor
- 4096 bytes RAM capacity (2114)
- 1024 bytes RAM included
- 8192 bytes ROM capacity onboard (2716 EPROM)
- 3 State Address, Data, Control Bus
- Crystal controlled 400 ns clock
- Power-on reset or pushbutton reset input
- Dynamic RAM refresh control
- All IC's socketed
- Single +5V operation
- Use Pro-Log D1004 1Kx8 memories (two 2114L's)






FIGURE 1 : 7803 BLOCK DIAGRAM

SECTION TWO - THE STD BUS

The STD BUS standardizes the physical and electrical aspects of modular 8-bit microprocessor card systems, providing a dedicated, orderly interconnect scheme. The STD BUS is dedicated to internal communication and power distribution between cards, with all external communication made via 1/0 connectors which are suitable to the application. The standardized pinout and 56-pin connector lends itself to a bussed motherboard that allows any card to work in any slot.

As the system processor and primary system control card, the 7803 is responsible for maintaining the signal functionality defined by the STD BUS standard.

A complete copy of the STD BUS standard is contained in the <u>SERIES 7000 STD BUS</u> <u>TECHNICAL MANUAL</u>, available from Pro Log Corporation, 2411 Garden Road, Monterey, California 93940.

STD BUS Summary

The 56-pin STD BUS is organized into five functional groups of backplane signals:

- 1. Logic Power Bus pins 1-6
- 2. Data Bus pins 7-14
- 3. Address Bus pins 15-30
- 4. Control Bus pins 31-52
- 5. Auxilary Power pins 53-56

Figure 2 shows the organization and pinout of the STD BUS with mnemonic function and signal flow relative to the 7803 Processor card:

			COMPON	ENT SIDE	CIRCUIT SIDE					
	PIN	MNEMONIC	SIGNAL FLOW	DESCRIPTION	PM	MNEMONIC	SIGNAL FLOW	DESCRIPTION		
LOGIC POWER BUS	1 3 5	+5V GND -5V	in In	+5 Volts DC (Bussed) Digital Ground (Bussed) -5 Volts DC	2 4 6	+5V GND -5V	in in	+5 Volts DC (Bussed) Digital Ground (Bussed) -5 Volts DC		
DATA BUS	7 9 11 13	D3 D2 D1 D0	in/Out in/Out in/Out in/Out	Low Order Data Bus Low Order Data Bus Low Order Data Bus Low Order Data Bus	8 10 12 14	D7 D6 D5 D4	In/Out In/Out In/Out In/Out	High Order Data Bus High Order Data Bus High Order Data Bus High Order Data Bus		
ADDRESS BUS	15 17 19 21 23 25 27 29	A7 A6 A5 A4 A3 A2 A1 A0	Out Out Out Out Out Out Out	Low Order Address Bus Low Order Address Bus	16 18 20 22 24 26 28 30	A15 A14 A13 A12 A11 A10 A9 A8	Out Out Out Out Out Out Out	High Order Address Bus High Order Address Bus		
CONTROL BUS	31 33 35 37 39 41 43 45 47 49	WR' IORQ' IOEXP' REFRESH' STATUS 1' BUSAK' INTAK' WAITRO' SYSRESET' CLOCK' PCO	Out	Write to Memory or I/O I/O Address Select I/O Expansion (GND) Refresh Timing CPU Status Bus Acknowledge Interrupt Acknowledge Wait Request System Reset Clock from Processor Priority Chain Out	32 34 36 38 40 42 44 46 48 50 52	RD* MEMRQ* MEMEX* MCSYNC* STATUS 0* BUSRQ* INTRQ* PBRESET* CNTRL* PCI	Out Out Out Out In In In	Read to Memory or I/O Memory Address Select Memory Expansion (GN D) CPU Machine Cycle Sync CPU Status Bus Request Interrupt Request Non-Maskable Interrupt Push Button Reset AUX Timing (EXT CLOCK) Priority Chain in		
POWER	53° 55	AUX GND AUX • V		AUX Ground (Bussed) AUX Positive (*12 Volts DC)	54 5 6	AUXGND AUX-V		AUX Ground Bussed) AUX Negative 12 Volts DC)		

"Low Level Active Indicator

FIGURE 2 : THE STD B

STD BUS Pin Utilization by 7803

Since the STD BUS standard does not specify timing or require that all available pins be used, the timing and signal allocation assumes many of the characteristics of the microprocessor type used. The timing characteristics of the 7803 are those of its Z80 microprocessor, with LSTTL buffering added to enhance the card's drive capability.

The allocation of STD BUS lines for the 7803 is given below.

- 1. Logic Power Bus: +5V (pins 1,2) and Logic Ground (Pins 3,4) supply operating power to the 7803. Pins 5 and 6 are open.
- 2. <u>Data Bus</u>: Pins 7 through 14 form an 8-bit bidirectional 3-state data bus as shown in Figure 2. High level active data flows between the 7803 and its peripheral cards over this bus. When the 7803 fetches data from its onboard memory sockets, this data also appears on the STD Data Bus.

Except during Direct Memory Access (DMA) operations, the 7803 controls the direction of data flow with its MEMRQ*, IORQ*, RD*, WR*, and INTAK* control signal outputs. Peripheral cards are required to release the data bus to the high impedance state except when addressed and directed to drive the data bus by the 7803.

The 7803 releases the Data Bus when BUSAK* is active in response to BUSRO*, as in DMA operations.

3. Address Bus: Pins 15 through 30 form a 16-bit 3-state address bus as shown in Figure . The 7803 drives high level active 16-bit memory addresses over these lines, and 8-bit 1/0 port addresses over the eight low-order address lines (A0 through A7 on pins 15, 17, 19, 21, 23, 25, 27 and 29).

The 7803 releases the Address Bus when BUSAK* is active in response to BUSRQ*, as in DMA operations.

4. Control Bus: Pins 31 through 52 provide control signals for memory, 1/0, interrupt, and fundamental system operations. Figure 3 summarizes these signals and shows how they are derived from Z80 signals.

The 7803 releases the Control Bus during BUSAK* in response to BUSRQ*, except for the following output signals: MEMEX*, IOEXP*, BUSAK*, PCO, CLOCK*.

5. Auxilary Power Bus: Pins 53 through 56 are not used by the 7803 and are electrically open.

The 7803 meets all of the signal requirements of the STD BUS standard. Detailed timing information and specifications are in Section 5.

MNEMONIC	PIN	IN/OUT	FUNCTION	HOW DERIVED - Z80 NAME
WR*	31	Out#	Write to memory or 1/0	[WR*]
RD*	32	Out#	Read from memory or 1/0	[RD*]
IORQ*	33	Out#	A0-A7 hold valid I/O address	[IORQ*]
MEMRQ*	34	Out#	A0-A15 hold valid memory address	[MEMRQ*]
IOEXP*	35	Out	1/0 expansion control	User-removeable ground
MEMEX*	36	Out	Memory expansion control	User-removeable ground
REFRESH*	37	Out#	Dynamic RAM refresh control	[RFSH*]
MCSYNC*	38	Out#	One pulse per machine cycle	[RD*]+[WR*]+ [(!ORQ*)(M1*)]
STATUS 1*	39	Out#	Active during opcode fetch	[M]*]
STATUS 0*	40	-	(Not used)	Electrically open
BUSAK≭	41	Out	Acknowledges BUSRQ*	[BUSAK*]
BUSRQ*	42	In	Bus request for DMA; synchronous processor halt and 3-state driver disable	[BUSRQ*]
INTAK*	43	Out#	Acknowledges INTRQ* and replaces [(RD*) MEMRQ*)] to read interrupt vector	[(IORQ*)(MI*)]
INTRQ*	44	l n	Maskable interrupt request	[INT*]
WA I TRQ*	45	1In	Synchronous processor halt	[WAIT*]
NM I RQ ≠	46	In	Nonmaskable interrupt request	[NMI*]
SYSRESET*	47	Out#	System power-on and pushbutton reset output	Onboard one-shot
PBRESET*	48	In	Pushbutton reset input	
CLOCK*	49	Out	Time state clock (1/2 crystal frequency)	Onboard oscillator
CNTRL*	50	In	External clock input (2 times desired time state frequency)	
PC1/PCO	52/51	In/Out	Priority chain	PCI shorted to PCO; no other 7803 connection

FIGURE 3 : 7803 CONTROL BUS SIGNALS

^{*} Low level active
Output buffer disabled when BUSAK* active

^[] Denotes equivalent Z80 signal name

7803 Processor Status: MCSYNC*, STATUS 1*

MCSYNC* and STATUS 1* signals provide status information which is peculiar to the Z80 microprocessor. These signals are useful for displaying processor status in logic signal analyzers, and can be used to drive Z80 peripheral chips and systems designed to work with the Z80 specifically. The use of these signals is not recommended in systems where microprocessor device-type independence is a design goal.

MCSYNC* is obtained by ORing the read, write, and interrupt acknowledge signals. Thus MCSYNC* occurs once in each machine cycle (Section 3), and can be used to allow a logic signal analyzer to select a specific cycle within a multi-cycle instruction for analysis. The timing of MCSYNC* varies according to machine cycle type.

STATUS 1* is equivalent to the Z80's M1 signal, which denotes the opcode fetch or interrupt acknowledge cycle (M* is ANDed with 10RQ* internally to produce INTAK, and externally with MEMRQ* to denote opcode fetch). Note that the Z80 has both 1-byte and 2-byte opcodes (2-byte opcodes are identified by a first byte equal to CB, DD, ED, or FD hexadecimal). Accordingly, the processor asserts STATUS 1* in each opcode byte, or twice per instruction cycle for these instructions.

Dynamic RAM Control: REFRESH*

The Z80 microprocessor chip is specifically designed for refreshing standard 16-pin dynamic RAM chips with multiplexed address lines and $4K \times 1$ or $16K \times 1$ internal organization. These devices can be refreshed transparently during the opcode fetch memory cycle without complex processor synchronization circuitry and without delaying processor instruction execution time.

The REFRESH* output signal occurs during T3 and T4 of the opcode fetch cycle,(fig. 8) and is used to indicate that a memory refresh address is present on the Address Bus. The address is composed of a presettable, autocounting 7-bit address (A0-A6) which is the lower seven bits of the Z80's R (Refresh) Register, and an eighth bit (A7) which is the R Register's most significant bit and is program-settable in the high or low state.

Eor more information on dynamic RAM refreshing, refer to the following publications:

Interfacing 16 Pin Dynamic RAMs to the Z80A Microprocessor available from Zilog, 10460 Bubb Road, Cupertino, CA 95014

Z80 Dynamic RAM Interfacing Techniques

available from Mostek, 1215 W. Crosby Rd., Carrollton, TX 75006

SECTION 3 - 7803 SPECIFICATIONS

Power Requirements

RECOMMENDED 0	PERATIN	G LIMI	TS	ABSOLUTE N	ONOPERA	TING LIMITS
PARAMETER	MIN	TYP	MAX	MIN	MAX	UNITS
Vcc (Note 1)	4.75	5.00	5.25	0	5.50	Volts
Icc (Note 2)	-	1.15	1.65	-	_	Ampere

FIGURE 4: 7803 POWER SUPPLY SPECIFICATION

- NOTES: 1. In order to guarantee correct operation, the following power supply considerations apply:
 - a. Vcc rise must be monotonic, rising from +0.50 Volt to +4.75 Volts in 10 ms or less.
 - b. If Vcc drops below +4.75 Volts at any time it must be reduced to less than +0.50 Volt before restoration to the specified operating range.
 - 2. Icc specification assumes that all EPROM and RAM sockets on the 7803 are loaded. Subtract 75 mA per 2716 EPROM and 50 mA per 2114L RAM for each device not used.

The 2114L devices require 10 milliseconds minimum after initial power-on for stabilization of internal bias oscillators. The 7803's power-on reset one-shot provides adequate stabilization delay only if Vcc risetime is less than 10 milliseconds.

Drive Capability and Loading

The 7803's STD BUS Edge Connector Pin List (Figure 5) gives input loading and output drive capability in LSTTL loads as defined by the SERIES 7000. TECHNICAL MANUAL.

In general, input lines and disabled 3-state outputs present 5 LSTTL înput loads maximum (one LSTTL or MOS input plus 4.7K pullup resistor). Output lines can drive a minimum of 50 LSTTL loads. Pins which are unspecified in Figure 5. are electrically open.

Exceptions to the general loading rules are:

- a. PBRESET* input, which is 15 LSTTL loads.
- b. CLOCK* output, which can drive 10 LSTTL loads
- c. PCI and PCO, which are connected together but to nothing else on the 7803.

STD/7803 EDGE CONNECTOR PIN LIST								
PIN NUMBER						PIN N	UMBE	R
OUTPUT (LSTTL DRIVE)				II	OUTPUT (LSTTL DRIVE)			UT (LSTTL DRIVE)
INPUT (LSTTL LOADS)							INPUT (LSTTL LOADS)
MNEMONIC				Ш				MNEMONIC
+5 VOLTS	IN		2	\prod	1		1 N	+5 VOLTS
GROUND	IN		4		3		I N	GROUND
-5V			6		5			-5V
D7	5	50	8		7	50	5	D3
D6	5	50	10		9	50	5	D2
D5	5	50	12	IL	11	50	5	D1
D4	5	50	14	I	13	50	5	D0
A15	5	50	16		15	50	5	A7
A14	5	50	18		17	50	5	A6
A13	5	50	20		19	50	5	A5
A12	5	50	22		21	50	5	A4
A11	5	50	24		23	50	5	A3
A10	5	50	26		25	50	5	A2
A9	5	50	28		27	50	5	A1
A8	5	50	30		29	50	5	A0
RD*	5	50	32		31	50	5	WR*
MEMRQ*	5	50	34		33	5)	5	IORQ*
MEMEX* (GROUND)		OUT	36	Γ	35	OUT		IOEXP* (GROUND)
MCSYNC'	5	50	38		37	50	5	REFRESH*
STATUS 0*			40	Γ	39	50	5	STATUS 1*
BUSRQ*	5		42		41	50	5	BUSAK*
INTRQ*	5		44	Γ	43	50	5	INTAK*
NMIRQ*	5		46	T	45		5	WAITRQ*
PBRESET*	15		48	T	47	50	5	SYSRESET*
CNTRL - EXT CLK IN	5		50		49	10		CLOCK*
PCI	IN		52	Γ	51	OUT		PC0
AUX GND			54		53			AUX GND
AUX -V			56		55			AUX +V

^{*}Designates Active Low Level Logic

Clock Generator

The 7803's clock oscillator serves as the primary timing element in a 7803-based system. The oscillator's output is divided by two to drive the Z80 microprocessor, producing the <u>time state clock</u>. The time state clock's period is the shortest program-related period of interest in the system. Instruction execution times are computed as whole multiples of the time state clock period (Section 5).

The 7803 is shipped with a crystal installed which sets the system's time state period. If desired, the user can substitute a slower crystal or replace the crystal with a TTL-compatible clock signal generated elsewhere. Details of this option are given in Appendix A.

CRYSTAL OR EXTERNAL CLOCK FREQUENCY	RESULTING TIME STATE PERIOD	COMMENT
5 MHz	400 ns	7803 time state; fastest allowable rate for Z80 device
1 MHz	2000 ns	Slowest recommended rate for Z80 device

FIGURE 6 : CLOCK OSCILLATOR FREQUENCY RANGE

Bus Timing Specifications


An understanding of the 7803's signal timing characteristics is necessary for the selection of speed-compatible memory devices, I/O functions, other peripheral STD BUS cards, and for real-time logic analysis of 7803-based STD BUS card systems.

The 7803's timing characteristics are established by its Z80 microprocessor, with additional delays added by LSTTL buffers. The basic operations performed by the 7803 and the signals controlling these operations are shown in Figure 7

SIGNALS	OPERATION	WAVEFORM
MEMRQ*, RD* AO-A15	Read from memory	Figures 8 and 9
MEMRQ*, WR* A0-A15	Write to memory	Figure 9
IORQ*, RD* AO-A7	Read from an input port	Figure 10
IORQ*, WR* AO-A7	Write to an output port	Figure 10
INTAK*	Read an interrupt instruction vector (in response to INTRQ* only)	Figure \\


FIGURE 7: BASIC 7803 OPERATIONS

The waveforms on the following pages show timing measurements as a 5-letter code as follows:



For example, TCHAV stands for Time from Clock High until Address Valid. Specific abbreviations are given in the Legend on each page of the specification.

In the case of the Clock, it is necessary to note which time state is of interest; refer to figures 8 through 13.



	GEND
<u>∧</u>	A0-A15
	00-07
M	MEMRQ*
R	RD≄
F	REFRESH*
<u>s</u>	STATUS 1*
C	CLOCK*
L	Low state
Н	High state
V	Valid
Z	High
	impedance
X	Don't care
*	Low active

		NAI	OSECO	VDS
SYMBOL	PARAMETER	MIN	TYP	MAX
TAVDV	Address valid before data valid (access time)	550	580	
TAVME	Address valid before MEMRQ* active		75	
TMLMH	MEMRQ* pulse width 1 (Opcode Fetch) 2 (Refresh)		600 400	
TAVRL	Address valid before RD* active		165	
TRLRH	RD* pulse width		370	
TRLDZ	Data Bus in high impedance read mode after RD* active		50	100
TDVCL	Data Bus setup time before clock transition ends T2	85		
TCLDX	Data Bus hold time after T2	0		
TCLFL	REFRESH* active after start of T3		200	
TFLFH	REFRESH* pulse width		770	
TSLAV	STATUS 1* active after address valid	0		
TSLSH	STATUS 1* pulse width		800	
TCEAV	Address valid after start of T1 in any memory or 1/0 machine cycle (Figures through)			160

FIGURE 8 : OPCODE FETCH AND MEMORY REFRESH MACHINE CYCLE






FIGURE 9 : MEMORY READ (EXCEPT OPCODE) AND MEMORY WRITE MACHINE CYCLES

Note: In onboard memory read operations (Section 6), the Data Bus does not enter the high impedance read mode. Instead the 7803 drives data fetched from the onboard memory sockets onto the STD Data Bus to facilitate logic state analysis at the motherboard. The access time for onboard memory devices may not exceed the values shown for TAVDV in Figure 8. The state of the Data Bus prior to TDVCL is unspecified for an onboard read operation.



Note: TW (WAIT state) inserted automatically by Z80 in 1/0 cycles.

FIGURE 10 : INPUT PORT READ AND OUTPUT PORT WRITE MACHINE CYCLES



(TWA and TWB)


Notes:

- 1. Two WAIT states / are automatically inserted by the Z80 to allow for priority chain propagation time.
- 2. In interrupt mode 1, INTAK* is asserted but the data bus is ignored.
- 3. The above time state sequence assumes that the ENI (enable interrupt) instruction is in effect.
- 4. INTAK* = [(M1*)(IORQ*)] plus buffer delays.

FIGURE II : INTERRUPT REQUEST/ACKNOWLEDGE CYCLE

WAIT REQUEST

The WAITRQ* input allows the 7803 to enter the WAIT state in any memory, 1/0 or interrupt acknowledge cycle while a slow memory device responds, or until a control function such as an analog-to-digital converter finishes. WAITRQ* can also be used to single-step the 7803. Figure 12 shows the required timing for the WAITRQ* input.



LEGEND				
WAITRQ*				
CLOCK*				
Low active				
Low state				
High state				
Don't care				

SYMI	DL PARAMETER	NANOSECONDS
TQI TQI	CH WAITRQ* setup time prior to clock h	igh in T2 120
TCI	QX WAITRQ* hold time after clock high	in T2 0

FIGURE 12: WAIT STATE INSERTION IN OPCODE FETCH, MEMORY READ, AND MEMORY WRITE MACHINE CYCLES


WAIT state insertion in all memory cycles is similar to the Opcode Fetch, Memory Read, and Memory Write cycles shown in Figures 8+9. While WAITRQ* is sampled halfway through time state T2 in these cycles, however, it is sampled at different times in I/O and interrupt acknowledge cycles.

1/0 machine cycles sample WAITRQ* at the rising edge of CLOCK* during TW, the single wait state inserted automatically by the Z80 in I/O cycles. User-inserted wait states occur after TW and prior to T3.

Interrupt machine cycles sample WAITRQ* at the rising edge of CLOCK* during TWB, the second wait state inserted automatically by the Z80 during interrupt acknowledge cycles. User-inserted wait states occur after TWB and prior to T3.

BUS REQUEST

The BUSRQ* input and BUSAK* output allow Direct Memory Access (DMA) operations, giving another system controller card access to the 7803's peripheral cards. Figure 13 shows the timing for these signals.



	GEND
C	CLOCK*
В	BUSSES
Q	BUSRQ≉
K	BUSAK*
*	Low active
L	Low state
H Z	High state
Z	Low
	impedance
D	Drivers on

		NAN	OSECO	NDS -
SYMBOL	PARAMETER	MIN	TYP	MAX
TQLCL	BUSRQ* setup time prior to last time state in in last instruction, last cycle preceding DMA	130		
TCLKL	BUSAK* active after start of first DMA cycle			185
TJKBZ	Busses float after BUSAK* active		35	65
тснкн	BUSAK* inactive after clock rising edge in last DMA cycle			160
ТКНВО	Busses driven after BUSAK* inactive		35	65

NOTE: Busses refers to the Address Bus AO-Al5; the Data Bus DO-D7; and the Control Bus lines MEMRQ*, IORQ*, RD*, WR*, INTAK*, REFRESH*, MCSYNC*, STATUS 1*, and SYSRESET*. Other Control Bus lines are not floated.

FIGURE 13 : BUSRQ*/BUSAK* (DMA) MACHINE CYCLES

<u>mechanical</u>

The 7803 meets all STD BUS mechanical specifications. Refer to the Series 7000 Technical Manual for outline dimensions.

Environmental

PARAMETER	MIN	TYP	MAX	UNITS
Free Air Ambient Operating Temperature	0	25	55	°Celsius
Absolute Nonoperating Free Air Ambient Temperature	-40		75	°Celsius
Relative Humidity, Noncondensing	5		95	*
Absolute Nonoperating Relative Humidity, Noncondensing	0		3 100	*

FIGURE 14: ENVIRONMENTAL SPECIFICATIONS

SECTION 4 : Z80 ARCHITECTURE AND INSTRUCTION SET




FIGURE 15 : Z80 PROGRAMMING MODEL

Z80 Architecture

The Z80 architecture (Figure 15) consists of a 16-bit Instruction Register, a 16-bit Program Address Counter, a 16-bit Stack Pointer, two 16-bit Index Registers, an 8-bit Interrupt Page Register, and two bank-selectable sets of General Purpose Registers plus two bank-selectable Arithmetic/Logical Units (ALUs). A 6-bit Flag Register (in each ALU bank) holds processor condition code information. An 8-bit autocounting Refresh Register supports dynamic RAMs.

<u>Instruction Register</u>: The 16-bit Instruction Register provides storage and decoding for instruction opcodes as they are received from program memory.

The Z80 executes all of the 8080 instructions as a subset of instructions with 8-bit (one byte) opcodes, and adds a large number of additional instructions of which most have 16-bit (two byte) opcodes. The processor receives the first opcode byte from memory and decodes it to determine if a second opcode byte follows. The instructions with 2-byte opcodes are identified by a first byte equal to hexadecimal CB, DD, ED, or FD.

The complete instruction word may consist of address or data information in addition to a 1-byte or 2-byte opcode. The full instruction may be up to four bytes (32 bits) long. Additional words of multi-byte instructions bypass the instruction register. These words may be be immediate data for registers, a memory or 1/0 port address for direct addressing, or an offset address for indexed relative addressing.

<u>Program Address Counter (PC):</u> The 16-bit Program Address Counter keeps track of the location of the next instruction to be executed from the program memory. The PC increments automatically for each instruction word unless the instruction is a jump or subroutine return which modifies the count by loading a new address.

Stack Pointer (SP): A 16-bit auto-counting Stack Pointer provides the address of the subroutine return address stack location in RAM memory. The SP is used for controlling subroutines and interrupts, and can also be used to "push" and "pull" data in memory at high speed.

Subroutine return addresses are automatically stored on the stack when a jump-to-subroutine instruction is executed, and are retrieved when a return-from-subroutine instruction is executed. Z80 mode 1 and 2 interrupts are treated as subroutine jumps, taking advantage of the SP's return address storage and retrieval ability.

All of the General Purpose Register Pairs and the ALU registers can be stored and retrieved from memory using the SP as an indirect address register. The resulting 16-bit data movement and automatic increment/decrement of the SP offer fast memory data manipulation.

The current memory address in the SP can be brought into the HL Register Pair for arithmetic manipulation, then restored to the SP by the program.

General Purpose Registers: Two identical banks of General Purpose Registers are provided in the Z80. Each consists of six 8-bit registers (B,C,D,E,H,L) which can also be treated as three 16-bit Register Pairs (BC, DE, HL). The banks can be switched by a single instruction, providing fast interrupt response by saving the time required to store the register content in memory. Or they can be used as general fast access data storage in non-interrupt applications.

The instruction set allows individual 8-bit registers to be loaded from any other register, loaded and stored in memory indirectly, or loaded immediately from the second byte of the instruction. All registers can be incremented and decremented, added to or subtracted from the Accumulator, perform logic with the Accumulator, shifted or rotated arithmetically or logically. Each bit in each register can be addressed separately for testing, setting, and clearing. Register C can be used for indirect 1/0 port addressing.

The three 16-bit register pairs can be loaded immediately from the second and third bytes of the instruction, incremented and decremented, stored directly in memory, added or subtracted to the HL pair and the Index Registers, and used as indirect address registers for operations with other 8-bit registers, memory, and the Accumulator. In arithmetic operations, carries and borrows are propagated from the low-order 8-bit register into the high-order register automatically.

Arithmetic/Logical Unit (ALU): The ALU consists of an 8-bit Accumulator Register (Register A) and a 6-bit condition code or Flag Register (Register F), plus arithmetic, logical, shift, and control circuitry needed to execute the program instructions. The A and F register are treated as the AF Register Pair for push and pull operations involving the Stack Pointer Register.

The ALU is duplicated in two banks, with bank switching accomplished by a single instruction similar to the General Purpose Registers. The enabled ALU provides add and subtract with or without carry; AND, OR, Exclusive OR, compare, shift, rotate, and byte complement operations. ALU operations are performed on the Accumulator from other registers or memory, with direct, indirect, indexed, or immediate addressing. The Accumulator is the primary register for 1/0 communication. The Accumulator can be decimally adjusted and allows 4-bit nibble swap operations with memory for Binary Coded Decimal (BCD) arithmetic.

Register F contains the following flags:

C - Carry/Borrow from Accumulator bit 7 (arithmetic or rotate)

D - Carry for BCD arithmetic from Accumulator bit 3

N - Specifies whether last operation was subtract, allowing different algorithm for BCD operations.

Z - Zero resulted from the last Accumulator operation.

S - Sign for signed binary arithmetic (same as Accumulator bit 7)

PV - Parity/Overflow (signed binary arithmetic); dual function flag, function depending on last instruction PV shows whether (NTRO* is enabled when tested after the LDA1 instruction (Figure 21).

The C, Z, S, and PV flags can be tested by the conditional jump and subroutine return instructions. Special instructions allow the C flag to be set, cleared, and complemented. When pushed/pulled on the Stack via the Stack Pointer as part of the AF register pair, the F register occupies 8 bits with the state of bits 3 and 5 unspecified. The states of the six flags can be preset by pulling program-prepared bits into Register F; the states of the untestable flags (D,N) can be determined by pushing Register F onto the Stack, then pulling the Stack data into a General Purpose register.

Index Registers (IX and IY): The 16-bit Index Registers are used as indirect memory address registers. The address supplied by IX and IY is modified by a relative offset which is one byte of the multibyte indexed instructions. The Index Registers address memory to allow memory bytes to take part in the arithmetic

and logical operations described above for the single 8-bit General Purpose Registers. When modifying the address content of the Index Registers, IX and IY are/treated as Register Pairs. The arithmetic, logical, and load/store operations that can be performed on the General Purpose Register Pairs can generally be performed on the Index Registers, although fewer instructions apply to IX and IY than to the BC, DE, and HL pairs.

Input and Output Ports (1/0): 1/0 is mapped independently of memory with separate control signals and instructions. The OPA instruction writes data from the Accumulator to output ports, and the IPA instruction reads data from input ports to the Accumulator. A specific port is specified by the second byte of the instruction, allowing up to 256 each 8-bit input and output ports. In the 7803, all 1/0 ports are provided on separate cards.

Communication with the ports can be direct from memory using HL as an address pointer when the Z80's Compound Instructions (below) are used.

Compound Instructions: The Z80's instruction set contains several compound instructions which perform multiple functions, with or without automatic looping. These are implied sequence instructions which execute a fixed sequence of other instructions in the instruction set. They perform block (multiple byte) moyes within memory, search memory, and input or output to or from memory fo the I/O ports. Register C as a port address pointer and HL as a memory address pointer. One compound instruction performs automatic count and jump functions for loop control alone.

The compound instructions require approximately as much time as the instruction sequences they replace , but offer program memory savings by eliminating instruction storage for common program functions.

Interrupt: The Z80 offers three interrupt modes:

- 0 identical to the 8080 interrupt system
- 1 implied vector interrupt (Restart at 0038 always)
- 2 supplied vector interrupt, with a single byte supplied by the interrupting device.

In interrupt mode 2, the content of the Interrupt (I) Register is the vector page address, and the byte supplied by the interrupting device is the vector line address. Together they form a 16-bit memory address which is the indirect address of the interrupt service routine for that device.

MORE INTERRUPT INFORMATION IS GIVEN AT THE END OF THIS SECTION.

Refresh Register (R): The Z80 contains an 8-bit Refresh Register which is used to address dynamic RAM devices external to the 7803 card. In conjunction with the REFRESH* control signal, the processor can automatically refresh dynamic RAMs during the opcode fetch portion of the instruction cycle. This function is applicable primarily to certain dynamic RAM devices available from the manufacturers of the Z80 chip.

Z80 Program Compatibility with 8080, 8085

Both the Z80 and the 8085 include all of the 8080 instructions as a subset, and these instructions are all machine-language compatible. Programs written exclusively in 8080 opcodes will execute on the Z80 with the following considerations:

- 1. Execution times of 8080-identical instructions vary due to the number of time states required for execution (some more, some less) in the Z80 and 8085, even if the processors are all operated at the same clock rate. Consequently, programmed timing (such as count-and-test time delays) will generally require modification.
- 2. Flag Register bit 2 is the PV (Parity/oVerflow) flag in the Z80, and parity only in the 8080/8085. The added overflow function is for signed binary arithmetic. Since the parity and overflow functions are unrelated, occuring at different times in most programs, incompatibility does not usually result. However the flag's activity is different overall and the program should be examined for sensitivity to the PV flag.

Except for the differences noted, the Z80 resets to 8080 compatibility and its additional features must be deliberately invoked by the program.

STD INSTRUCTION MNEMONICS

The STD Instruction Mnemonics are a standard set of processor instruction abbreviations suitable for use as an assembly language for writing programs.

These mnemonics are standard in that they do not change but keep the same meaning regardless of the processor they are applied to. They are also standard in that they are derived from a set of easily understood rules.

The instruction mnemonic is an abbreviated action statement containing an operator, a locator and a qualifier plus a supplemental and separate modifier.

- The operator is a unique two letter abbreviation that suggests the action.
- The locator follows the operator and designates the operand or data to be operated on. Instructions without operands ignore the locator.
- The qualifier states the addressing mode or provides further qualifying information for compound instructions.
- 4. The modifier carries detailed support information; labels, conditions, addressing and data.

The operator, locator and qualifier letters are strung together to form the instruction mnemonic. The modifier, when needed, stands alone either in its own separate column or separated by spaces or additional lines in written text.

		OPERATO)R			
			LOCATO	R		
				QUALIFIE	R	
					MODIFIE	₹
						INSTRUCTION DESCRIPTION
RTS		RT	S			Return from Subroutine
CLA		CL	A			Clear A
LDAD		LD	A	D		Load A Direct
LDA	В	LD	A		8	Load A with B
LDAN	(BC)	LD	A	N	(BC)	Load A indirect using BC as an Address Pointer
JS (L	ABEL)	JS			(LABEL)	Jump to Subroutine Located at (LABEL)

Figure 10 Examples of Instruction Mnemonic Structure

The following table lists the STD mnemonic operations, locators, modifiers, qualifiers, and other notation used in the instruction tables for the Z80 in this section.

		SJA	NOARD MNEMONICS DEFINITIONS		
	OPERATIONS		LOCATORS, MODIFIERS		QUALIFIERS
D (AC) IN S L MP C S N LT P S D V OP	ADD (WITH CARRY) ADJUST DECIMAL AND BANK SELECT CLEAR COMPLEMENT COMPARE DECREMENT DISABLE ENABLE ENABLE HALT INCHTEMENT INCHTEMENT JUMP TO INTERRUPT JUMP TO SUBROUTINE LOAD MOVE MEMORY MO OPERATION	A.ACC 8.G.D) E.H.L / F c d Z s n p/v 1.0 AF / BC / DE / HL / IX / IY / P.XX	ACCUMULATOR REGISTER GENERAL &-BIT REGISTERS FLAG REGISTER Carry Flag Documal Flag Zero Flag Sign Flag Soi if Subtract Parity/Overflow Flag State of Indicated Flag ACCUMULATOR, FLAGS PAIRED GENERAL REGISTER PAIRS (16-BIT DATA, POINTERS) INDEX REGISTERS ANY REGISTERS	CJ O! NXRT WF SF SALM	WITH CARRY AND JUMP OIRECT ADDRESS, OR DECIMAL IMMEDIATE DATA INDIRECT ADDRESS INDEXED ADDRESS RELATIVE ADDRESS TOP OF STACK WORD FORWARD BLOCK FORWARD BLOCK FORWARD BLOCK BACKWARD ARITHMETIC LOGICAL MODE OR MULTIPLE
S T E T	OUTPUT TO PORT INCLUSIVE PUSH. PULL VIA STACK ROTATE LEFT. RIGHT RESET RETURN VIA STACK SET STORE SUBTRACT (WITH CARRY) TEST EXCHANGE	M M H N S PC SP R	ANY SINGLE REGISTER MEMORY, ADDRESSED INDIRECTLY CONTENTS OF A MEMORY LOCATION INTERRUPT NONMASKABLE INTERRUPT SUBROUTINE PROGRAM COUNTER STACK POINTER REFRESH REGISTER	UN NMI MSB LSB CX Pt mL mLmP rr od dLdH	UNCONDITIONAL NONMASKABLE INTERRUPT MOST SIGNIFICANT BIT LEAST SIGNIFICANT BIT JUMP CONDITION I/O PORT ADDRESS MEMORY LIME ADDRESS 18-BIT ADDRESS RELATIVE OFFSET 18-BIT DATA 16-BIT DATA

FIGURE 17: STD Mnemonics

The Z80 Instruction Set

Figures 18, 19 and 20 show the full Z80 instruction set with STD mnemonics and hexadecimal operation codes. The tables are grouped by 8-bit register operations, 16-bit register pair operations, ALU (Accumulator and Carry), program address control, I/O, machine control, and compound instructions.

Figure 21 shows the bit organization of the 8-bit and 16-bit registers, the effect of the shift and rotate instructions, the allocation of memory by certain instructions, and the action of the flags (instructions not listed in the Flag Summary have no effect on the flags). Figure 22 shows relative addressing constants.

S-BIT LOAD, STORE

MSTR							MOON	VER				IMME-	OPERATION	
		A	8	С	D	E	М	L	M(HAL)	MA(TXC)	M(IY)	DIATE	OPERATION	
LDA		78	78	79	7A	78	7C	70	7E	D07E#	FD7En	Œdd .	LOAD REGISTER A	
LDB		47	40	41	42	43	44	45	46	DD46rr	FD46rr	06 del	LOAD REGISTER B	
LDC	E	4F	44	49	44	46	4C	40	4E	DD4Err	FD4En	Œdd	LOAD REGISTER C	
LDO		57	50	51	52	53	54	55	56	DD54rr	FD56rr	18 <i>dd</i>	LOAD REGISTER D	
LDE		SF	58	59	SA	549	5C	SO	SE	005En	FDSEn	1E dd	LOAD REGISTER E	
LDH	z ·	67	60	61	62	63	84	65	66	DD66rr	FDSSrr	26 ad	LOAD REGISTER H	
LDL	2	e#	64	69	4	44	6C	60	Œ	DD6E#	FD6Err	2E 60	LOAD REGISTER L	
STEN	(HL)	77	70	71	72	73	74	75						
STEN	(FX)	0077#	DD7011	0071#	DD7217	DD 73rr	DD74m	DD75#	DD76rr]		STORE REGISTER INDIRECT	
STEN	(IY)	FD77#	FD70rt	FD71m	FD7211	FD73m	FD74m	FD75rr	FD76er					
LDMI	(ML)											34 dd		
LDMI	(1X)					Ţ		ł				DD34m dd	LOAD MEMORY IMMEDIATE	
FDMI	(IY)					<u> </u>						FD36rrdd		

B-BIT ARITHMETIC

ICs DCs		3C 30	04 05	9C 90	14 15	1C 1D	24 25	2C 2D	34 35	0034rr 0035rr	FD34rr FD35rr		INCREMENT REGISTER DECREMENT REGISTER
ADA	2	87	80	81	82	83	M	85	24	DD86rr	FDager	CSdd	ADD TO ACC
ACA	18	aF	84	89	8.6		aC	80	æ	DDBEn	FDSEn	CEdd	ADD W/CARRY TO ACC
SUA	1	97	90	91	92	93	M	95	26	DD96rr	FD96rr	Dedd	SUB FROM ACC
SCA	1	95	20	99	•	•	≯ C	90	×	009€ π	FOSEn	DE ed	SUB W/BORROW FROM ACC

B-BIT LOGIC

AMA		A7	AO	A1	A2	A3	84	A\$	A5	DOASIT	FDASIT	ESad	AND WITH ACC
XRA		AF	AB	A9	AA	AB	AC	AD	AE	DDAEn	FDAEn	EE dd	EXCLUSIVE OR WITH ACC
ORA	1	87	80	B 1	82	83	84	95	86	DDBerr	FDB4rr	FEdd	OR WITH ACC
CPA	2	BF	88	99 -	BA	88	. BC	80	36	DDBEm	FOBEn	FE dd	COMPARE WITH ACC

ROTATE, SHIFT

RI	LEA	•	C1907	C800	CB01	CB02	C803	C804	C205	C806	DOCSHOS	FDCBrr06	ROTATE REGISTER ARITHMETIC
RI	REA	•	CBOF	CBOS	C909	CBGA	C208	CSC	CBOD	CBOE	DDCBm0E	FDCBrroE	
M	LIC	•	CB17	CB10	C811	CB12	CB13	CB14	CB15	C816	DDCB#16	FDCBm16	ROTATE REGISTER AND CARRY
RE	REC		CB1F	CB16	CB19	CS1A	C818	CB1C	CB10	CB1E	DDCBrr1E	FDCB#1E	ARITHMETIC (9 BIT: SETS FLAGS)
84	LEA	•	CB27	C#20	CB21	CB22	C823	CB24	CB25	CB26	DDCBrr26	FDCBrr26	SMIET ABITHMETIC
3/	REA		CB2f	CB28	CB29	CBZA	C258	CB2C	C820	CBZE	DOCB#2E	FDCB#12E	SHIFT ARITHMETIC
34	REL		CBSF	CEM	CB30	CB3A	C836	CB3C	CB30	CBX	DDCB#3E	FDCBm3E	SHIFT RIGHT LOGICAL
		•						CB2C	C820	CB2E	DOCBrr2E	FDCBm2E	

m FOR x M IN INSTR. MODIFIER WILL BE EITHER (HL); (IX).r; OR (IV).r

FIGURE 18 : Z80 INSTRUCTION SET

BIT MANIPULATION

						1000	PIER :					OPERATION
INSTR		4		C	9	٤	14	L	18	议	, IY	OPERATION
T90	1	C947	C240	C841	C842	C S 43	C344	C846	C346	00CBm46	FDCBrr46	
T\$1		CB4F	C346	C349	CBAA	C\$46	CB4C	C340	CS4E	00CBm4E	FOCSMAE	
T82		CB57	C350	CBS1	CB52	C2853	CB54	C355	C256	DDCSm56	FDCBrr56	TEST BIT
T83	-	CBSF	C356	C859	CBSA	C358	CBSC	CBSD	CBSE	DOCEMSE	FOCBITSE	If the selected bit = 1,
T34		C267	C200	C261	C362	C363	C364	C365	C266	DDC3:r46	FOCErres	clear the Z flag
TSS		CBOF	C368	C200	CBGA	CSGS	CBeC	C360	CBGE	DOCSHIE	FDCBmeE	if the selected bit = 0,
T36		C877	C370	C871	C972	CB73	CB74	C275	C876	DDC8#75	FDCBrr76	set the Z flag
T37		CS7F	C878	C879	CB7A	C278	CS7C	C870	CS7E	DDC8#7E	FOCS#7E	
RSO		C887	C880	C881	C342	CB83	CBM	C305	CBM	DDCBrres	FDCBrr66	
R\$1		CBSF	CBSS	C200	CHEA	C366	CBSC	CSO	CBSE	DDCSmeE	FDCBmeE]
RS2		C897	C290	C291	C392	CBSS	C2594	C396	C396	ODCBrrs6	FDCBrr96	RESET BIT
RS3		CBSF	C296	C899	CESA	C296	CBSC	C390	CBSE	ODCBMSE	FOCSITE	0
RS4		CBA7	CEAG	CBA1	CBA2	CBA3	CBA4	CBAS	CBAG	DDCBMA6	FDCSHA6	Clear the selected bit
RSS		CBAF	CBAS	CEAS	CBAA	CSAS	CBAC	CBAD	CBAE	DOCSMAE	FOCSMAE	
R\$6		CB67	C280	C281	C362	C883	C864	C265	C884	DDCSm64	FDCBrr86	
RS7	T	CBBF	CBOS	CBBS	CBBA	C888	CBBC	C380	CBBE	DDCBm8E	FDCBmeE	
SEO		CBC7	CSCS	CSC1	CBC2	CEC3	CBC4	CBCS	CBCS	DDC8mC8	FDCBmCs	
SE1		CBCF	CECE	CBCs	CECA	CBCB	CECC	CBCD	CBCE	DOCSMCE	FOCSITCE	
SE2		C207	C206	C801	CB02	CBD3	C304	C205	C806	DDC3m06	FDCBmD6	
SE3		CBDF	CEDS	CBDs	CSDA	CSDS	CBOC	C800	CBOE	DOCEMOE	FOCSHOE	SET BIT
SE4		CBE7	CBEO	CBE1	CBE2	CBE3	CBE4	CBE5	CBES	ODC3mE6	FDCBrrE6	Set the spiected bit
SE5		CBEF	CSES	CBES	CBEA	CBEB	CBEC	CSED	CBEE	DOCSMEE	FOCSITEE	
SES		CSF7	CSFO	CBF1	CSF2	CBF3	CBF4	CBF5	CBF6	DDCSmf4	FDCBmF6	
SE7		CBFF	CSFS	CBF9	CBFA	CSFO	CBFC	CBFD	CBFE	DOCSME	FOCEMFE	

16-BIT REGISTER PAIR

INSTR					MODIFIER				OPERATION		
M-21M		N,	3.6	D.E	H.L.	20	採	iΨ	UPERATION .		
ADP	H		09	19	29	39	l	7	ADD PAIR TO THE H L PAIR		
ACP	HLEE	-	ED4A	EDSA	EDGA	ED7A		1	ADD PAIR W/CARRY TO H L		
SCP	HLuss		ED42	ED52	ED62	ED72		1	SUSTRACT PAIR W/CARRY FROM H L		
ADP	IX.EE		0000	0019		0039	0029		ADD PAIR TO INDEX REGISTER IX		
ADP	IV.ZE		FD09	FD19		FD39		FD29	ADD PAIR TO INDEX REGISTER IY		
ICP ·	12		03	13	23	33	0023	FD23	INCREMENT REGISTER PAIR		
DCP	22		•■	18	28	38	0028	F028	DECREMENT REGISTER PAIR		
LDAN	12		OA.	1A	76				LOAD ACC INDIRECT		
STAN	12		02	12	77			ĺ	STORE ACC INDIRECT		
LOPI	12		OldLaH	11dLdH	27 dL dH	31dLdH	0021dLdH	FD21dLdH	LOAD PAIR IMMEDIATE		
LOPO	12		ED48mLmP	ED58mLmP	2AmLmP	ED78mLmP	DO2AMLMP	FDZAMLMP	LOAD PAIR DIRECT FROM MEMORY		
STPO	12		ED43mLmP	EDS3mLmP	22mLmP	ED73mLmP	0022mLmP	FD22mLmP	STORE PAIR DIRECT IN MEMORY		
PSP	112	F5	CS	05	E5		DDES	FDES	PUSH PAIR. STACK -2		
PLP	22	F1	C1	01	E1	ļ	00E1	FDE1	PULL PAIR. STACK +2		
BSA		04							BANK SELECT REGISTERS A.F		
85P	L			09]			BANK SELECT REG PAIRS BC.DE.HL		
XCP	DE.HL			E	9				EXCHANGE PAIR DE WITH HL		
LDP	9P.22		1		FØ	7	DOFT	FDF9	LOAD STACK POINTER WITH PAIR		
XCPT			1]	E3	į.	00€3	FOE3	EXCHANGE PAIR WITH TOP OF STACK		

JUMP INDIRECT

INSTR	400	HL	IX	IV	OPERATION
JPN	121	£9	DDE9	FDES	JUMP INDIRECT

JUMP TO INTERRUPT

INSTR	MOO	JUMP TO ADDRESS IN MEMORY PAGE 00											
		00	00	10	18	29	28	30	30				
	1	C7	CF	07	DF	E7	EF	F7	FF				
									Ĺ				

PROGRAM ADDRESS CONTROL

				,	OPERATION						
INSTR		UN	#0	>	000	+	= 0	<	OVF	_	ARITHMETIC
			ZO	CØ	PVO	50	Z1	C1	PV1	\$1	LOGICAL
JP.	Cz	COMLMP	C2mLmP	D2mLmP	E2mLmP	F2mLmP	CAMLINE	DAMLMP	EAMLINE	FAMLMP	JUMP ON CONDITION TO MLMP
JPR	Ca	1 8 ev	2017	30rr			2 8 rv	38er			JUMP RELATIVE TO PC + M
ATS		CDMLme		, ;	ElmLmP	F4mLmP	CCMLMP	DCMLMP	ECMLMP	FCMLmP	SUBROUTINE ON CONDITION AT MLMP
	Cz	C3	CB	06	EO	FO	C8	08	ES	FB	RETURN FROM SUBROUTINE

FIGURE 19 : Z80 INSTRUCTION SET

ACCUMULATOR, CARRY CONTROL

INSTR	MOD	CODE	OPERATION
CLAC		AF	CLEAR ACC, CARRY
CLC	1	87	CLEAR CARRY FLAG
SEC		37	SET CARRY FLAG
CMC		3F	COMPLEMENT CARRY
CMAL		2F	COMPLEMENT ACC LOGICAL
CMAA		ED44	COMPLEMENT ACC ARITHMETIC
AJAD		27	ADJUST ACC DECIMALLY
RLA		07	ROTATE ACC
RRA		OF	(8 BIT)
RLAC		17	ROTATE ACC AND CARRY
RRAC	L	15	(9 BIT)
RLAM	(HL)	ED6F	ROTATE ACC MULTIPLE
RRAM	(HL)	ED67	WITH MEMORY
LDA	R	EDSF	LOAD ACC FROM REFSH
LDR	A	ED4F	STORE ACC IN REFSH
LDAD		3AmLmP	LOAD ACC DIRECT
STAD		32mLmP	STORE ACC DIRECT

MACHINE CONTROL INSTRUCTIONS

INSTR	MOD	CODE	OPERATION
ENI		FB	ENABLE INTERRUPT
DSI	1	F3	DISABLE INTERRUPT
SEIM	0	ED46	INTERRUPT MODE 0
SEIM	1	ED56	INTERRUPT MODE 1
SEIM	2	ED5E	INTERRUPT MODE 2
LDA	1	ED57	LOAD ACC FROM INTERRUPT REG
LDI	A	ED47	LOAD INTERRUPT REG FROM ACC
ATI		ED40	RETURN FROM INTRO
ATN		ED45	RETURN FROM NMIRQ
NOP		90	NO OPERATION
HLT		76	HALT
LDA	R	ED5F	LOAD ACC FROM REFRESH REG
LDR	A .	ED#F	LOAD REFRESH REG FROM ACC

INPUT/OUTPUT INSTRUCTIONS

٢	INSTR	MOD	A	•	C	D	E	F	Н	L	OPERATION
ſ	IPA	PE	Оврр								INPUT DIRECT FROM PORT Ps TO ACC.
	IPEN	(C)-	ED78	ED40	ED40	ED50	ED58	ED70	ED60	ED48	INPUT INDIRECT FROM PORT DEFINED BY (C) TO REGISTER NAMED.
١	OPA	Pz	D3pp								OUTPUT DIRECT FROM ACC TO PORT Ps.
1	OPEN	(CT	ED79	ED41	ED40	ED51	ED50		ED61	EDee	OUTPUT INDIRECT FROM REGISTER NAMED TO PORT DEFINED SY (C).

COMPOUND INSTRUCTIONS

			OUA	LIFIER		
INSTR	1400	WORD FORWARD	BLOCK FORWARD	WORD BACKWARD	BLOCK BACKWARD	OPERATION
		zz=WF	xx = OF	zz :WB	EX = 88	
MVaz		EDA6	ED80	EDAS	ED 06	MOVE MEMORY WORD FROM (HL) TO (DE): INCREMENT FORWARD OR DECREMENT BACKWARD DE AND HL; DECREMENT (COUNT) BC; IF BLOCK, REPEAT UNTIL (BC) : 0.
CPIE		EDA1	ED81	EDAO	EDOO	COMPARE ACC WITH (HL), RESULT TO F: INCREMENT FORWARD OR DECREMENT BACKWARD HL; DECREMENT (COUNT) BC: IF BLOCK, REPEAT UNTIL ACC = (HL) OR BC = 0.
(Pips		EDA2	ED83	EDAA	EDBA	IMPUT FROM PORT DEFINED BY (C), STORE IN (ML); INCREMENT FORWARD OR DECREMENT BACKWARD HL; DECREMENT COUNT B; IF BLOCK REPEAT UNTIL B = 6.
ОРих		EDA3	ED83	EDAB	EDOG	OUTPUT DATA FROM (HL) TO PORT DEFINED BY (C); INCREMENT FORWARD OR DECREMENT BACKWARD HL; DECREMENT B; IF BLOCK, REPEAT UNTIL B = 6.
DCE1				1977		DECREMENT B; IF 8 / 6. JUMP TO (PC+V).

FIGURE 20 : Z80 INSTRUCTION SET

AUTOMATIC MEMORY OPERATIONS

INSTRUCTION	DATA FLOW	COMMENT
JI, JS, ANY INTERRUPT	mP(SP-1) mL(SP-2)	SP-2 AFTER
ANY RET	(SP) mL (SP+1) mP	SP+2 AFTER
LOAD/STORE, PLP/PSP ANY REGISTER PAIR IN MEMORY	dL	dL=REGISTERS F, C, E, L dH=REGISTERS A. B, D, H

NOTE: This table shows how the processor allocates memory automatically when certain instructions are executed. For example, the PLP instruction pulls a line address or low-order register (C,E,F,L); increments the SP, then pulls a page address or highorder register (A,B,D,H); and increments the SP again, leaving the SP two counts higher than its initial value.

FLAG SUMMARY

INSTRUCTION	5	Z	•	D	•	PY	N	С
ADA, ACA	S	Z		0		٧	NO	С
SUA, SCA, CPA, CMAA	S	z		0	1	٧	N1	c
ANA	5	Z	1	01		P	NO	CB
ORA, XRA, CLC	3	Z		D0		P	NO	Co
CLAC	50	Z1		00		P1	NO	Co
TSa	•	Z		D1	1	•	NO	
ICx .	3	Z		0	l	٧	NO	
DCx	3	z		0		٧	N1	
LOA I, LOA R	S	Z		00	1	IFF	NO	
AJA	5	Z		D		P		C
CMAL				D1			N1	
CMC				•	ŀ		NO	C
SEC				De			NG	C1
RLA, RRA, RLAC, RRAC				DQ			NO	C
RLIA, RRIA, RLIC, RRIC	\$	Z		00		P	NO	C
SLIA, SRIA, SRIL	\$	Z		00		P	NO	1
IP, IPRN	3	Z		D0		P	NO	1
ADP				•			NO	С
ACP	5	Z		•		٧	NO	С
SCP	5	Z		•		٧	N1	С
IPWF, IPWS, OPWF, OPWS	•	z		•		•	N1	
IPSF, IPSS, OPSF, OPSS	•	Z1		•		•	N1	
MVWF, MVWB	•	•		DO		CTR	NO	
MVSF, MVSS	•	•		De		PVO	NO	
CPWF, CPWB, CPBF, CPBB	•	Z		•		CTR	N1	

NOTES:

S. Z. D. P. V. C: FLAG CHANGES ACCORDING TO OPERATION RESULT 0, 1: FLAG ASSUMES SPECIFIC LOGIC STATE SHOWN

PV FLAG = 1 IF ENI IN EFFECT, ELSE = 0 PV FLAG = 1 IF COUNTER (BC) = 0, ELSE = 0 FLAG UNDEFINED IFF: CTR:

BLANK: NO CHANGE

SHIFT, ROTATE SUMMARY

INSTRUCTION	SHIFT DIRECTION
RLIARRIA RLARRA 8 BIT ROTATE	B7 4L Rb b0 LR C
RLICARIC RLACARAC 9 BIT ROTATE	R L 67 <l r=""> b0 € R C</l>
SLIA ARITHMETIC SHIFT LEFT	C → b7 →L b0 →
SRIA ARITHMETIC SHIFT RIGHT	b7 R > b0 → C
SREL -LOGIC SHIFT RIGHT	
RRAM RLAM ROTATE ACC MULTIPLE WITH MEMORY LEFT/RIGHT	A 67 5465 50 67 5453 50 (HL)

REGISTER ORGANIZATION




FIGURE 21 : SUPPLIMENTARY INSTRUCTION INFORMATION

FORV	VARD	REL	ATIVE	OFF	BET										
					. ^	DONE:	S FOR	O THE	1U 127	COUN.	rs				
0	00	16	10	32	20	48	30	64	40	80	50	96	50	112	70
1.	01	17	11	33	21	49	31	65	41	81	51	97	61	113	71
2	022	18	12	34	22	50	32	66	42	82	52	98	62	114	72
3	03	19	13	35	23	51	33	67	43	83	53	99	63	115	73
4	04	20	14	36	24	52	34	68	44	84	54	100	64	116	74
5	05	21	15	37	25	53	35	69	45	85	55	101	65	117	75
6	08	22	16	38	26	54	36	70	46	86	56	102	66	118	76
7	07	.23	17	39	27	55	37	71	47	87	57	103.	67	119	77
8	08	24	18	40	28	56	38	72	48	88	58	104	68	120	78
9	09	25	19	41	29	57	39	73	49	89	59	105	69	121	79
10	04	26	14	42	2A	58	34	74	44	90	5A	108	64	122	7A
11	08	27	18	43	28	59	3B	75	48	91	58	107	68	123	78
12	∞	28	10	44	2C	- 60	зс .	76	4C	92	5C	108	5C	124	7C
13	œ	29	10	45	20	61	30	77	4D	93	5D	109	6D	125	70
14	Œ	30	18.	46	2E	62	3E	78	4E	94	5E	110	5E	126	7E
15	OF	31	1F	47	2F	63	3 F	79	4F	95	5F	111	6F	127	7F
	<u> </u>	CC	UNT Z	ERO A	T SEC	OND A	DORE	S AF	ER JU	MP MN	EMON	ic		,	

BACK	WAR	D RE	LATIV	E OF	FSET										
					A	ODRES	S FOR	O THA	U 126	COUNT	3				
1	FF	17	EF	33	DF	49	CF	65	BF	81	AF	97	9F	113	8F
2	FE	18	EE	34	DE	50	CE	66	B€	82	AE	98	9€	114	BE
3	FD	19	ED	35	DD	51	CD	67	80	83	AD	99	9D	115	80
4	FC	20	EC	36	DC	52	cc	68	вс	84	AC	100	9C	116	8C
5	FB	21	EB.	37	D8	53	СВ	69	88	85	AB	101	98	117	88
6	FA	22	EA	38	DA	54	CA	70	BA	86	AA	102	94	118	84
7	F9	23	E9	39	D9	55	C9	71	89	87	A9	103	99	119	89
8	FB	24	E8	40	D8	56	C8	72	88	88	A8	104	98	120	88
9	F7	25	E7	41	D7	57	C7	73	87	89	A7	105	97	121	87
10	F6	26	E6	42	D6	58	C6	74	36	90	A6	106	96	122	86
11	F5	27	E 5	43	D5	59	C5	75	85	91	A5	107	95	123	85
12	F4	28	E4	44	D4	60	C4	76	B4	92	A4	108	94	124	84
13	F3	29	E3	45	D3	61	СЗ	77	В3	93	A3	109	93	125	83
14	F2	30	E2	46	D2	62	C2	78	82	94	A2	110	92	126	82
15	F١	31	E۱	47	D1	63	C1	79	81	95	A1	111	91	127	81
16	F0	32	EO	48	00	64	ငစ	80	ВО	96	AO	112	90	128	80
	·	•	COUN	T ONE	AT FIF	I IST AC	DRESS	AFTE	A JUM	i P MNE	MONIC	i (,	_

FIGURE 22 : DECIMAL/HEXADECIMAL RELATIVE OFFSET TABLES

Interrupts

The 7803 has two interrupt request inputs which are accessable at the STD 8US backplane: NMIRQ* (pin 46) and INTRQ* (pin 44). The characteristics of these interrupts are:

NMIRO* - Nonmaskable interrupt request cannot be disabled by the program.

The processor stores the address of the next instruction in its program on the Stack using the SP as a memory pointer, then jumps to memory address location 0066 hexadecimal. Any return-from-subroutine instruction may be used to resume the interrupted program, but a special RTN (Return from nonmaskable interrupt) instruction is included to inform any Z80 peripheral chips in the system that the interrupt is over.

introl - Maskable interrupt request can be disabled and enabled by the program, and can operate in one of three modes:

1. Mode 0 is identical to the 8080 interrupt system. The processor issues INTAK* (interrupt acknowledge), which is used as an enable signal by the interrupting device. During INTAK* the interrupting device places an instruction opcode on the 7803 Data Bus, which the processor will execute. Either a 1-byte or 2-byte opcode may be used. If the opcode is part of a multi-byte instruction, one or two additional bytes must be placed on the Bus following the opcode (for example, a jump instruction consists of a 1-byte opcode and two additional bytes of jump-address information).

Note: The Z80 will execute one interrupt acknowledge cycle and issue one INTAK* pulse for a one-byte opcode, or two cycles with two INTAK* pulses for a 2-byte opcode. However, it will not generate INTAK* during any subsequent cycles that may be required by the specific instruction being executed.

- 2. Mode 1 is the implied vector mode, with the implied vector address equal to 0038 hexadecimal. In Mode 1, any INTRQ* results in a subroutine jump to 0038.
- 3. Mode 2 is the supplied vector mode. The user preloads Register I with the page address of an interrupt vector lookup table which is part of the program. When the interrupt is acknowledged by the processor, a single INTAK* pulse is issued which causes the interrupting device to place the correct memory line number of the interrupt vector lookup table onto the STD Data Bus. The processor will then go to the lookup table at the address supplied by the peripheral; read a 16-bit memory address from two sequential entries in the table (line address followed by page address) and jump to that location in memory.

INTRQ* is enabled by the ENI instruction, and disabled by any of the following:

- a. Power-on or reset
- b. The DSI instruction
- c. Previous response to INTRQ*
- d. Previous response to NMIRQ*

Z80 Peripheral Chip Considerations: When used with Z80 peripheral chips, such as the P10 or S10, these considerations and others may apply:

- a. In Mode 2, the 1-byte vector supplied by the interrupting device must be an even number with bit 0 = 0. This is a requirement of the peripheral chips, not the 7803 which will accept odd or even vectors.
- b. In Mode 0 with either JS or JI instructions inserted, and in Modes I and 2, the interrupt routine should be terminated with RTI (for INTRQ*) or RTN (for NMIRQ*) instructions. These execute like RTS in the 7803, but the special opcodes inform the peripheral chips that the interrupt routine is over. The peripheral chips then respond by restoring the state of the serial Priority Chain.

It is recommended that the user thoroughly acquaint himself with all the characteristics of any peripheral chips before attempting the program design.

SECTION 5 - PROGRAM INSTRUCTION TIMING

Introduction

The execution of a program instruction is a sequential process. The time state clock is used to step the Z80 through a specific sequence for each instruction type. The execution time for each instruction is the total of the time states needed by the instruction, with the time state period set by the processor's clock oscillator.

An understanding of the Z80's instruction execution timing is important in <u>real time programming</u>, where the program's execution rate is precisely matched to the speed requirements of the application. When using a <u>signal or logic</u> <u>analyzer</u>, a knowledge of the time state sequence makes it possible to predict the data and control states present on the STD BUS backplane and at the Z80 chip pins at any given instant in the execution of a program (Figure 31).

Machine Cycles

Each transaction between the Z80 and its memory and 1/0 ports requires a distinct time period called a machine cycle. Machine cycles are composed in turn of time states, with specific activity occurring in each time state. Although the number of time states and machine cycles vary among different types of instructions, they are precisely predictable for any given instruction.

Figure 23 is a timing diagram for the STAD (STore Accumulator Direct) instruction. This instruction requires four machine cycles (MI through M4) with a total of 13 time states. Four machine cycles are necessary because the instruction accesses memory four times.




FIGURE 23: PROCESSOR TIMING FOR STAD INSTRUCTION

The first machine cycle in the instruction (M1 in Figure 23) is used to read and decode the <u>operation code</u> (opcode) from program memory. M1 is called the <u>opcode fetch cycle</u>, and can be identified by an active pulse on the STATUS 1* output from the 7803 (also at the M1* pin on the Z80 chip).

Many Z80 instructions use 2-byte opcodes. If the first byte has a hexadecimal value of CB, DD, ED, or FD, a second byte is required. The Program Counter is incremented and the MI cycle is repeated to read the rest of the opcode. STATUS 1* is asserted a second time.

Each Ml cycle requires a minimum of four time states (Tl through T4 in Figure 23), but this may be stretched to up to ll time states in some instructions, allowing time for the instruction to fully execute if no additional machine cycles are needed. The shortest instructions use one machine cycle with four time states; the longest require six machine cycles (two Ml opcode fetches plus M2 through M5 for additional memory accesses) with a total of 23 time states.

When the Z80 interprets the first opcode byte during M1, it will add additional machine cycles to the instruction if it finds that:

- a. The instruction has a 2-byte opcode; and/or
- b. The instruction has 1 or 2 additional bytes of data, memory address, port address, or relative offset appended to the opcode; and/or
- c. The instruction requires the processor to access memory or an I/O port as part of the function performed by the instruction.

For example, the STAD instruction in Figure 23 is a 3-byte instruction (1-byte opcode plus 16-bit memory address in the two bytes appended to the opcode), and STAD is an instruction whose function is to store data in memory. Therefore STAD requires 4 machine cycles with M1 used to read the opcode, M2 and M3 used to read the specified memory address, and M4 used to perform the operation of storing data in memory.

WAIT States

Although the minimum number of time states in any given machine cycle is fixed, the user can insert one or more WAIT states in the cycle. WAIT states are added by driving the 7803's WAITRQ* line active during the T2 time state in the machine cycle where the WAIT state is desired (Section 3 for timing). The WAIT state is a do-nothing time period that can be used to interface slow memoryes to the 7803, or to cause the processor to pause while a slow system function (such as an analog-to-digital converter or arithmetic processor) completes its task. The effect of holding WAITRQ* active indefinitely is to halt the processor; when WAITRQ* is released, the processor resumes operation with no change in its internal data or control states.

Note that the Z80 adds one WAIT state to all 1/0 access machine cycles automatically. Additional WAIT states can be added by the user if desired.

Naturally the addition of WAIT states must be included in the computation of program execution time in real-time control applications. Each WAIT state requires one full time state clock period.

DMA Mode

Direct Memory Access (DMA) operations are controlled by driving the 7803's BUSRQ* line active when sampled at the end of any time state. The processor will complete the current instruction, then float its Data Bus, Address Bus, and many Control Bus lines (Figure 3). BUSAK* then goes active.

The BUSAK* output signifies that the 7803's 3-state bus drivers are in the OFF condition, allowing an alternate system controller card to operate the 7803's memory, I/O, and other peripheral cards. Internally, the Z80 is halted in a manner similar to the WAIT state, with internal data and control states unaffected by the DMA operation. BUSRQ* can be held active indefinitely, but the dynamic RAM refresh operation is halted during DMA operations.

Note: the 7803's onboard memory sockets are not accessable in DMA mode, and the processor can't be interrupted by INTRQ* or NMIRQ*.

Instruction Timing Table

The table in Figure 24 shows the actual number of memory bytes, machine cycles and time states required for all of the Z80 instructions. Two time state periods are included for convenience with the full execution time of the instructions shown for each.

	INSTRUCTION	DESCRIPTION	BYTES	CYCLES	STATES	0 4 44	0 25 44
	LOAD	REGISTER TO REGISTER	1	1	4	1 6	1 00
	STORE	IMMEDIATE TO REGISTER	2	2	7	2 8	1 75
		ACCUMULATOR TO OR FROM MEMORY DIRECT ACCUMULATOR TO OR FROM MEMORY INDIRECT (BC) (DE) (HL)	3	2	13	5 2	3 25 1 75
		REGISTER TO OR FROM MEMORY INDIRECT (HL)	,	2	7	2.8	1 75
		IMMEDIATE TO MEMORY INDIRECT (HL)	2	3	10	4 0	2.50
		REGISTER TO OR FROM MEMORY INDEXED (IX) OR (IY) IMMEDIATE TO MEMORY INDEXED (IX) OR (IY)	3	5	19 19	7 6 7 6	4 75
1		ACCUMULATOR TO OR FROM INTERRUPT OR REFRESH	2	2	9	3.6	2.25
	ACCUMULATOR.	AJAD. CMAL, CLAC. CLC. SEC	1	1	4	1, 6	1.00
	CARRY	CMAA	2	2	8	3.2	2.00
	ADD. SUBTRACT.	REGISTER	1	1	4 7	1.6	1.00
1	LOGICAL	IMMEDIATE MEMORY INDIRECT (HL)	2	2 2	,	2.8 2.8	1.75 1.75
DAT		MEMORY INDEXED (IX) OR (IY)	3	5	19	7.6	4.75
BIT	INCREMENT	REGISTER	1	1	4	1.6	1.00
8-8	DECREMENT	MEMORY INDIRECT (HL) MEMORY INDEXED (IX) OR (IY)	3	3 6	11 23	4.4 9.2	2.75 5.75
	TEST BIT	REGISTER	2	2	•	3.2	2.00
		MEMORY INDIRECT (HL)	2	3	12	4.8	3.00
		MEMORY INDEXED (IX) OR (IY)	4	5	20	6.0	5.00
	SET, CLEAR BIT	REGISTER	2	2	8	3.2	2.00
		MEMORY INDIRECT (HL)	2	4	15	6.0	3.75
		MEMORY INDEXED (IX) OR (IY)	4	•	23	9.2	5.75
	SMIFT, ROTATE	ACCUMULATOR	7 2	1	4	1.6	1.00
		REGISTER ACCUMULATOR MULTIPLE WITH MEMORY (HL)	2	5	18	3.2 7.2	2.00 4.50
		MEMORY INDIRECT (HL)	2	4	15	6.0	3.75
		MEMORY INDEXED (IX) OR (IY)	4	6	23	9.2	5.75
	ADD_	ADD TO HL	1	3	11	4.4	2.75
	SUSTRACT	ADD, SUSTRACT WITH CARRY TO HL ADD TO IX OR IY	2 2	4	15	6.0 6.0	3.75 3.75
	DECREMENT DECREMENT	INCREMENT, DECREMENT PAIR EXCEPT IX OR IY INCREMENT, DECREMENT IX OR IY	2	2	10	4.0	1.50 2.50
	LOAD	LOAD IMMEDIATE TO BC. DE, HL, SP	3	3	16	4.0	2.50
•		LOAD IMMEDIATE TO IX OR IY	4	4	14	5.6	3.50
DAT.		LOAD HE TO OR FROM MEMORY DIRECT	3	5	16	6.4	4.00
2		LOAD BC, DE, SP, IX OR IY TO OR FROM MEMORY DIRECT LOAD SP WITH HL	;	1	20 6	8.0 2.4	5.00 1.50
Ε		LOAD SP WITH IX OR IY	2	2	10	4.0	2.50
16-BI	PUSH	Push Af, BC, DE, HL	1	3	11	4.4	2.75
9		PUSH IX OR IY	2	4	15	6.0	3.75
	PULL	PULL AF, BC, DE, HL PULL IX OR IY	1 2	3	10	4.0 5.6	2.50 3.50
	DANK 65: 502						
	BANK SELECT	REGISTER BANK AF OR SC/DE/ML	1	1	4	1.6	1.00
	EXCHANGE	DE WITH HL TOP OF STACK WITH HL	:	1	19	1.6 7.6	1.00
		TOP OF STACK WITH II. TOP OF STACK WITH IX OR IY	2	. 6	23	9.2	4.75 5.75
	INPUT	IMPUT OR OUTPUT DIRECT	2	3	11	4.4	2.75
2	OUTPUT	INPUT OR OUTPUT INDIRECT (C)	2	3	12	4.8	3.00

FIGURE 24 A: Z80 INSTRUCTION TIMING SUMMARY

JUMP	INDIRECT: LOAD PC WITH HL LOAD PC WITH IX OR IY JUMP TO INTERRUPT DIRECT, ANY CONDITION RELATIVE SUBROUTINE RETURN DCBJ	CONDITION	NOT MET UN MET NOT MET UN	1 2 1 3 2 2 2 2 2 3 3 3 1 1 1 1 1 1	1 2 3 3 3 3 2 5 5 5 3 3 3 3 3 3 3 5 5 6 6 6 6 6 6 6 6	4 8 11 10 12 12 7 17 17 19 10	1.6 3.2 4.4 4.0 4.8 4.8 2.8 6.8 4.0 4.0	1.00 2.00 2.75 2.50 3.00 1.75 4.25 4.25
	LOAD PC WITH IX OR IY JUMP TO INTERRUPT DIRECT, ANY CONDITION RELATIVE SUBROUTINE RETURN	CONDITION	MET NOT MET UN MET NOT MET UN MET UN MET	2 1 3 2 2 2 2 3 3 3 1	2 3 3 1 3 2 5 5 5 3 3	11 10 12 12 7 17 17 10	1.2 4.4 4.0 4.8 4.8 2.8 6.8 4.8	2.75 2.50 1.00 1.00 1.75 4.25 4.25 2.50
LOOP	JUMP TO INTERRUPT DIRECT, ANY CONDITION RELATIVE SUBROUTINE RETURN	CONDITION	MET NOT MET UN MET NOT MET UN MET UN MET	3 2 2 2 3 3 1	1 3 2 5 5 3 3	10 12 12 7 17 17 10	4.0 4.8 4.8 2.8 4.8 6.8 4.0	2.50 1.00 1.00 1.75 4.25 4.25 2.50
LOOP	DIRECT, ANY CONDITION RELATIVE SUBROUTINE RETURN	CONDITION	MET NOT MET UN MET NOT MET UN MET UN MET	2 2 2 3 3 3	3 2 5 5 3 3	12 12 7 17 17 10	4.8 4.8 2.8 6.8 6.8	1.00 1.00 1.75 4.25 4.25 2.50
LOOP	SUBROUTINE	CONDITION	MET NOT MET UN MET NOT MET UN MET UN MET	2 2 3 3 1 1	3 2 5 5 3 3	12 7 17 17 10	4.8 2.8 6.8 6.8	1.00 1.75 4.25 4.25 2.50
LOOP	SUBROUTINE	CONDITION	NOT MET UN MET NOT MET UN MET	3 3 3 1	2 5 5 3 3	7 17 17 19	2.8 6.8 6.8 4.0	1.75 4.25 4.25 2.50
LOOP	RETURN		UN MET NOT MET UN MET	3 3 1 1	5 5 3 3	17 17 10 10	6.8 6.8 4.0	4.25 4.25 2.50
LOOP	RETURN		MET NOT MET UN MET	3 1 1 1	\$ 3 3	17 10 10	6.8 4.0	4.25 2.50
LOOP	RETURN		NOT MET UN MET	1 1	3 3 3	10 10	4.0	2.50
LOOP		CONDITION	UN	1	3	10		
LOOP		CONDITION	MET	1	3		4.0	
LOOP		CONDITION				11		2.50
LOOP	DCBJ		NOT MET	1 1	•		4.4	2.75
LOOP	DCBT				1 1	5	2.0	1.25
LOOP	DCBJ			1				
			# B 0	2	2		3.2	2.00
			IF 8 / 0	2	3	13	5.2	3.25
BLOCK	MOVE	WORD		2	4	16	6.4	4.00
LOAD	MEMORY	BLOCK	IF BC 0	2	4	16	6.4	4.00
		<u> </u>	IF BC / G	2	5	21	8.4	5.25
				1				
BLOCK	COMPARE	WORD		2	4	. 16	6.4	4.00
SEARCH	MEMORY	BLOCK	IF BC 7 0 OR A 1 M	2	4	16	6.4	4.00
		L	F SC / Q OR A / M	2	5	21	8.4	5.25
BLOCK	INPUT OR OUTPUT	WORD			4	16	6.4	4.00
INPUT/QUIPUT	TO MENIORY	BLOCK	IF B : 0	2	4	16	6.4	4.00
			IF 8 / 0	2	\$	21	8.4	5.25
INTERRUPT	ENABLE/DISABLE INTERRUPT			1 1	1	•	1.5	1.00
	SET INTERRUPT MODE				2		1.2	2.00
	RETURN FROM INTERRUPTS			2	4	14	5.6	1.50
	LOAD INTERRUPT REGISTER TO OR FI	ROM ACCUMULATOR	ı	2	. 2		3.6	2.25
	NOP				1	4	1.6	1,00
MISC	•			1				1.00
MISC.		M ACCIMULATOR		2	2		1.6	2.25
1	BLOCK NPUT/OUTPUT NTERRUPT	BLOCK INPUT OR OUTPUT TO MEMORY NTERRUPT ENABLE/DISABLE INTERRUPT SET INTERRUPT MODE RETURN FROM INTERRUPTS LOAD INTERRUPT REGISTER TO OR FI HSC. NOP HALT	BLOCK NPUT OR OUTPUT TO MEMORY BLOCK NTERRUPT ENABLE/DISABLE INTERRUPT SET INTERRUPT MODE RETURN FROM INTERRUPTS LOAD INTERRUPT REGISTER TO OR FROM ACCUMULATOR HSC. NOP HALT	BLOCK NPUT OR OUTPUT TO MEMORY BLOCK NPUT OR OUTPUT TO MEMORY BLOCK IF B : 0 IF B	SLOCK IF BC / Q QR A / M 2	SECOCK INPUT OR OUTPUT WORD 2 4	SECON IF BC / Q GR A / M 2 5 21	SECON IF BC / Q QR A / M 2 5 21 8.4

FIGURE 24 B: Z80 INSTRUCTION TIMING SUMMARY

Instruction Timing Example

The execution time for any routine or program segment is found by totalling all of the time states in all of the instructions executed. The factors affecting the execution time of a program segment are:

- a. The clock frequency, which determines the time state period (Section 3).
- b. The specific instructions used, which determine: the number of time states in the segment (Figure 24).
- c. The instantaneous Flag (Register F) bit states which summarize processor conditions when the conditional instructions (jump, jump-to-subroutine, return-from-subroutine) are executed (Figure 21).
- d. The number of instruction loops within the instruction sequence, and the number of times each loop is executed (loop iterations).
- e. If the program segment has more than one entrance or exit, every combination of routes through the segment that are used by the program should be considered.

The following example shows how to compute execution times in a program segment. The Z80 is programmed to generate a series of five short pulses at an output port bit line. Determine the overall execution time of the program segment and the period of the pulses generated (the output port bit lines are low when the segment is entered; only the bit 7 line is of interest).




FIGURE 25: INSTRUCTION SEGMENT TIMING EXAMPLE

In the example in Figure , six of the program segment's nine instructions are within the loop and are executed five times each. Three of the instructions (LDBI, CLAC, OPA) are outside the loop and executed only once.

	FLOW DIAGRAM FUNCTION	TIMES PERFORMED	INSTRUCTIONS	TIME STATES	EXECUTION TIME IN 400 NS 7803 SYSTEM
	Set loop count = 5	0nce	LDBI 05	7	2.8 us
	Pulse output	Five	CLAC	4	1.6 us
	line once	times	OPA PORT OO	11	4.4 us
			LDAI 80	7	2.8 us
LOOP			OPA PORT 00	11	4.4 us
	Test for	Five	DCB	4	1.6 us
(end	times	JP ZO LOOP	10	4.0 us
	Leave	0nce	CLAC	74	1.6 us
	output line low		OPA PORT 00	11	4.4 us

FIGURE 26 : SAMPLE TIMING CALCULATION

The total execution time for the instructions performed once, outside the loop, is

$$2.8 + 1.6 + 4.4 = 8.8 \text{ us.}$$

One pass through the loop requires

$$1.6 + 4.4 + 2.8 + 4.4 + 1.6 + 4.0 = 18.8$$
 us.

The loop is repeated five times, so the total execution time for the program segment is

$$8.8 + [(5)(18.8)] = 102.8 \text{ us.}$$

The period of the pulses is found by adding the time the pulse is low to the time the pulse is high. The pulse is low from the end of the first OPA instruction to the end of the second:

$$2.8 + 4.4 = 7.2 \text{ us.}$$

The pulse is high from the end of the second OPA instruction until the end of the first (around the loop) or until the end of the third OPA (the fifth time through the loop):

$$1.6 + 4.0 + 1.6 + 4.4 = 11.6$$
 us.

The total period of each pulse is

$$7.2 + 11.6 = 18.8 \text{ us.}$$

SECTION 6 - MEMORY AND 1/0 MAPPING AND CONTROL

Memory Addressing

The 7803's 16-bit Address Bus can directly address a 65,536-byte (64K) memory. A specific memory location is addressed when these conditions are met:

- a. The Address Bus contains the specific address of the memory location (0000 through FFFF hexadecimal);
- b. MEMRQ* (memory request) and RD* (read) or WR* (write) control signals are active;
- c. MEMEX* (memory expansion) is active.

Other factors affecting the 7803's control of its memory are:

- a. In the Interrupt Acknowledge Cycle, the 7803 issues INTAK* in place of the memory enable signals, when responding to INTRQ*. This causes the interrupting device to provide an instruction or vector to the 7803 over the STD Data Bus.
- b. The 7803 can pause to wait for a slow memory-mapped device, or be single-stepped, by inserting WAIT states in memory access machine cycles. See WAITRQ*, Section
- c. The 7803 can disconnect from the STD BUS and enter the WAIT state while Direct Memory Access (DMA) operations are conducted by an alternate system controller card. DMA is controlled by the BUSRQ*/BUSAK* (Bus Request/Bus Acknowledge) signals.

A typical memory implementation is shown in Figure 28 12K-Byte Onboard Memory

The 7803 card has a combined EPRUM/ROM and RAM memory on the card which is large enough to store the program and variable data required in many applications, without the need for additional external memory cards. The card is shipped with 1K of RAM: and sockets which allow the user to add up to 8K of EPROM or masked ROM devices and to expand the RAM to 4K. The onboard memory sockets have addressing restrictions (Figure 27) and are not accessable in DMA operations.

The onboard memory is organized as follows:

- a. <u>EPROM/ROM sockets</u>: provide capacity for four 2716 or equivalent single +5V supply EPROM devices which can be mixed in any combination with 2316E or equivalent masked ROMs. Each device is a 2048-byte (2K) read-only memory for a total capacity of 8192 (8K) bytes. All of these devices are supplied by the user.
- b. RAM and RAM Sockets: provides two 2114L or equivalent RAM devices organized as a 1024-byte (1K) memory, and sockets for six additional user-supplied 2114 RAMs. The 2114 is a 1024x4 device and two chips are required for each 1K of RAM added to the card. The total RAM capacity of the 7803 with all sockets loaded is 4096 (4K) bytes.


Figure 27 summarizes the addressing options for each of the memory chip sockets.

	MEMORY DEVICE	FULL HEXADECIMAL ADD	والمراجع والم والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراج
	DESIGNATION	AS SHIPPED	USER OPTION (Note 1)
	ROM O	0000 - 07FF	C000 - C7FF
6 each)	ROM I	0800 - OFFF	c800 - CFFF
271 2K		1000 - 17FF	D000 - D7FF
	ROM 3	1800 - 1FFF	D800 - DFFF
pai	RAM U20,U24	2000 - 23FF (Note 2)	E000 - E3FF
ع ا	RAM U19,U23	2400 - 27FF	E400 - E7FF
2114L K each	RAM U18,U22	2800 - 2BFF	E800 - EBFF
C Z	RAM U17,U21	2C00 - 2FFF	ECOO - EFFF
	UNUSABLE (Note 3)	3000 - 3FFF	F000 - FFFF

Notes: 1. Refer to Appendix A for remapping option.

- 2. 1K of RAM (two 2114L devices) mapped in addresses 2000-23FF are supplied with the 7803.
- 3. Maximum 7803 addressing range is 60K (12K onboard memory plus 48K on external memory cards) when the 7803 onboard memory is used. If the onboard memory is disabled (Appendix A), maximum system memory size without bank selection is 64K and no mapping restrictions are imposed by the 7803.

FIGURE 27 : 7803 ONBOARD MEMORY SOCKETS ADDRESS MAPPING



Input/Output (1/0) Port Addressing

The 7803 can address up to 256 each input ports and output ports. The port address appears on the low-order half of the Address Bus (A0-A7) and is repeated on the high-order half of the Address Bus (A8-A15). A specific 1/0 port is addressed when the following conditions are met:

- a. The Address Bus (AO-A7) contains the specific address of the I/O port (OO through FF hexadecimal);
- b. IORQ* (I/O Request) is active
- c. IOEXP* (I/O Expansion) is active
- d. RD* (read) is active to select an input port, or WR* (write) is active to select an output port.

The 8-bit input ports provide a means for reading data or status lines into the processor to take part in programmed operations. The 8-bit output ports provide a means for outputting program-generated data or control states. Typical input and output port circuits are shown in Figure 29.




FIGURE 29: TYPICAL INPUT & OUTPUT PORT IMPLEMENTATION

This figure illustrates the Bus interface and I/O port address decoding circuitry and device types typically used to implement I/O ports. Pro Log's 7500, 7600, and 7900 Series I/O modules are similar to this example.

SECTION 7 - PROGRAM AND HARDWARE DEBUGGING

Microprocessor Logic State Analysis

An attempt at monitoring the execution of a microprocessor program in real time using a conventional multitrace oscilloscope will be found to be impossible for practical purposes. The capacity of the scope and the operator will be quickly exhausted by the following characteristics:

- a. <u>Parallel data and addresses</u>. Data is transferred as byte-parallel information (the address bus is 2 bytes wide). Individual bits on these busses have little meaning in program debugging. It is necessary to see the full content of both busses at once, and a hexadecimal display of numeric values is much more meaningful than binary waveforms.
- b. <u>Display Trigger Qualification</u>. As many as 20 signals (combined address and control signals) may be used simultaneously to qualify the enabling of a peripheral memory card, for example. In order to capture this event, the test instrumentation must also be trigger-qualified by the same group of signals. Conventional oscilloscopes lack the number of trigger channels and operating modes needed to interface with a processor system such as the 7803.
- c. Data Bus Voltage Levels and Timing. The 7803 and all of its peripheral cards in a given system will drive the Data Bus at different times, and will do so with a variety of logic high and logic low levels, all of which are different but within specification.

This presents two problems:

- 1. The operator will find it difficult to identify the source of any given waveform on the scope display.
- 2. In order to see a specific data segment on the Data Bus, the operator will find it necessary to synchronize the display with the processor's software program rather than with the voltage output of any one element of system hardware.

The logic state analyzer solves these problems by displaying formatted high/low or numeric logic states rather than analog waveforms, and by offering enough trigger channels and coincedence logic to allow literal program/display synchronization.

A logic state analyzer is considered an essential troubleshooting aid for both program development and system maintenance in any 7803-based system where the needs of the Manufacturing Test and Field Service organizations are important considerations.

The logic state analyzer performs these basic functions:

- a. Tracks the actual instruction sequence as the program executes, facilitating program debugging.
- b. Monitors control states and data passing between the processor and the system it controls, allowing the system external to the processor card to be observed at the same time as the program flow, using the same display.
- c. Provides a multi-qualified trigger to a conventional oscilloscope when analog measurements are unavoidable (e.g. propagation delay through a suspected memory device).

Instruction Diagnostic Tables

The Instruction Diagnostic Tables on the following pages are used with a logic signal analyzer. They show the type of data on the Data Bus for time states T1, T2, and T3 within each machine cycle, and the machine cycles within any given instruction. This information is useful when debugging a program or troubleshooting the 7803 or any hardware under the 7803's control.

In addition to expected data and processor status for T1, T2, and T3, the TIME STATES column in each machine cycle shows the total number of time states for that cycle. If there are one or more time states after T3, the processor is performing an internal operation; the signals at the Z80 chip pins are either unchanged from T3 or undefined, with no new information available until the next T_1 .

Because of the size of the Z80 instruction set, the Instruction Diagnostic Tables are separated into the following sheets by instruction type:

INSTRUCTION CATEGORY	INSTRUCTION TYPE	FIGURE
8-Bit	Load/Store	31A
Register &	Accumulator &	
Memory	Carry	31A
Data	Arithmetic &	
	Logical	31 A
	Increment &	
	Decrement	31 B
	Bit Test/Set/Clear	31B
	Shift & Rotate	31 B
16-Bit	Add & Subtract	31 c
Register &	Increment &	
Memory	Decrement	31 C
Data	Load & Store	31 C
	Push & Pull	31 C
	Bank Select	31 C
	Exchange	31 C
1/0	Input & Output	31 D
Address	Jump & Return	310
Compound	Loop	31 p
	Block Memory	
	Move & Search	310
	Block I/O	31 D,E
Machine Control	Interrupt	31 E
	Halt, NOP	31E

FIGURE 30: INSTRUCTION DIAGNOSTIC TABLES INDEX

	_										·															
	li	<u></u>	=	- MANGER OF INSTRUCTION WORDS - MANGER OF MACHINE CYCLES				ACHINI	CYCLE	8							·	MACHI	NE CYCLES		,				TIME	
	Ш	11	ſ	- MANDER OF TIME STATES			1		ļ		, 2		ļ		<u> </u>	T		, —	4		<u> </u>	· · · · ·	5		8.4	1 4 8
	1+	Н	• •	MISTRUCTION	ADDRESS	STATUS	DATA	THAG STATES	ADDRESS	STATUS	BATA	STATE:	ADDRESS	STATUS	DATA	STATES	ADDRESS	BUTATO	DATA	STATES	ADDRESS	STATUS	DATA	OFATE &	# BEC.	CL OCK
П	1	Ţ	1	LOAD REGISTER TO REGISTER	PC	MEMORY	CODE	•								Г									1.0	1.00
	1	ţ,	1,	LOAD RECOUTER REMEDIATE	PG	MEMORY	OPERATION CODE	•	PG+1	MEMORY	OPERAND DATA	•													2.0	1.76
	ŀ	ŀ	19	ACCUMULATOR OR REGISTER TO/FROM MEMORY, INDIMEGT SC, DE, No.	PC		OPERATION CODE	•	PG+1	MEAS MEMOAY	OPERAND DATA LOW BYTE	•	PC+2	READ MEMORY	OPERAND DATA NIGH SYTS	,	MEMORY ADDRESO	READ OR WRITE MEMORY	ACCUMULATOR DATA	3					44	3.25
	r	T	T	ACCUMULATOR TOFROM MEMORY, INDIRECT SC, De, M.	PC	MEMORY	OPERATION CODE	•	MEMORY ADDRESS	MEAD OR WHITE MEMORY		•													20	1.76
	Ι.	1.	ľ	REGISTER TO/PROM MEMORY, INDIRECT — ML	rc .	MEMORY	CODE	•	ADDRESS	MEAD OR WRITE MEMORY	REGISTER DATA	•													2.0	1.76
1	•	ŀ	"	MEMORY, INDIMEST — HL	8	MEMOAT		•	PC+1	MEMORY	OPERAND DATA	•	MEMORY ADDRESS	WRITE MEMORY	OPERAND DATA	•									4.0	250
940	Γ.	T.	L	REGISTER FO/FROM	¥	MEMORY	CODE 187 BYTE	•					L												7.4	471
19	ľ	ľ		MEMORY, MIRESED 1. Y	PC · 1	MEMORY	SHD BYTE	•	PC+1	MEMORY	DATA		ADDAESS	MEMORY	REGISTER DATA											
	[Ι.	Ι.,	MAMASHATE TO/FROM MEMORY, Moderato — X, T	PC	ME MOAY	16T SYTE	•					<u> </u>				L								7.	4.76
	Ľ	Ţ.	Ĺ	MEMONY, NADERAND K, Y		MEMORY	SHD BYTE	•	PC+3	MEMORY	DISPLACEMENT DATA		MEMORY	MEMORY	OPERAND DATA	Γ.	MEMORY ADORESE (III)	MEMORY	DATA	•						
	Ι.	T,		ACCUMULATOR TO/FROM	2	MEMORY	OPERATION CODE NET BYTE	•																	34	220
	Ľ	ľ		NITERALPT ON MEPALIN	PC · 1	MAD	OPERATION CODE SHD BYTE	•																		
, ĕ			Ľ	ADJUST ACCUMULATOR	PC .	MEMORY	OPERATION CODE	•																	1.0	1.00
ξĘ	ı,	I,	1.	LOGICALLY COMPLEMENT ACCUMULATOR	PC	MEMORY	CODE	•					1	1 1		1		!						II	1.6	1.00
BIT DATA	Ī	T	1.	COMPLEMENT CARRY	PC	READ MEMORY	OPERATION CODE	•																	1.0	1.00
= 12	Ľ	ľ	Ŀ	SET CARRY .	PG	MEMORY	OPERATION CODE	•																	10	1.00
	l,	Ι,	Ι'	AND, OR, HOR, CP ACCUMULATOR DIRECT	PC	MEMORY	CODE	•		MEMOA															8.6	1.76
	Ī	Į.	1	AND, OR, HOR, CP MEMORY BI & L) WITH ACCUMERATOR	PC	MEMORY	OPERATION CODE	•	MEMORY ADDRESS (H & L)	MEMORY	OPERAND ATA	•		"												1.76
	[Ţ.	F	AND, OR, 100, CP REGISTER ROTALIANALIAN	ĸ	MEMORY	CODE	٠																	1.4	10
	١.	١.		ADD GR. SOR, CP MEMORY	PG	MEMORY	OPERATION CODE 187 SYTE	•														L		L	7.4	
ā	L			(X, V) WITH ACCUMBLATON	PC + 1	MEMORY	OPERATION CODE SND BYTE	Ŀ	AC - 1	MEMORY	DISPLACEMENT DATA		MEMORY ADORESS (Y OR Y)	MEMOAY	OPERAND DATA	Ľ					ļ					
1	ľ.	Ţ,	Ŀ	ADÓ OR SUNTRACT REGISTER WITH OR WITHOUT CARRY FROM ACCUMICATOR	PC	MEMORY	CODE	•																	14	1.00
	Ľ	Ţ,	1	ADD OR DUB MEMORY PLS L) WITH ON WITHOUT CAMBY PROM ACCUMULATOR	M	MEMORY	COOS COOS		MEMORY ADDRESS (I & L)	I						<u> </u>									**	1.74
	ľ.	Ţ,	Ľ	ADG OR BUB. DIRECT WITH ON WITHOUT CARRY FROM ACCUMULATOR	PC .	MEMORY	OPERATION CODE	•	PC - 1	MEMORY	OPERAND DATA	,						L							2.0	1.76
8	1.			AUD OR SUB MEMURY (E, Y) WITH OR WITHOUT CAMPY	M	MEMORY	OPERATION CODE 16T SY1E	•		<u></u>															7.6	4.76
	١.	1.	1	PROM ACCUMULATOR	PC+1	MEMORY	OPERATION CODE SMD BYTE	٠	PC + 1	MEMORY	DISPLACEMENT DATA		(K OW A)	MEMORT	OPERAND DATA											
	T	T	T			T		Г			1															
	\vdash	-†-	╁				 		 -	 						1	<u> </u>				 	 		\vdash		
L-L-	1	L	1.	I		Ь	i	L	L	L	l	LJ	L	L	L	L	I	L		L	L			11	L	L

FIGURE 31A: INSTRUCTION DIAGNOSTIC TABLE

2 4	122	- MUNICER OF MACHINE CYCLES - HUMBER OF TIME STATES - HUMBER OF TIME STATES - HUMBER OF TIME STATES - HUMBER OF MACHINE - HUMB	ADDRESS PC	SYATUR READ MEMORY MEMORY	DAYA OPERATION CODE OPERATION SNB SYTE OPERATION CODE OPERATION COD OPERATIO	There or A 4 4 4 4 4 4 4 4 4	MEMORY ADDRESS (H & L)	READ MEMORY READ MEMORY	DATA OPERAND DATA ADDRESS OFFSET OPERAND BATA	TIME STATU
2 4	11 22	MISTAUCTION ADD OR BUS FRACE ONE TO PROVIDE MEGISTER ADD OR BUS. I PRODE MEMORY, INDOMECT — H & L ADD OR BUS. I PRODE MEMORY INDEXED IL Y TEST, MST. OR RESET REGISTER OF TEST REGISTER OF TEST MEMORY DIT (H & L) SET, RESET MEMORY BIT (H & L)	PC PC+1 PC PC+1 PC PC+1	MEAD MEMORY	OATA OPERATION OPERATION CODE OPERATION CODE STEP OPERATION CODE OPERATION COD OPERATION	4 4 4 4	MEMORY ADDRESS (H & L) PC + 3	READ MEMORY READ MEMORY	OPERAND OATA ADDRESS OFFRET	a a
2 4	11 22	ADO ON BURSTACT ONE TO PROVIDE THE ADD OR BUS, I FROM MEMORY, IMPORECT — H & L ADO OR BUS, I FROM MEMORY INDEXED X, Y TEST, MET, OR RESET REGISTER SET TEST MEMORY DIT (H & L) SET, RESET MEMORY BIT (H & L)	PC PC+1 PC PC+1 PC PC+1	MEAD MEMORY	OPERATION CODE OPERATION SID BYTE OPERATION CODE OPERATION COD OPER	4 4 4 4	MEMORY ADDRESS (H & L) PC + 3	READ MEMORY READ MEMORY	OPERAND DATA ADDRESS OFFEET	•
2 4	11 22	ADD OR BUE. I PROME MISIONY, MODRIECT — H & L ADD OR BUE. I FROME MISIONY INDUSTRO X, Y TEST, MET. OR RESET REQUISTER SIT TEST MISMORY BIT (H & L) SET, RESET MISMORY SET (H & L)	PC PC+1 PC PC+1 PC PC+1	MEMORY READ MEMORY	CODE CODE OPERATION CODE OPERATION CODE 197 97TE	4	PC+3	READ MEMORY	ADDRESS OFFSET	•
2 4	12	MEMORY, MORRET — H & L ADD OR SUB. I FROM MEMORY MORRED X, Y TEST, MET. OR RESET RECHARGE SIT TEST MEMORY BIT (H & L) SET, RESET MEMORY BIT (H & L)	PC +1 PC +1 PC PC +1 PC PC +1 PC PC PC +1 PC PC PC +1 PC	READ MEMORY READ MEMORY READ MEMORY READ MEMORY READ MEMORY READ MEMORY READ	CODE OPERATION CODE 187 SYTE COERATION CODE 187 SYTE OPERATION CODE 187 SYTE OPERATION CODE 187 SYTE OPERATION CODE 187 SYTE OPERATION CODE 300 SYTE OPERATION CODE 300 SYTE OPERATION CODE 300 SYTE OPERATION CODE 300 SYTE	4	PC+3	READ MEMORY	ADDRESS OFFSET	•
3 1	12	TEST, MST. OR RESET REGISTER SET TEST MEMORY BIT (MS L) SET, RESET MEMORY BIT (MS L)	PC+1 PC PC+1 PC PC+1	MEMORY	INTERPRETATION CODE NO BYTE OPERATION CODE NO	4	MEMORY ADDRESS	₩.AD	OPERAND	
3 1	12	TEST, MST. OR RESET REGISTER SET TEST MEMORY BIT (MS L) SET, RESET MEMORY BIT (MS L)	PC PC+1 PC PC+1 PC PC+1	MEMORY READ MEMORY READ MEMORY READ MEMORY READ MEMORY READ MEMORY	CODE SHO BYTE OPERATION CODE SHO BYTE	•	MEMORY ADDRESS	₩.AD	OPERAND	
	2	TEST MEMORY BIT (M & L) SET, RESET MEMORY BIT (M & L)	PC+1 PC PC+1	READ MEMORY MEMORY MEMORY READ MEMORY READ	CODE IST BYTE OPERATION CODE SHO BYTE OPERATION CODE IST BYTE	•	ADDALDS	MEAD MEMORY	OPERAND	•
	2	TEST MEMORY BIT (M & L) SET, RESET MEMORY BIT (M & L)	PC +1 PC +1	MEMORY MEMORY NEAD MEMORY READ MEMORY	CODE SHIP BYTE DPERATION CODE SHIP BYTE OPERATION CODE SHIP BYTE OPERATION CODE 18T BYTE	•	ADDALDS	NEAD WEWORY	OPERAND	•
	*	BET, RESET MEMORY BET, NE SET,	PC+1	READ MEMORY READ MEMORY	CODE SND SYTE OPERATION CODE SND SYTE OPERATION CODE 16T SYTE	•	ADDALDS	NEAD MEMORY	OPERAND DATA	•
	*	SET, RESET MEMORY BIT (H & L)	PC · 1	MEMORY MEMORY MEAD	CODE SHO BYTE OPERATION CODE 16T SYTE		ADDALDS	NEAD MEMORY	OPERAND BATA	4
+	+	BIT (H & L)	PC+1	MEMORY	CODE 16T SYTE	•				
+	+	BIT (H & L)								
. .		TEST MEMORY	1	•	OPERATION CODE SHD BYTE	•	MEMORY ADDRESS (H & L)	READ MEMORY	OPERAND DATA	٠
1	"[~	READ MEMORY	OPERATION CODE 16T SYTE	•				
	1	BAY (X, V)	PC+1	MEMORY	OPERATION CODE SHO BYTE	•	PC + 2	READ MEMORY	DISPLACEMENT DATA	•
.],		SET, RESET MEMORY	PC	READ	OPERATION CODE 18T SYTE	•				
Ί,	"	BIT (X, V)	PC+1	MEMDRY	OPERATION CODE SHD BYTE	•	PC · a	READ MEMORY	DISPLACEMENT DATA	•
1	1	MLA, MRA, MLAG, MRAG	PC	READ MEMORY	OPERATION CODE	•				
Ι.		RLIA, RANA, RLIC, RANC BLIA, SRIA, SAYL REGISTER	PC	MEMORY	OPERATION CODE 16T SYTE	·				
		RECIBIER	PC+1	READ MEMORY	OPERATION CODE 3NO BYTE	•				
T	Ţ	RLEA, MRXA, PLXC, MRXC,	FC	READ MEMORY	OPERATION CODE 1ST BYTE	•				
Ί"	٦	MEMONA IN 9 F)	PC+1	READ MEMORY	OPERATION CODE SMD BYTE	•	MEMORY ADDRESS (H & L)	READ MEMORY	OPERAND DATA	•
T	1	M KA. RRKA. MLHC, RRHG,	PC	READ MEMORY	OPERATION CODE 18T SYTE	•				
1	"	BLIA, BRYA. BRYL BREWORV (II - Y)	FC-1	MEMORY	OPERATION CODE SHD BYTE	•	PC + 3	READ MEMORY	DISPLACEMENT DATA	•
	_	Providence and the	PC	READ MEMORY	OPERATION CODE IST SYIE	•				
		Publication and an	PC+1	NEAD MEMORY	OPERATION CODE 2ND BYTE	•	MEMORY ADDRESS (H & L)	MEMORY	DPERAND DATA	,
		33	MEMORY PI & L) MEMORY PI & L) MEMORY (E - Y)	DE DIGHT ROTATE ACC M	PC READ MEMORY (E - 1) DIGHT ROTATE ACC M PC -1 READ MEMORY (E - 1) DIGHT ROTATE ACC M PC -1 READ MEMORY (E - 1) PC -1 READ MEMORY (E - 1) PC -1 READ MEMORY (E - 1)	MA MA, MRIA, MAIC, RANC, LLS, BRIAN, MAIC, RANC, LLS, BRIAN, MAIC, RANC, MIMORY (I - Y) DO STATION MIMORY (I - Y) PC - 1 MEAD OPERATION MIMORY (I - Y) PC - 1 MEAD OPERATION MIMORY (I - Y) DO STATION MIMORY (I - Y) PC - 1 MEAD OPERATION MIMORY (I - Y) DO STATION MIMORY (I - Y) DO STATION MIMORY (I - Y) MANUAL MIMORY (I - Y) MANUAL MIMORY (I - Y) MIMORY (I	MA MA, MRMA MAIC, RANG, BALA, BRIAN MAIC, RANG, BLA, BRIAN MAIC, BRIANDAY (2. 17) DOIGHT ROTATE ACC M PC - 1 READO, OPERATION 4 LIT SYLE	APPRIES APPRIE	MALE AREA MALE RANG PC MALE AREA MALE RANG MALE AREA MALE RANG MALE AREA MAL	MA TAL RIFLA, BATE, RANG. MA TAL RIFLA, BATE, RANG. MEMORY (E · Y) PC -1 READ OPERATION 4 PC · 3 READ DEPARTMENT OF THE PROPERTY OF THE PRO

											EXEC	
	3		<u> </u>		4				6			1 8 K C.
STATUS	DATA	TIME STATUS	ADDRESS	STATUS	DAYA	THAT	ADDRE 68	STATUS	DATA	TIME STATUS	# BEC	4 SE
		T				Π					1.0	1.00
WRITE MEMORY	DPERAND DATA (-1 DR +1)										44	2 78
READ MEMORY	OPERAND DATA	1.	MEMORY ADDRESS (X OR Y)	WRITE MEMORY	OPERAND DATA	•					6.3	in.
	ļ	<u> </u>										
		<u> </u>		ļ								-
		-		 		-					4.0	
		1										
WMTE WEMORY	OPERAND DATA (MGD. BIT)	Ľ										***
		1	1		•	ł	•					
READ MEMORY	DPERAND DATA	·	MEMORY ADDARSS (X · V)	READ MEMORY	OPERAND DATA							
							Í				۱.,	.,
READ MEMORY		<u> </u>	MEMORY ADDRESS (X - Y)	MEMORY	OATA	<u> </u>	MEMORY ADDRESS (X - Y)	MULE	DATA	<u> </u>		
		1		ļ		<u> </u>					1.0	1.00
			<u> </u>					<u> </u>			1.2	2.0
		-	 			<u> </u>	ļ	<u> </u>		<u> </u>		-
WRITE MEMORY	OPERAND BATA	-									4.0	
						1		l				
MAD MEMORY	OPERATION CODE 4TH BYTE		MEMORY APORESS	READ MEMORY	OPERAND DATA	•	MEMORY ADDRESS MEMORY	WRITE	OPERAND DATA	•	6.2	• 70
			l]						
MMILE	OPERAND DATA	•										L"
	WAITE SEMONY READ SEMONY WHITE SEMONY READ SEMONY WHITE SEMENTS WHITE SEMENT	STATUS DATA WRITE OPERAND DATA MAND MEMORY OPERAND OPERAND MEMORY OPERAND	STATUS DATA THE STATUS WRITE OPERAND S S S S S S S S S S S S S S S S S S S	STATUS DATA THE STATUS ADDRESS STATU	STATUS DATA TIME OATA TIME STATUS ADDRESS STATUS WINTER OPERAND SEMONT (1 OR 1) WINTER OPERAND SEMONT OPERAND OPERAND SEMONT OPERAND OPERAND SEMONT OPERAND OPERAND SEMONT OPERAND OPERAND OPERAND SEMONT OPERAND OP	STATUS DATA THE STATUS ADDRESS STATUS DATA WRITER DEFRAND S S STATUS DATA MEMORY DATA	STATUS DATA TIMES ADDRESS STATUS DATA TIMES STATUS ON A TATUS STATUS ON A TATUS ON A TATUS STATUS ON A TATUS O	STATUS DATA TIMES ADDRESS STATUS DATA TIMES ADDRESS STATUS DATA TIMES ADDRESS STATUS DATA TO STATUS STATUS DATA TO STATUS ST	STATUS DATA TIME STATUS ADDRESS STATUS DATA STAT	### STATUS DATA TIME DATA TIME DATA TIME DATA TIME DATA TIME DATA DATA TIME DATA DAT	### STATUS DATA TIME DATA DATA	STATUS DATA THE ADDRESS STATUS DATA THE STATUS D

FIGURE 31B: INSTRUCTION DIAGNOSTIC TABLE

			•			-				3	3
3	L	STATUS DATA	ADDRESS STATUS DATA	STATUS DATA	DATA TAME ADORGED STATUS DATA	DATA TAME ADDRESS STATUS DATA	ATATUS DATA TAME ADDRESS STATUS DATA	ADDRESS STATUS DATA TAME ADDRESS STATUS DATA	Time Adomes atalia Dala Time Adomesa Status Cata	DATA THE ADDRESS STATUS DATA THE ADDRESS STATUS DATA	STATUS DATA TIME ADDRESS STATUS DATA TIME
5	DATA	STATUS DATA	ADORESS STATUS BATA	ADORESS STATUS BATA	ADORESS STATUS BATA	DATA STATUS ADDRESS STATUS BATA	STATUS DATA STATUS ABONESS STATUS BATA	ADDARGO STATUS DATA STATUS ADDRESS STATUS BATA	STATUS ADGRESS STATUS DATA STATUS ADGRESS STATUS DATA	BATA STATUS ADORESS STATUS BATA STATUS ABORESS STATUS BATA	BATA STATUS ADORESS STATUS BATA STATUS ABORESS STATUS BATA
—								-	BIATROM 11	OPERATION CODE	MEMORY CODE
-+										CODE CODE NET BYTH	CODE CODE NET BYTH
									D. C.	CODE BED BYTE	MERCAY CODE
									DE TOTAL DE	CODE	MEMOAY CODE
		-							DATO	OPERATION CODE 187 BY16	OPERATION CODE 187 BY16
									MATOR D	OPERATION CODE IND BYTE	
				•		OPERAME	MEMORY DATA	PG * 1 NEAD OPSOAND	4 PG + 5 MAAD OFFSAND	COTENTION 6 PC 1 MEMORY DATA	MEMORY CODE ATTOM 4 PC - 1 MEMORY DATA
									4	Coranton 4 Coranton 4 141 Serie	OCOMMANDOM 4 CODES 181 Brite
i .	AV DAYA MICH ATTE	MEAD MEMORY MEMORY	PC + 3 READ DOO'ACIMENT MEMORY DATA HIGH BYTE	8 PC+3 READ	8 PC+3 READ	DATE OF TREE SHEET	MEAD DUSTACEMENT 8 PC+3 MAD MEMONY DATE LOW SYTE	PG-3 NEAD DARFACEMENT 3 PG-3 NEAD DARFACEMENT DATE DESCRIPTION OF STREET	4 PG+3 MEAD DAPLACEMENT 8 PG+3 MEAD MEAD DATE (Observe	OPERATION 4 PC-3 NAAD DARFLACEMENT 8 PC-3 NAAD	1 MEAD OFFICE 6 PC-3 MEAD DUPLACEMENT 8 PC-3 MEAD PC-3 MEADON CONTINUE BENEVOLOGISTIC BENEVOLOGI
ı 4									•	OFERATION 6 CODE 187 BYTE	NEAD OFENTON 4 MENCAY CODE 187 BYTE
	OPERALED NY DATA	MEMOAY	MEMOAY	P PC - 1 MEMORY	PC+ 1 MEMORY	OPERAND 8 PC - 8 MEMORY DATA	NEAD OPERAND 8 PC - 8 AEROON	NEAD OPERAND 8 PC - 8 AEROON	PC - 3 NA.D. OPERAND 3 PC - 3 NEAD MEAD WITH THE MEADON	DOEALTON 4 PG - 3 NALAD GOFGANG 3 PG - 3 NALAD BAG SHIE SHIEDON' DATA.	** HERAD OPERATION 4 PG * 1 MEAD OPERATO 3 PG * 2 MEAD OPERATO STATE DESCRIPTION TO THE DESCRIPTION OF THE D
	AV BATA MON BYTE	MEAD	PC + 3 MEAD DISPLACEMENT MEMORY DATA MIGH BYTE	8 PC+3 MEAD	8 PC+3 MEAD	DISTACTMENT 8 PC+3 MEAD BATA LOW BYTE	MEMONY BATA MEMONY BATA LOW BYTA	PC-2 MAND DOUGHT 8 PC-3 MAND MANDON DATA MEMONY DATA	4 PC-3 MAAD DAFLACEMENT 8 PC-3 MALAD MAEMONY BATA LOWPING	OPENATION 4 PC-2 MAAD DISPLACEMENT 8 PC-3 MALON CODE	4 PC-3 MAAD DAFLACEMENT 8 PC-3 MALAD MAEMONY BATA LOWPING
-									De nation o	DPERATION	DPERATION
								•	в в	DPERATION	
				-	-	-	-	-		Defiation 4	Defiation 4
-	OPERAND OF DATA	WATE OPERAND	BP-1 WAITE OPERAND	WARTE REFERONY	BP-1 WATE	DATA 3 SA-1 WATE	WHITE OFFEAND 8 SP.1 WATE MEMORY DATA	SP WRITE OPERAND S SP.1 WRITE BELLOON DATA	6 ap WHITE OPERAND 3 apr 1 WHITE BATA	Defination 6 se unite Operando 8 se-1 unite Code	ASAD DYPATION 6 SP WHITE CATEAUD 3 SP-1 WATE MEMORY COAT SATA
		7	F7	7						DESTATION 4	DESTATION 4
	AT BATA	WRITE OPERAND	MEMONY BATA	WANTE	3 DE-1 WRITE MEMORY	DATA SELECTION	MALTE COPERAND 8 85-1 WRITE MEMORY DATA	SP MALTE COPERAND 3 SP-1 WAITE MALEON	6 SP WAITE CORRAMO 3 SA-1 WHITE MEMONY DATA	OPERATION 6 8P WANTE COPERAND 3 8P-1 WHITE CODE	6 SP WAITE CORRAMO 3 SA-1 WHITE MEMONY DATA
	OPERAND NV DATA	MEMORY	BP - 1 ALAD OPERAND	MEMORY	8 BP - 1 AEAD	DPERAND 8 BP - 1 MEMORY DATA MEMORY	BEAD OPERAND 3 SP-1 ALAB	SP SEAD OPERAND 3 SP 1 MEAD MEMONY DATA	4 60 READ OPERAND 3 80 1 MEAD MERCONY	OPERATION 4 DP READ OPERAND 3 DP 1 MERCON	OPERATION 4 DF READ OPERAND 8 DF -1 ARABONY CODE
								_	Action 6	PEAATION	PEAATION
	AT DATA	ME LO	SP - 3 NEAD OPERAN	ME LO	2 CP : ALAD	DATA B B MEAD BATA	MEAD OPERAND 3 00-1 MEAD DEBEGORY DATA	SP SEASON DATA	8 SP MAAD OPERAND 3 60-1 NEAD	ODE TOTAL S SP NEAD DETAIND 3 SP-1 READ ODE	OPERATION 8 80 NAID OPERAND 3 80 1 NELD
	· ·								No. 1100H	PERATION	PERATION
										COPERATION 4	
	AV DATA PHON	MEAD	BP+1 NEAD OPERAME MEMORY BATA BHOMS	MEAD	3 BF +1 NEAD	Defauld 3 BF+1 NEAD DATA MEMORY	3 BF +1 NEAD	MILAD DEFAUND 3 SP-1 MILAD	4 SP RELADING 3 SP 1 NELDO CONTROL SP 1 NELDO CONTR	OPERATION 4 SP RELIAN OPERATION 3 SP 1 RELIAN SECOND SECON	OPERATION 4 SP RELIAN OPERATION 3 SP 1 RELIAN SECOND SECON
										oveannos 1006 1006	MAID OPERATION 4 MINISTRAL CORE 18 STITL
_	OPERAND	MEAD	SF + 1 NEAD OFTRAND	2 SP + 1 MEAD OPERAND	D	OPERADED 8 SP + 1 MEAD	SP - 1 READ	GP AEAD OPERAND 3 SP+1 NEAD	4 00 MEAD OPERAND 3 SP+1 NEAD	D OPERATION 4 SP 1 NEAD OPERAND 3 SP 1 NEAD	OPERATION 4 6P NEAD OPERAND 3 SF+1 NEAD

FIGURE 31C: INSTRUCTION DIAGNOSTIC TABLE

FIGURE 310: INSTRUCTION DIAGNOSTIC TABLE

	THE PEC. PEC.	ut 17	:	3	:	2 2	+	-	:	:	3		3	- 	- + + +			- - 		- - - - - - -					-
•	DATA									DATA BATA															
	ADDRESS STATUS			-	_	_	-			WATE SEEDONY	_														
YCLES	Trade 6TATUS			<u> </u>						•															
MACHINE CYCLES	• BATA									DATA PC : 4															
	ADDRESS STATUS				-			-		S S S S S S S S S S S S S S S S S S S															
	BTATUS			• E						•	-		•	• •	- h -	- h -	- - -			- h - l - h	- 1 - 2	- h - - <u>+ + </u>	- b 1 - 1 - 1		- 4
•		PO87 0.47A		DATA PROPERTY						DISPLACEMENT 0ATA FROM	DISPLACEMENT DATA		DATA	DATA A	Detains Detains Detains	OPERAND DATA DATA DATA	DATA DOTELNE DATA DATA DATA DATA DATA DATA DATA DAT	DATA DATA DATA DATA DATA DATA DATA DATA	ONTEN DESIGNATION OF THE PROPERTY OF THE PROPE	0042440 0042440 0042440 0042440 0042440		0071110 0071110 0071110 0071110 0071110	007111 0071111 00711111 00711111 00711111 00711111 00711111 007111111 007111111 00711111111	00000000000000000000000000000000000000	OFFISIO LOGGE
	EDS STATUS	ACC BATA MEAD ABATE WHITE PORT ADD PORT		S MACA	-	_	_	-			B READ FEMORY	т					TO THE PARTY OF TH	AUGUSTA 1	AVOCATION AND AVOCATION AVOCATION AVOCATION AVOCATION AVOC	ANOMER AND	LIVEN AVOIDED	TO SERVICE OF THE PARTY OF THE	A TO SEE OF THE PROPERTY OF TH	AVOCATE OF THE PARTY OF THE PAR	THE TANKS OF THE T
Ш	ADOMESS	4044 4044		į	<u> </u>	<u></u>	<u></u>	<u> </u>	<u> </u>	ě	5	•		i	i i	i i	i i	ME SHOOM A SHO	8 8 250	a long	ANOMEN AN	TO THE SECOND STATE OF THE	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	A CONTRACTOR OF THE CONTRACTOR	A COMPANY OF THE PARTY OF THE P
	125	• t	•		•	b -					•														
	ATA BATA	DISPLACEMENT DATA (PORT)	PORT	DISPLACEMENT NV DATA ROW)	DUAL ACTUAL	DISPLACEMENT BY BATA			<u></u>	DISPLACEMENT NV GATA (LOW)	DOSTACEMENT R BATA R OW)	DPERAND	FORTA	PAIN PAIN PAIN PAIN PAIN PAIN PAIN PAIN	A CONTRACTOR OF TAXABLE OF TAXABL	POLICE CONTROL OF CONT	T COTTAND COTT	COTELAND OFFICIAL OFFICIAL OFFICIAL DATA PATA	CONTROL OF THE PROPERTY OF THE	FORTH THE PARTY OFFICE OF THE PARTY OFFICE OFFI OFFI OFFI OFFI OFFI OFFI OFFI OFF					
CLES.	ESS STATUS	NEMAD TO SERVICE TO SE	ANTA BAAD ADON	90	PER	PEROPA PEROPA	-			SE S	I MEADOWY	MEAS		A STATE OF THE STA	AND RESERVED		20 20 E 20 20 20 20 20 20 20 20 20 20 20 20 20	ANOMAN AN		AVOGRAMA AVO	000 000 000 000 000 000 000 000 000 00	DESCRIPTION OF THE STREET OF T		ACCOUNTS OF THE PROPERTY OF TH	The control of the co
MACHINE CYCLES	THE ADDRESS		A ACC BATA	Ę	ě	2	-			5	2	2		3				1 1 1 1 1 1 1 1 1 1							
MAC	_	CODE	0948A11084 CODE 197 8VTE 0948A11084 CODE 8040 8VTE	OPERATION CODE	OPERATION CODE	CODE	OPERATION	PERATION DDG 17 BTT8	COOR COOR STO BITE	PERATION COS	CODE	CHOS	-	OPERATION CODE	PERATTON ODE CEAATTON	OPERATION COOR COOR COOR COOR COOR COOR COOR COOR	0001471001 C004 C004 C004 C006 C006 C006 C006 C006	0000 0000 0000 0000 0000 0000 0000 0000 0000							
	STATUS	APORISE	AVORES OF THE PERSON OF THE PE	Page 1	200	e de la constante de la consta	A LA	900		A STATE OF THE STA	POS SERVICE SE	O D	,	O A STATE	MAN OPERATION		OC O	OC O	A CONTROL OF THE PROPERTY OF T	00 85 00 63 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00			
$\downarrow \downarrow$	ADDRESS	£	2 E	2	٤	8	8	£	į	2	٤	£	١	£											
- NUMBER OF BRACHME CYCLES		BENT TO ON OUTPUT PROBE ACCUMINATION	BENTANTAL BECHELT PROB POST DE MILE BY (C) TO MEG. MAJAED	JUNE ON COMBITION	JANE LACCHDITIONAL MELATIVE TO PC - NR	AURE CONDITIONAL MELATIVE TO PC + MI	June HOMECT (H & L)				COMBUTION OF COMPTION - PALINE	RETURN UNCONDITIONAL	NETURNS ON CONDITION		June 10 Interesty		Also TO STERNUT OCCREDENT D : 9 Also TO PC : RA	ALIENT TO INTERNUTY OCCURRENTY B. V B. ALIENT TO PC - INS. CO - NY WOMB FORMA	AMP TO WITHHAM OCCURRATE TO THE SECONDARY	Auer 10 archives According to 1 p a contrast of the contrast o	ALE BLOCK FORMARS ALCOHOLD TO THE BLOCK FORMARS ALCOHOLD TO	Auto formation of acceptance o	Ause 10 sertiment? August 10 s s s s s s s s s s s s s s s s s s	Auer 10 entrement Auer 10 entrement August 10 en	Auto 10 settlement a to a comment a
					2	3 -	Ξ			2	2	2	= -		•										
<u></u>	-	104 -	ruo tumini	-	•	-	<u> -</u>	<u> </u>	-	-	-	-	-		-										
			0/1	1				51	3400								77-1-	- 1				COMPOUND			

FIGURE 31E: INSTRUCTION DIAGNOSTIC TABLE


THE LAC	1			!	2	:	:	84	2	2	4.ie	:	:	2	
THE CASE OF THE CA		200 000 000 000	;	•	2	:	2	3	:	3	2	:	3	3	
T		TRAE									•				
-											Deg Dell				
	•	DATA									DIELACEMENT DATA PHOM				
l		BYATUS	_								AWOHINE				
.		10 Sessoan	-		-						A SEE				
-	_									_	ADDMESS (MECTOR)				
1		THE STATUS									•				
		PATA			4						BUTACEMENT BATA ROWS				
5 . ≅	•		_								PATA ROS				
MACHINE CYCLES		BTATUS									MEMORY MEMORY				
		ADDAESS									ADDRESS ADDRESS (VECTOR)				
-		TATA DE		•				-	-	-			-		
							-			Ĭ	i i		ì		
1		PATA		POST				DATA	BATA BATA ROWN	ATA	DISPLACEMENT DATA ROW		DATA PRICES		
		8TATUS		Tao				and	AMOPTION	August	A SQUEEZE		e de la constante de la consta		
		· ·	_	POST AT A STANK			-						:		
. !		ą		1454			<u> </u>	•	•		•		1	<u> </u>	
Т	٦	PTATUS		•					-			<u> </u>			
		# 1			-	-	-	1	ì	5	l l	-	Į.	_	
		414		OPERATE BATA				DISPLACEMENT BATA	DATA DATA DATA	BATA BATA PROM	TA ACE		DISPLACEMENT BATA & COM)		
	~	ent vas	-	MENDAN DE		-	-	a Landard	A A DOTTON	E S	MEMORY DA	-	MAD AND AND AND AND AND AND AND AND AND A		
9				21 21		-	-			-				-	
MACHINE CYCLES		ABORA		ADDAMEN PH & U.)				3	3	3	*	ļ	3	_	
302		TATE	<u>.</u>	•	•	•	٠	•	•	-	-	٠	•	•	
		PATA	10 E	T TO	M TO	A LA TROS	OPERATION CODE DOS BYTE	CODE CODE PORTORES				BOLL E	COOK SYTE	CODE	
	-	-	885	882	38	885	1 2	181	1	MEAD BITA	1	335	888	38	
			3	MEMORY	140	3	1	44.0 44.0 14.0 14.0	3	3	A SECOND	100	97	97	
1		ADDRESS	ā	Š	ž	2	5	ž	2	2	2	2	5	8	
	Ī	T		<u> </u>			-								
TRUCT		METALCTION	9			١.			2	8	740 0		a Tille		
8 8	8			OR BACKTEANS			MOCES 1.1.3	MON-MADELABLE UTTLABLETT	ENTERANPT MOST 2200	INTERNAT MODE ONG	BITERBUPT MODE TWO		ME TURNS FROM INTERNACET	3	
- MUMBER OF MATRICTION CYCLES			8	8	1			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	H	T.	T.		1	MAL 7 860	
	L	=	-	•	:	_	:	:	2	2	2	+	:	:	
٢	_	=	-	-	Ξ		•	-	+	-	-	<u> </u>	•	-	
			-	2016				1	ATHE	LIM .				'08W	
				34/100	1				MM+21						

Pro Log M824 System Analyzer

The M824 is a logic signal analyzer designed specifically for program debugging and hardware troubleshooting in Z80-based systems such as the 7803 Processor.

Figure 32 below summarizes the ability of the M824 to capture, format, and display the information available from all the time states within a Z80 machine cycle at any instruction step in the program. The M824 operates in dynamic, single-step, and breakpoint modes; tracks interrupts and DMA operations; can pick instructions out of nested loops for display; and can trigger other test equipment with program instruction synchronization.

The M824 is portable and clips onto the Z80 on the 7803, eliminating the need for test probes and a long setup procedure.



APPENDIX A - 7803 USER STRAPPING OPTIONS

In new 7803 applications, system characteristics such as memory mapping are often arbitrary. The as-shipped configuration of the 7803 is recommended to minimize system assembly costs as well as field service and repair documentation efforts. Most other Pro-Log Series 7000 cards can be used with the 7803 without any jumper changes.

Jumper-wire strapping options are provided on the 7803 to allow processor upgrading in existing applications, firmware, and compatibility with similar cards from other manufacturers.

The strapping options for the 7803 are identified by the letters A through F on the Schematic (Pro Log document #103218), Assembly Diagram (#103219) and by silkscreened letters on the 7803 circuit card. The options include:

- a. Clock (jumpers A and F): output clock to STD BUS, or input external clock signal in place of the 7803's crystal.
- b. Mapping and Bank Control (jumpers B-E): remap or disable the onboard RAM and EPROM memory sockets, and allow external control of I/O and memory bank selection (IOEXP* and MEMEX* lines).

Clock (Figure 33)

Output: Some devices and instruments require access to the system clock. Jumper A (Figure) places the system clock on STD BUS pin 43. Note that the clock output driver is not floated during DMA operations.

Input: an external clock can be used to drive the 7803's clock oscillator. This should be a TTL-compatible signal in the range of 1 to 5 MHz with a 25% to 75% duty cycle. The 7803's clock circuit will divide this signal's frequency in half, producing time states in the range 2000 ns to 400 ns.

The external clock input signal is assigned STD BUS pin 50 (CNTRL*). Remove the following components from the 7803: Crystal Y1; 2.2K resistors R3 and R4; 1000 pF capacitor C5. Replace C5 with a wire jumper. Add wire jumper F.

Figure shows the clock circuit before and after the external clock input modification.


Mapping (Figure 34)

The 7803's onboard memory sockets can occupy the lower quadrant of memory (0000-3FFF hexadecimal, as shipped) or the upper quadrant (C000-FFFF), or be disabled.

Figure summarizes these selections and shows the jumpers required to obtain them.

Bank Selection (Figure 33)

Jumpers D and E hold MEMEX* and IOEXP*, respectively, active by connecting the bus traces to ground on the 7803 card. At least one additional 64K memory bank and one 256-1/0 port bank could be enabled on the same motherboard by employing memory and 1/0 cards which regard MEMEX* and ILEXP* as high level active signals.




Jumper pad locations
DE JUMPERS ON CARD WIRING SIDE

FIGURE 33 :

Jumper options for external clock drive and clock output

Note: Some 7803 versions prior to May 1980 use E1,E2,E3...jumper notation instead of A,B,C....

MEMO	RY ADDRESS	ASSIGNMENT	JUMPE	R WIRES
EPROM	RAM	UNUSABLE	В	С
0000-1FFF	2000-2FFF	3000-3FFF	OPEN	JUMPER
COOO-DFFF	E000-EFFF	F000-FFFF	JUMPER	OPEN
DISABLED	DISABLED	NONE	OPEN	OPEN





Schematic coordinates 84,5

Jumper shown in C (asshipped) position.

FIGURE 34 : ONBOARD MEMORY MAPPING OPTIONS

APPENDIX B: DOCUMENTATION





USER'S MANUAL



2411 Garden Road Monterey, California 93940 Telephone: (408) 372-4593 TWX: 910-360-7082