CUTS, COMPUTER USERS TAPE SYSTEM ASSEMBLY and TEST INSTRUCTIONS



CITTLC	COMPUTER	POTENT	TI A DE	CVCTEM
COTO	COMEDIA	מתבנט	TWEE	

C	$\overline{}$	TA	т	Τ.	٦Т	т	\sim
(.,	. ,	IV	11	г	IV	ъ.	

SECTION		TITLE	PAGE
I	INTRO	ODUCTION and GENERAL INFORMATION	
	1.1	Introduction	1-1
	1.2	General Information	I-1
		1.2.1 CUTS Description	I-l I-l I-2
		1.2.4 Replacement Parts	I-2 I-2
II	ASSEI	MBLY and TEST	
	2.1	Parts and Components	II-l
	2.2	Assembly Tips	II-l
	2.3	Assembly Precautions	II - 6
		2.3.1 Handling MOS Integrated Circuits . 2.3.2 Soldering	II-6 II-6
		Module	II-6
		Circuits	II-6 II-7
•	2.4	Required Tools, Equipment and Materials .	II - 7
	2.5	Orientation	II-7
	2.6	Assembly-Test	II-7
		2.6.1 Circuit Board Check	II-8 II-9
III	OPTI	ON SELECTION	
	3.1	Option Selection	III-l
	3.2	Port Address Selection (DIP Switch, S1) .	III-l
	3.3	Audio Output Selection	III-l
	3.4	Data Rate Selection	III-2
IV	OPER.	ATING PROCEDURES	
	4.1	Tape Recorder	IV-1
	4.2	CUTS-Recorder Interconnect (Single Recorder)	IV-1
	4.3	CUTS-Recorder Interconnect (Two Recorders)	IV-l

CITIC	COMPUTER	TICEDO	בורו עיתו	CSZCIDIZA
CUTS.	COMPUTER	USERS	L'APE	SYSTEM

CONTENTS

SECTION	TITLE	PAGE			
IV	OPERATING PROCEDURES Continued				
	4.4 Recorder Adjustments	IV-2			
	4.4.1 Volume Control	IV-2 IV-2			
	4.5 Write Operations	IV-4			
	4.6 Read Operations	IV-4			
V	THEORY OF OPERATION				
	5.1 Introduction	V-1			
	5.2 Block Diagram Analysis	V-1			
	5.3 Theory of Operation	V-2			
	5.3.1 Timing	V-2 V-4 V-6 V-8			
VI	DRAWINGS				
	CUTS Assembly Drawing	VI-l			
	CUTS Schematic	VI-2			
APPENDICES					
	I Statement of Warranty				
	II 8080 Operating Codes				
	III Standard and Tantalum Dipped Capacitor Color Codes				
	IV Loading DIP Devices, Soldering Tips and Installing Augat Pins				
	V IC Pin Configurations				

TRATIONS	TABLES/ILLUS	COMPUTER USERS TAPE SYSTEM	CUTS,
PAGE		TITLE	TABLE
II-2,3		CUTS Parts List	2-1
IV-6		Strobe Decoder (U23) Truth Table .	5-1
PAGE		E TITLE	FIGURE
II - 4,5		Identification of components	2-1
II - 9		Heat sink and U7 installation	2-2
II - 18		CUTS-transport interconnect cabling	2-3
IV-3	corders)	CUTS-recorder interconnect (two rec	4-1
V-3		CUTS simplified block diagram	5-1

SECTION I

INTRODUCTION and

GENERAL INFORMATION

CUTS, COMPUTER USERS TAPE SYSTEM



1.1 INTRODUCTION

This manual supplies the information needed to assemble, test and use the CUTS, Computer Users Tape System. We suggest that you first scan the entire manual before starting assembly. Then, make sure you have all the parts and components listed in the "Parts List" (Table 2-1) in Section II. When assembling the module, follow the instructions in the order given.

Should you encounter any problem during assembly, call on us for help if necessary. If your completed module does not work properly, recheck your assembly step by step. Most problems stem from poor soldering, backward installed components, and/or installing the wrong component. Once you are satisfied that the module is correctly assembled, feel free to ask for our help.

1.2 GENERAL INFORMATION

1.2.1 CUTS Description

CUTS, The Computer Users Tape System is a high speed, simple to use audio cassette interface that operates at 300 and 1200 bps data rates under program control. The recording technique used is asynchronously Manchester coded at 1200 or 2400 Hz and is CUTS/Byte/Kansas City Standard compatible.

Two separate tape transport control outputs and two common audio inputs and outputs are provided to drive one or two recorders. In addition, CUTS has provision for selecting 1) a low level audio output signal for driving the microphone input to an audio recorder, 2) a high level audio output signal for driving the auxiliary input to an audio recorder, and 3) a 5-volt peak-to-peak square save output for driving a digital recorder. A fully automatic gain control operates in the read mode. Unlike other cassette interfaces, CUTS has absolutely no critical adjustments that must be preset or adjusted during operation.

NOTE

All Processor Technology software is available on CUTS cassettes at lower cost than equivalent paper tapes.

1.2.2 Receiving Inspection

When your kit arrives, examine shipping container for signs of possible damage to the contents during transit. Then inspect the contents for damage. (We suggest you save the shipping materials for use in returning the module to Processor Technology should it become necessary to do so.) If your CUTS kit is damaged, please write us at once describing the condition so that we can take appropriate action.

1.2.3 Warranty Information

In brief, parts that fail because of defects in materials or workmanship are replaced at no charge for 3 months for kits, and one year for assembled products, following the date of purchase. Also, products assembled by the buyer are warranted for a period of 3 months after the date of purchase; factory assembled units carry a one year warranty. Refer to Appendix I for the complete "Statement of Warranty".

1.2.4 Replacement Parts

Order replacement parts by component nomenclature (DM8131 IC or 1N2222 diode, for example) and/or a complete description (680 ohm, watt, 5% carbon resistor, for example).

1.2.5 Factory Service

In addition to in-warranty service, Processor Technology also provides factory repair service on out-of-warranty products. Before returning the unit to Processor Technology, first obtain our authorization to do so by writing us a letter describing the problem. After you receive our authorization to return the unit, proceed as follows:

- 1. Write a description of the problem.
- 2. Pack the unit with the description in a container suitable to the method of shipment.
- 3. Ship <u>prepaid</u> to Processor Technology Corporation, 6200 Hollis Street, Emeryville, CA 94608.

Your unit will be repaired as soon as possible after receipt and return shipped to you prepaid. (Factory service charges will not exceed \$20.00 without prior notification and your approval.)

SECTION II

ASSEMBLY

<u>and</u>

TEST

CUTS, COMPUTER USERS TAPE SYSTEM



SECTION II

2.1 PARTS AND COMPONENTS

CUTS, COMPUTER USERS TAPE SYSTEM

Check all parts and components against the "Parts List" (Table 2-1 on Page II-2). If you have difficulty in identifying any parts by sight, refer to Figure 2-1 on Page II-3.

2.2 ASSEMBLY TIPS

- 1. Scan Section II in its entirety before you start to assemble your CUTS kit.
- In assembling your CUTS, you will be following a stepby-step assembly procedure. FOLLOW THE INSTRUCTIONS IN THE ORDER GIVEN.
- 3. Assembly steps and component installations are preceded by a set of parentheses. Check off each installation and step as you complete them. This will minimize the chances of omitting a step or component.
- 4. When installing components, make use of the assembly aids that are incorporated on the CUTS PC board and the assembly drawing. (These aids are designed to assist you in correctly installing the components.)
 - The circuit reference (R3, C10 and U7, for example) for each component is silk screened on the PC board near the location of its installation.
 - Both the circuit reference and value or nomenclature (1.5K and 74LS08, for example) for each component are included on the assembly drawing near the location of its installation.
- 5. To simplify reading resistor values after installation, install resistors so that their color codes read from left-to-right and top-to-bottom as appropriate (board oriented as defined in Paragraph 2.5 on Page II- .)
- 6. Unless specified otherwise in the instructions, install components -- especially disc capacitors -- as close to the board as possible.
- 7. Should you encounter any problem during assembly, call on us for help if needed.

CUTS, COMPUTER USERS TAPE SYSTEM

SECTION II

Table 2-1. CUTS Parts List

INT	INTEGRATED CIRCUITS					
1	1458 or 5558 (U6)	l 6011 (U18)				
2	4013 (U3 & U4)	1 74LSO4 (U24)				
1	4019 (U9)	2 74LS08 (U25 & U26)				
1	4023 (U1)	1 74LS109 (U20)				
1	4024 (U10)	1 74LS132 (U21)				
1	4027 (U2)	2 74LS136 (U14 & U15)				
1	4030 (U19)	1 74LS155 (U23)				
1	4046 (Ull)	1 74LS163 (Ul2)				
1	4049 (U22)	1 74LS175 (Ul3)				
1	4520 (U8)	2 74367 (U16 & U17)				
REG	<u>ULATORS</u>	TRANSISTORS				
1	7805UC or LM340T-5.0 (U7)	3 2N2222 (Q1, Q3 & Q4)				
1	78L12 (U5)	1 2N2907 (Q5)				
		1 2N4360 (Q2)				
DIODES		RELAYS				
3	ln4148 (D1, D2 & D4)	2 DIP Reed, SIGMA 191TE1A1-55				
1	ln5242 (D3)	(K1 & K2)				

CUTS, COMPUTER USERS TAPE SYSTEM

SECTION II

Table 2-1. CUTS Parts List (Continued).

RESISTORS CAPACITORS					
KESI	SIORS	CAPAC	ITORS		
1	39 ohm, 2 watt, 5%	1	470 pfd, disc		
1	100 ohm, $\frac{1}{4}$ watt, 5%	4	.001 ufd, disc		
2	470 ohm, $\frac{1}{4}$ watt, 5%	1	.001 ufd, Mylar tubular		
3	1.5K ohm, $\frac{1}{4}$ watt, 5%	1	.01 ufd, Mylar tubular		
9	10 K ohm, $\frac{1}{4}$ watt, 5%	19	.l ufd, disc		
4	100 K ohm, $\frac{1}{4}$ watt, 5%	2	l ufd, tantalum dipped		
2	150 K ohm, ¼ watt, 5%	3	15 ufd, tantalum dipped		
2	l M ohm, $\frac{1}{4}$ watt, 5%				
1	2.2M ohm, $\frac{1}{4}$ watt, 5%				
1	50 K ohm Potentiometer				
2	2.2K ohm Resistor Network				
MTSC	ELLANEOUS	·			
11200					
1	CUTS PC Board	10	Molex Crimp Pins for Female Mating Connector		
1	Heat Sink	2	_		
11	14-pin DIP Socket	3	Augat Pin		
11	16-pin DIP Socket	1	Length #24 Bare Wire		
1	40-pin DIP Socket	1	Length Solder		
1	8-position DIP Switch	3	6-32 x ½ Screw		
2	Right Angle Molex Connector,	3	#6 Lockwasher		
	Male (Jl & J2)	3	6-32 Hex Nut		

2 Mating Connector for Above, l Manual

Female (Pl & P2)




Figure 2-1. Identification of components.




Figure 2-1. Identification of components.

2.3 ASSEMBLY PRECAUTIONS

2.3.1 Handling MOS Integrated Circuits

Many of the IC's used in the CUTS are MOS devices. They can be damaged by static electricity discharge. Always handle MOS IC's so that no discharge will flow through the IC. Also, avoid unnecessary handling and wear cotton--rather than synthetic--clothing when handling these IC's.

2.3.2 Soldering **IMPORTANT**

- 1. Use a fine tip, low-wattage iron, 25 watts maximum.
- 2. DO NOT use excessive amounts of solder. DO solder neatly and as quickly as possible.
- 3. Use <u>only</u> 60-40 rosin-core solder. NEVER use acid-core solder or externally applied fluxes.
- 4. To prevent solder bridges, position iron tip so that it does not touch adjacent pins and/or traces simultaneously.
- 5. DO NOT press tip of iron on pad or trace. To do so can cause the pad or trace to "lift" off the board and permanently damage it.
- 6. The CUTS circuit board has plated-through holes. Solder flow through to the component (front) side of the board can produce solder bridges. Check for such bridges after you install each component.
- 7. The CUTS circuit board has an integral solder mask (a lacquer coating) that shields selected areas on the board. This mask minimizes the chances of creating solder bridges during assembly. DO, however, check <u>all</u> solder joints for possible bridges.
- 8. Additional pointers on soldering are provided in Appendix III of this manual.

2.3.3 Installing and Removing CUTS Module

NEVER install the CUTS in, or remove it from the computer with the power on. To do so can damage the module.

2.3.4 Installing and Removing Integrated Circuits.

NEVER install or remove integrated circuits while power is applied to the CUTS. To do so can damage the IC.

2.3.5 Use of Clip Leads

NEVER attach clip leads to the top edge of the CUTS PC board. To do so can short the +8, +16 and -12 V dc buses to one another.

2.4 REQUIRED TOOLS, EQUIPMENT AND MATERIALS

The following tools, equipment and materials are recommended for assembling and testing the CUTS Module:

- 1. Needle nose pliers
- 2. Diagonal cutters
- 3. Scredriver
- 4. Sharp knife
- 5. Controlled heat fine tip soldering iron, 25 watts
- 6. 60-40 rosin-core solder (supplied)
- 7. #24 bare wire (supplied)
- 8. Volt-ohm meter

2.5 ORIENTATION

The heat sink area (large foil area) will be located in the upper right-hand corner of the board when the edge connector is at the bottom. In this position, the component (front) side of the board is facing up and the solder (back) side is facing down. In addition the IC legends (Ul through U4, U8 through U15, etc.) will read from left to right. Subsequent position references in the instructions related to the CUTS PC board assume this orientation.

2.6 ASSEMBLY-TEST

Refer to the assembly drawing in Section VI.

CAUTION

THE CUTS MODULE USES MANY MOS AND CMOS INTEGRATED CIRCUITS. THEY CAN BE DAM—AGED BY STATIC ELECTRICITY DISCHARGE. HANDLE THESE IC'S SO THAT NO DISCHARGE FLOWS THROUGH THE IC. AVOID UNNECESSARY HANDLING AND WEAR COTTON--RATHER THAN SYNTHETIC--CLOTHING WHEN YOU DO HANDLE THESE IC'S. (STATIC CHARGE PROBLEMS ARE MUCH WORSE IN LOW HUMIDITY CONDITIONS.)

2.6.1 Circuit Board Check

- (/ Visually check CUTS PC board for solder bridges (shorts) between traces, broken traces and similar defects.
- (') Check board to insure that the +8-volt line, +16-volt line, +5-volt bus, +12-volt bus and -12-volt bus are not shorted to one another or to ground. Using an ohmmeter, make the following measurements (refer to CUTS assembly drawing in Section VI.):
 - (√) +8-volt Line Test. Measure between edge connector pin 1 or 51 (left end of connector) and pin 50 or 100 (right end of connector). There should be no continuity.
 - (V) +16-volt Line Test. Measure between edge connector pin 2 or 52 and pin 50 or 100. There should be no continuity.
 - (/) <u>8/16 Volt Line Test</u>. Measure between edge connector pin 1 or 51 and pin 2 or 52. There should be no continuity.
 - (1) +5-volt Bus Test. Measure between the upper mounting pad for D2 (to the left of location K2) and pin 50 or 100 of the edge connector. There should be no continuity.
 - +12-volt Bus Test. Measure between upper mounting pad for C9 (in upper right corner below C8) and pin 50 or 100 of edge connector. There should be no continuity.
 - () -12-volt Bus Test. Measure between upper mounting pad for Cl8 (between Ul6 and Ul7) and pin 50 or 100 of edge connector. There should be no continuity.
 - (5) 5/12/(-12) Volt Bus Test. Measure between upper mounting pad for C2l (lower left corner) and upper pad for C9, between upper pad for C2l and upper mounting pad for C18, and between upper pad for C9 and upper pad for C18. You should measure no continuity in any of the three measurements.

If visual inspection reveals any defects, or you measure continuity in any of the preceding tests, return the board to Processor Technology for replacement.

If the board is not defective, go on to next paragraph.

2.6.2 Assembly-Test Procedure

Step 1. Install heat sink. Position the large, black heat sink (flat side to board) over the square foil area in the upper right corner. Orient the sink so that the two triangles of mounting holes in the board are under the two triangular cutouts in the sink. Using two 6-32 screws, lockwashers and nuts, attach heat sink to board. Insert the screws from back (solder) side of board. (See Figure 2-2.)

Step 2. Install U7 (7805UC or LM340T-5.0). Position U7 over left-hand cutout in heat sink and observe how the leads must be bent to fit the mounting holes. Note that the center lead (3) must be bent downwards at a point approximately 0.2 inches further from the body than the other two leads. Bend the leads so that no contact is made with the heat sink when U7 is flat against the sink and its mounting hole is aligned with the hole in the sink. Fasten U7 to sink using a 6-32 screw, lockwasher and nut. Insert screw from back (solder) side of board. Solder and trim leads. (Refer to Figure 2-2.)




Figure 2-2. Heat sink and U7 installation.

- (Step 3. Install male Molex right angle connectors in locations Jl and J2. Position connector with longer pins facing the top of the board, insert leads in mounting holes and solder.
- (V) <u>Step 4</u>. Install diodes D1, D2 and D4 (lN4148) in their respective locations. Position D1 and D2 with their dark band mark (cathode) at the top and position D4 with its band at the right. Solder and trim leads.
- Step 5. Install diode D3 (lN5242) in its location. Position D3 with its dark band mark (cathode) at the right.
- (4) Step 6. Install transistors Q1, Q3 and Q4 (2N2222) in their respective locations. Position Q1 with its emitter lead (closest to tab on can) at the top and its base lead at the left. Position both Q3 and Q4 with their emitter leads at the right and their base leads at the top. Insert leads and push straight down on transistor until it is 3/16" above the surface of the board. Solder and trim leads.
- () <u>Step 7</u>. Install transistor Q2 (2N4360) in its location. Position Q2 with its flat side at the bottom, insert leads and push straight down on transistor until it is 3/16" above the surface of the board. Solder and trim leads.
- (1) Step 8. Install transistor Q5 (2N2907) in its location. Position Q5 with its emitter lead (closest to tab on can) at the right and its base lead at the top. Insert leads and push straight down on transistor until it is 3/16" above the surface of the board. Solder and trim leads.
- (√ <u>Step 9</u>. Install all resistors in numerical order in the indicated locations. Bend leads to fit distance between mounting holes, insert leads, pull down snug to board, bend leads outward on solder (back) side of board, solder and trim.

i	LOCATION	VALUE (ohms)	COLOR CODE
	R1 R2 R3 R4 R5 R6	100 K 10 K 1.5K 10 K 1.5K 1.5K	brown-black-yellow brown-black-orange brown-green-red brown-black-orange brown-green-red
	R7 R8 R9 R10 R11	10 K 150 K 10 K 1 M 10 K	brown-black-orange brown-green-yellow brown-black-orange brown-black-green brown-black-orange

Continued on Page II-11.

Step 9 continued.

	LOCATION	VALUE (ohms)	COLOR CODE
	R12 R13 R14 R15 R16	10 150 10 470	2M K K K	red-red-green brown-balck-orange brown-green-yellow brown-black-orange yellow-violet brown
	R17 R18 R19	100 100 10	K K	<pre>brown-black-brown brown-black-yellow brown-black-orange</pre>
	R20 R21 R22	10 470 39,	K 2 watt	yellow-violet-brown orange-white-black
(3)	R23 R24 R25 VR1	100 100 1 50	K K M K	brown-black-yellow """ brown-black-green Potentiometer
(-)	AIXT	50	1/	LO CELLO TOME CET

(V) <u>Step 10</u>. Install resistor networks RX1 and RX2 (2.2K ohms) in their respective locations. Position RX1 so that the dot on its package is at the right end. Position RX2 with its dot at the left end.

CAUTION

THESE RESISTOR NETWORKS ARE DELICATE. HANDLE WITH CARE.

() <u>Step 11</u>. Install the five tantalum capacitors in the following locations. Take care to observe proper values and the correct orientation.

1	LOCATION	VALUE (ufd)	ORIENTATION
(4)	C7	15	"+" lead left
(IJ) _/	00	15	"+" lead top left
((()	/ C21 / C24	1	"+" lead top
(7	/ C24	15	"+" lead right
(1)	C29	1	"+" lead top

() <u>Step 12</u>. Install the following capacitors in the indicated locations. Take care to observe the proper value and type for each installation. Bend leads outward on solder (back) side of board, solder and trim.

Continued on Page II-12.

Step 12 continued.

NOTE

Disc capacitor leads are usually coated with wax during the manufacturing process. After inserting leads through mounting holes, remove capacitor and clear the holes of any wax. Re-insert and install.

	LOCATION	VALUE (1	ufd)	$\underline{\mathrm{T}}$	ZPE
	C1 C2 C3	.1 .1 .1		Disc "	
	C4 C5 C6	.01 .1		Mylar Disc "	tubular
(()	C9 C10	.1		11 11	
(1)	C11 C12	.001		11 11	,
	C13	.1		11 11	•
$\{3\}$	C14 C15	.001		11	
$\begin{pmatrix} \mathbf{q} \\ \mathbf{q} \end{pmatrix}$	C16 C17	• <u>1</u> •1		11	
(\cdot)	C18 C19	.1 .1		11	
(1)	C20 C22	.001 .001		11 11	
	C23 C25	.1		u Mwlar	tubular
	C26 C27	.1		Disc	Cubulai
	C28 C30	.1		11 11	
(7)	C31	470	pfd	11	

(Step 13. Install Augat pins in mounting holes A, B and C. (These three holes are located to the left of Ul6, just below the lower mounting hole for R17.)

NOTE

You will find it helpful to hold the board between two objects so that it stands on edge.

Continued on Page II-13.

Step 13 continued.

To install an Augat pin, insert it into the mounting hole from the component (front) side of board and solder the pin from the solder (back) side of the board so the solder "wicks up" to the front side. (This will hold the pin firmly in place.)

Then insert a component lead into the pin and reheat the solder. Using the component lead, adjust pin until it is perpendicular to board. Allow solder to cool while holding the pin as steady as possible.

NOTE

If the cooled solder is mottled or crystallized, a "cold joint" is indicated, and the solder should be reheated.

- (1) Step 14. Install DIP switch in location Sl. Position switch so Switch No. 1 is at the left. (With this orientation, the ON position of each switch is up.) Note that only the <u>first</u> seven switches are active.
- (<u>Step 15</u>. Install DIP reed relays in locations Kl and K2. Be sure to position each relay with its end notch at the top (pin 1 in upper left corner). These relays are soldered to the board. (Refer to "Loading DIP Devices" in Appendix IV.)
- (9) Step 16. Install U6 (1458 or 5558) in its location. Posi-U6 with its end notch at the top (pin 1 in upper left corner) and solder to board. (Refer to "Loading DIP Devices" in Appendix IV.)
- Step 17. Install U5 (78L12) in its location just above U6. Position U5 with its flat side at the bottom, insert leads and push straight down until it is 3/16" above the surface of the board. Solder and trim leads.
- () <u>Step 18</u>. Install DIP sockets. Install each socket in the indicated location with its <u>end notch oriented as shown on the circuit board and assembly drawing</u>. Take care not to create solder bridges between the pins and/or traces.

INSTALLATION TIP

Insert socket pins into mounting pads of appropriate location. On back (solder) side of board, bend pins at opposite corners of socket (e.g. pins 1 and 9 on a

Continued on Page II-14.

Step 18 continued.

16-pin socket) outward until they are at a 45° angle to the board surface. This secures the socket until it is soldered. Repeat this procedure with each socket until all are secured to the board. Solder the unbent pins on all sockets. Then straighten the bent pins to their original position and solder.

LOCATION	TYPE SOCKET
Ul	14 pin
U2	l6 pin
U3	14 pin
U4	l4 pin
U8	16 p i n
U 9	16 pin
UlO	14 pin
Ull	16 p i n
U12	16 pi n
U13	16 pin
U14	l4 pin
Ul5	14 pin
Ul6	16 pin
U17	16 pin
Ul8	40 pin
U19	14 pin
U20	16 pin
U21	14 pin
U22	16 pin
U23	16 pin
U24	l4 pin
U25	14 pin
U26	14 pin

Step 19. Using #24 bare wire, install jumpers according to your selection of the options described in Section III.

() <u>Step 20</u>. Set DIP switches (S1) to select port address as described in Section III.

NOTE

All Processor Technology software is written with a CUTS port of FA (hex). To set the DIP switches for port FA, place Switch No. 2 in OFF position and the remaining switches in the ON position.

CUTS, COMPUTER USERS TAPE SYSTEM

SECTION II

Step 21. Check operation of the regulators. This check is made to prevent potential damage to the IC's from incorrect voltages.

Jusing an ohmmeter, make the following measurements:

SUPPLY	MEASUREMENT POINTS
+ 5 V dc	Ground to right-hand lead of U7 Ground to left-hand lead of U7
+12 V dc	Ground to positive (+) lead of C8 Ground to Pin 8 of U6 socket
-12 V dc	Across C21

You should measure some resistance in all three measurements. Zero resistance indicates a short. If required, find and correct the problem before proceeding.

(') Install CUTS in computer. (The use of a Processor Technology EXB Extender Board is recommended.)

CAUTION

NEVER INSTALL OR REMOVE CIRCUIT BOARD WITH POWER ON.

Turn power on and make the following voltage measure-

	MEASURE	MENT	POINTS	VOLTAGE (±5%	<u>5)</u>
Ground	to Pin	l of	Ul8 Socket	+ 5 V dc	
Ground	to Pin	8 of	U6 Socket	+12 V dc	
Ground	to Pin	2 of	Ul8 Socket	-12 V dc	

If any voltage is incorrect, determine and correct the cause before proceeding.

If voltages are correct, turn power off, remove CUTS from computer and go on to Step 22.

Step 22. Install the following IC's in the indicated locations. Pay careful attention to the proper orientation.

Continued on Page II-16.

Step 22 Continued.

NOTE

Pin l is positioned at the upper left corner of each IC location, and is indicated by a dot on the PC board and assembly drawing.

IC	NO.	$\underline{ ext{TYPE}}$
1/		
	Ul*	4023*
(/	U2*	4027*
	Ծ3*	4013*
	U4*	4013*
(9)	U8*	4520*
(/ / / /	Ծ9*	4019*
(\(\supersection \)	U10*	4024*
	Ull*	4046*
	U12	74LS163
(Vy)	U13	74LS175
	U14	74LS136
	U15	74LS136
(9)	Ul6	74LS367
$(J)_{j}$	บ17	74LS367
(y)	U18*	6011*
	U19*	4030*
(0)	U20	74LS109
(\mathcal{S})	U21	74LS132
(A)	U22*	4049*
(V)	U23	74LS155
()	U24	74LS04
(0)	U25	74LS08
	U26	74LS08

*MOS device. Refer to CAUTION on Page II-7.

() Step 23. Adjust VRl.

NOTE

If you do not have a voltmeter, set arrow on VRl to the "10 o'clock" position (as viewed from front side of board when VRl is at the top) and go on to Step 24. (In nearly all cases CUTS operates with VRl at 10 o'clock.)

Continued on Page II-17

Step 23 continued.

- (') If you selected either the <u>digital</u> or <u>microphone</u> audio output options in Step 19, remove the jumper and install a jumper between Augat pins A and B.
- (Y) If you selected the <u>auxiliary</u> option in Step 19, leave the jumper between Augat pins A and B installed.
- (A) Connect pin 2 of Jl (IN) to pin 4 of Jl (OUT).
- () Install CUTS in computer and turn power on.
- () Set VRl <u>fully</u> clockwise (CW).
- () Measure the DC voltage at pin 2 of U2 and write the measured voltage down. (Call this Voltage A.)
- () Set VRl <u>fully</u> counterclockwise (CCW).
- () Measure the DC voltage at pin a of WZ and write the measured voltage down. (Call this Voltage B.)
- () Add Voltages A and B and divide the sum by 2. (Call the result Voltage C.) An example follows:

Voltage A (VRl fully CW): 3.45 V dc

Voltage B (VRl fully CCW): 1.80 V dc

A + B = 5.25 V dc

Voltage C = 5.25 V dc/2 = 2.63 V dc

- () Adjust VR 1 so that the voltage at pin 3 of U2 equals Voltage C. (In the preceding example this would be 2.63 V dc.)
- () Step 24. Disconnect pin 2 of Jl from pin 4 of Jl.
- () <u>Step 25</u>. If required by your option selection, remove the A-to-B jumper and re-install the A-to-D or A-to-C jumper as appropriate. Otherwise, leave the A-to-B jumper in and go on to Step 26.
- () <u>Step 26</u>. Using the two female mating connectors supplied for Jl and J2, fabricate one or two, as required by your needs, CUTS-to-Recorder interconnect cables as shown in Figure 2-3 on Page II-18.




Figure 2-3. CUTS-transport interconnect cabling.

SECTION III

OPTION SELECTION

CUTS, COMPUTER USERS TAPE SYSTEM



SECTION III

3.1 OPTION SELECTION

Jumper options that control two operating parameters, data rate and audio output, are provided on the CUTS Module. The port address for the module is selectable with seven switches. Use the following selection instructions along with the assembly drawing in Section VI.

3.2 PORT ADDRESS SELECTION (DIP Switch, S1)

One of 130 possible port addresses, from \emptyset through FA (hex), 254 (decimal), for the CUTS is selectable with the first seven DIP switch positions in location S1.

All Processor Technology software is written for a CUTS port assignment of FA (hex). To configure your CUTS for this port, set Switch No. 2 (Sl-2) to OFF and Switch No's. 1 (Sl-1) and 3 through 7 (Sl-3 through Sl-7) to ON.

To select another port, set Sl-l through Sl-7 as required for the desired address. With these switches the address increases from \emptyset (all seven switches open) in a binary fashion to 254, decimal, (all seven switches closed). When setting these switches, keep in mind that 1) Sl-7 and Sl-l are the most and least significant bits respectively and 2) a <u>closed</u> switch is equivalent to a <u>binary</u> 1.

3.3 AUDIO OUTPUT SELECTION

The A, B, C, D jumper arrangement (to the left of Ul6) determines the audio output signal supplied to Jl and J2. Three choices are available: 1) a 5 V peak-to-peak signal for driving digital recorders, 2) a 250 mV signal for driving the auxiliary input to an audio cassette recorder, and 3) a 50 mV signal for driving the microphone input to an audio cassette recorder.

NOTE

For audio cassette recorders, the auxiliary input is preferred and recommended over the microphone input.

To select the digital recorder output, install a jumper (#24 bare wire is recommended) between Augat pin A and the mounting pad labeled D.

To select the auxiliary output to drive the auxiliary input (the recommended input) to an audio cassette recorder, install a jumper (#24 bare wire is recommended) between Augat pins A and B.

CUTS, COMPUTER USERS TAPE SYSTEM

SECTION III

To select the microphone output to drive the microphone input to an audio cassette recorder, install a jumper (#24 bare wire is recommended) between Augat pins A and C.

3.4 DATA RATE SELECTION

Your CUTS is presently wired for both 1200 and 300 Baud operation, with the selection being program controlled. CUTS is designed, however, for operating at data rates up to 9600 Baud. The pad labeled AA, K, L, Q, R, S, T, U, V, W, X, Y and Z are provided for increasing the data rate. How the board is configured for higher rates will be the subject of a future addendum to this manual.

At this point in time Processor Technology does not recommend operation higher than 1200 Baud.

SECTION IV

OPERATING PROCEDURES

CUTS, COMPUTER USERS TAPE SYSTEM



4.1 TAPE RECORDER

Any standard cassette tape recorder can be used with CUTS providing it has the following features:

- ALC (automatic level control) in record mode
- "Remote" on-off control input jack
- "Monitor" or "earphone" output jack

Though not required, the following recorder features will be useful:

- Tone control
- o Tape counter
- o "Cue", "Pause" or "Instant Stop" control

NOTE

Processor Technology currently uses the Panasonic Model RQ-413S with consistently good results.

4.2 CUTS-RECORDER INTERCONNECT (Single Recorder)

Using the interconnect cabling you fabricated in Step 26 of the "Assembly-Test Procedure" (Section II), make the following connections: (Refer to Figure 4-1 on Page IV-3. You may use either output connector Jl or J2 on the CUTS.)

- Plug transport cable (Pins 1 and 5 of J1 or J2) to remote jack on recorder.
- 2. Connect "audio out" cable (Pin 4 of Jl or J2) to microphone or auxiliary jack on recorder, with the choice depending on the audio output selection you made. (Refer to Paragraph 3.3 in Section III.) The <u>auxiliary</u> input is preferred and recommended over the microphone input.
- 3. Connect "audio in" cable (Pin 2 of Jl or J2) to monitor or earphone jack on recorder.

4.3 CUTS-RECORDER INTERCONNECT (Two Recorders)

Two recorders, under program control, can be driven by CUTS. In this case you will need two sets of the interconnect cabling described in Step 26 of the "Assembly-Test Procedure" (Section II).

Using these interconnect cables, connect the CUTS and recorders as shown in Figure 4-1.

When using two recorders you may read or write to both under program control as well as read one tape while writing on the other.

If you intend to read one tape while writing on the other, however, you may have to disconnect the "monitor" plug from the write unit, with the need for disconnect being determined by the recorder design. The monitor disconnect must be made if the recorder provides a "monitor" output in the record mode. (Panasonic RQ-413S and RQ-309DS do, for example.)

NOTE 1

Recorders on which the "monitor" jack is labeled MONITOR <u>usually</u> provide a monitor output in the record mode. If the jack is labeled EAR or EARPHONE, the recorder <u>usually</u> does not provide a monitor output in the record mode.

NOTE 2

To determine if your recorder provides a monitor output in the record mode, install a blank tape, plug earphone into "monitor" jack and microphone into microphone jack, set recorder controls to record, and speak into microphone while listening with the earphone. If you hear yourself through the earphone, your recorder does provide a monitor output in the record mode.

4.4 RECORDER ADJUSTMENTS

4.4.1 Volume Control

Since CUTS incorporates AGC (automatic gain control) circuitry in the read mode and the recorder has ALC in the record mode, the Volume Control setting should not be critical for either read or write operations. Simply set the control at midrange and forget it.

4.4.2 Tone Control

If your recorder has a Tone Control, set it at the top (high end) of its range. Tone controls usually have little effect, but it is safer to obtain a fairly high frequency response by setting the control as just described.




Figure 4-1. CUTS-recorder interconnect (two recorders).

SECTION IV

4.5 WRITE OPERATIONS

Other than placing the recorder in the record mode, loading the tape and making sure that the head is on tape (not leader), no manual operations are needed to write on tape.

4.6 READ OPERATIONS

When reading tapes, you must start the tape at least two seconds ahead of the data block you want to read. (CUTS tapes have a standardized header before each data block.) This two second delay is needed to allow the recorder playback electronics and the CUTS circuitry to stabilize after power is turned on.

Use the following procedure for loading tapes:

- Disconnect monitor and remote plugs from recorder. (On most recorders this must be done in order to listen to the tape.)
- 2. Load prerecorded cassette and play tape until you hear data. (Data sounds like noise in CUTS format.)

NOTE

Absence of data is indicated by a pure 1200 Hz or 2400 Hz tone if recorded at 1200 bps or 300 bps respectively in the Byte/Kansas City Standard format.

- 3. Rewind tape far enough so it will take two seconds to reach the data block you want to read after the recorder is placed in the playback mode. STOP RECORDER AT THIS POINT.
- 4. Set Volume Control as specified in Paragraph 4.4.1 if necessary.
- 5. Reconnect monitor and remote plugs to recorder.
- 6. Place "play" control on recorder in play position.
- 7. Type in appropriate command on your keyboard. After you strike the RETURN key (in most programs), the recorder will automatically start and data will be read into memory at the locations specified by the CUTS data header or, in the case of BASIC-5 or Processor Technology 8K BASIC, into the proper File or READ statement.

SECTION V

THEORY OF OPERATION

CUTS, COMPUTER USERS TAPE SYSTEM



5.1 INTRODUCTION

The CUTS module functions to transfer data bidirectionally between a computer and one or two audio cassette recorders. To perform its function, the module contains circuitry related to:

- 1. port address recognition,
- 2. computer-CUTS buffering,
- 3. computer input/output command decoding,
- 4. timing,
- 5. status reporting,
- 6. recorder on/off control,
- 7. parallel-to-serial and digital-to-audio conversions in the write mode,
- 8. audio-to-digital and serial-to-parallel conversions in
- 9. and conversion of read data to NRZ (non-return to zero) format.

5.2 BLOCK DIAGRAM ANALYSIS

A <u>simplified</u> block diagram of the CUTS module is provided in Figure 5-1.

An address selector defines the port address for the CUTS module. It works with the address decoder to determine if the address on Al-7 matches the port address for the module. If it does, the decoder produces the indicated CARD SELECT output to enable the status in/out and strobe decoders.

Once an input or output request from the processor is recognized, the status in/out decoder enables a PRDY line driver in the wait state generator. This generator inserts one wait state into every input or output request from the processor.

The strobe decoder decodes the indicated inputs from the processor to produce the STATUS WRITE, READ STATUS, DATA READ and DATA WRITE strobe signals.

On an input cycle when A \emptyset is low, A \emptyset enables status outputs from the UART, and the strobe decoder outputs a READ STATUS signal. READ STATUS produces a delayed DRIVER ENABLE which gates the UART status to the DI bus. Should A \emptyset be high, however, the strobe decoder outputs a DATA READ to indicate to the UART that its data has

been accepted. It also resets the driver enable generator to immediately enable the DI bus drivers.

If the cycle is an output cycle and $A\emptyset$ is high, the strobe decoder outputs a DATA WRITE which transfers D0 bus data into the UART and initiates serial transmission by the UART. Should $A\emptyset$ be low, the strobe decoder outputs a STATUS WRITE. STATUS WRITE strobes the data on DO4-7 into the status latch.

The four status bits in this latch are concerned with recorder motor control and data rate. One output turns one recorder motor on and off, another turns a second recorder motor on and off, a third selects a low data rate, and the fourth selects a high data rate.

Timing for the CUTS module is supplied by the clock circuits and read clock. Clock circuitry manipulates $\emptyset 2$ to supply WRITE CLOCK as well as various other timing signals required to obtain two data rates. Read clock uses NRZ data transitions and one of two clock signals to generate READ CLOCK for use in the read mode.

When CUTS is in the write mode, parallel data on $DO\emptyset-7$ is serialized in the UART and applied to a synchronizer in the NRZ format. The synchronizer in turn establishes the time at which the bit cell from the UART starts. The digital-to-audio converter converts the data bit levels into corresponding audio signals. These signals are then fed through a driver to the audio output jacks.

In the read mode, inputs from the recorders are mixed and amplified, with an AGC circuit operating on the second stage. Following amplification the audio signals are converted into digital signals, the transitions of which are detected and converted into the NRZ format. NRZ data is applied to the UART which performs the required serial-to-parallel conversion and supplies the parallel data to the DI bus drivers.

5.3 THEORY OF OPERATION

Refer to CUTS schematic in Section VI.

5.3.1 Timing

All timing for the CUTS module is derived from, or related to, the 2 MHz \emptyset 2 clock from the computer. As can be seen on the schematic, \emptyset 2 is received on pin 24 of the S-100 bus by a hysteresis receiver, U21. The inverted \emptyset 2 directly clocks both sections of U20 as well as U12. One half of U20 (clock pin 12) serves as the wait state generator; the other half generates the \overline{DRIVER} ENABLE signal.

Ul2, preset to count 3, divides \emptyset 2 by 13 to produce a 153.85 KHz signal on pin 11. The output of Ul2 is in turn counted down in

CUTS,

COMPUTER USERS

TAPE

METSYS

SECTION V




Figure 5-1. CUTS, simplified block diagram.

U10, a seven-stage binary counter, to provide 38.4 KHz on Q2, 19.2 KHz on Q3, 4800 Hz on Q5, 2400 Hz on Q6 and 1200 Hz on Q7. The clocks on Q6 and Q7 are used in the write data synchronizer (U3) and and the digital-to-audio converter (U2).

The remaining outputs from U10 are fed to two sections of U9, a quad multiplexer or select gate. All four sections of U9 are used to select clocks for low speed or high speed operation according to the select inputs, pins 9 (a) and 14 (B). The states of these two select inputs must be complementary to each other in order to select the high or low speed clocks. Specifically, A must be high and B low to select high speed clocks; the converse condition selects low speed clocks. The select inputs are supplied by the complementary outputs of one section in U13, the status latch.

The output of the second section of U9 is WRITE CLOCK, 4800 Hz on low speed and 19.2 KHz on high speed. The third section outputs a 19.2 KHz (high speed) or 38.4 KHz (low speed) timing signal to U8 in the NRZ data conversion circuit.

READ CLOCK is produced by Ull (a phase locked loop), U8 (a binary counter) and the remaining two sections in U9. The signal input (pin 14) to Ull is supplied from pin 1 of U3 in the NRZ data conversion circuit. It is a constant frequency, regardless of whether one or two transitions are detected in the read data during the count out time (12 counts) of the counter (U8) in the NRZ conversion circuit. A phase comparator in Ull compares the signal input to the output of a voltage controlled oscillator (VCO) in Ull (pin 4). By feeding the VCO output through a counter (the other half of U8) before feeding the counter output back to the compare input (pin 3) of Ull, the circuit acts as a frequency multiplier. The output of this circuit remains locked, therefore, to a multiple of the signal input on pin 14 of Ull.

The output of Ull is nominally 19.2 KHz. Remember that the actual output is determined by the signal input which in turn is a function of tape speed. In other words, the phase lock loop circuit tracks input frequency variations. And it will track such variations within its locking range which is determined by the setting of VRl (connected to pin 12 of Ull).

On high speed, the divide by four output of U8 (pin 12) is selected as RECEIVE CLOCK. The VCO output of Ull is selected for the low speed RECEIVE CLOCK.

5.3.2 Control

Basically the wait state generator ($\frac{1}{2}$ of U20), address selector and decoder (S1, U14 and U15), strobe decoder (U23), driver enable generator ($\frac{1}{2}$ of U20), the status latch (U13), the status in/out decoder (U14 and 24), motor control (K1 and 2), and power on clear (U21) comprise the CUTS control circuitry.

The address selector and decoder consists of seven open collector exclusive-OR gates, the inputs of which are connected to Al-7, RXl and Sl. RXl and Sl function as the selector which is configured to reflect the complement of the module address. That is, a response to a high on an address line is generated by the applicable gate by grounding the other input by closing the appropriate DIP switch position. When the decoder senses an address match, all the gates respond true and RX2-4 pulls the outputs up to a high level CARD SELECT signal.

CARD SELECT enables the output gate (U21) in the status in/out decoder. This gate is satisfied if, and only if, SOUT or SINP is active to indicate either an input or output operation is under way. The output (pin 6) of U21 enables the PRDY line driver.

The input to this driver is provided on pin 10 of U20, the wait state generator which is clocked by $\emptyset 2$ and reset by PSYNC. Thus, pin 10 of U20 goes high on the falling edge of $\emptyset 2$ after PSYNC. This is the time during which the processor tests for wait requests. The purpose of this half of U20, therefore, is to insert one wait state into every input or output request by the processor. This is required to lengthen the data strobes to durations required by the UART.

U23, the strobe decoder, decodes SINP, PDBIN, SOUT, PWR and AØ to produce STATUS WRITE, READ STATUS, DATA READ STROBE, and DATA WRITE STROBE. The truth table for U23 is provided in Table 5-1 on Page V-6. All outputs from U23 are low active.

READ STATUS is applied to the J and \overline{K} inputs to the other half of U20 which is clocked by $\emptyset 2$. Thus, an active READ STATUS signal produces a \overline{DRIVER} ENABLE which is delayed from the strobe by one-half a $\emptyset 2$ cycle. This signal enables the tri-state buffers (U16 and 17) to place data on the DI bus. Note that a \overline{DATA} READ STROBE resets U20 to immediately enable the DI bus buffers.

The status latch, Ul3, latches data present on DO4-7. (Note that the data on DO4 is not used.) Data is loaded into Ul3 when the strobe decoder outputs a STATUS WRITE STROBE. Four output bits from this latch select data rate and control the tape recorders. A low on pin 14 energizes K2 to turn recorder #1 on; a high on this pin de-energizes K2 to turn recorder #1 off. The output on pin 11 of Ul3 does the same thing for K1 which controls recorder #2. (D1 and D2, which shunt K2 and K1 respectively, prevent damage to the logic circuitry due to inductive kickback.) The remaining two outputs from Ul3, the complementary outputs associated with DO5, select either low or high speed operation by selecting the appropriate clocks out of U9. Low speed is selected when pins 3 and 2 of Ul3 are high and low respectively. When the converse relationship exists, high speed is selected.

		INP	JTS			ACTIVE
AØ*	CARD SELECT	PDBIN*	SINP*	PWR*	SOUT*	OUTPUT (Low)
L	Н	Н	Н	_	_	READ STATUS
H	Н	Н	Н	-	_	DATA READ STROBE
L	Н	_	_	L	Н	STATUS WRITE STROBE
Н	Н	_	-	L	H	DATA WRITE STROBE

Table 5-1. Strobe Decoder (U23) Truth Table.

The remaining control circuit, POC (power on clear), initializes the CUTS whenever power is applied. When power is applied, POC on S-100 bus pin 99 goes low. POC is inverted in one section of U21 to clear the logic in the UART (U18). In addition, the inverted POC is again inverted in one section of U24 to clear the status register, U13. This clear sets both motor control outputs as well as the high speed select bit high.

5.3.3 Write Mode

When the CUTS is in the write mode, data is input to the UART (U18) under control of the \overline{DATA} WRITE STROBE signal from U23. Upon completion of this strobe, the transmit sequence is initiated within the UART, with the transmission rate being governed by WRITE CLOCK.

The transmission sequence begins with a start bit, a low (data zero) on the UART's TO output. It is followed by eight data bits and two stop bits, with the number of bits being fixed by the connections to pins 34 through 39 of U18. This data stream is called NRZ data (non-return to zero) because the data never returns to zero until the next bit cell.

NRZ data from U18 is applied to the D input of U3, a D-type flip-flop which is clocked at 1200 Hz. Consequently, the output on pin 13 of U3 follows the input data on pin 9 after the rising edge of the 1200 Hz clock. This output is connected to the reset (pin 12) of U2, so when the data out of the UART is high, the first section in U2 is forced to a reset condition. In this condition the J and K inputs to the second stage of U2 are held high which allows the flip-flop to change state on the rising edge of the clock.

^{*}Inputs to CUTS module.

The clock for U2 is 2400 Hz in the high speed mode or 4800 Hz in the low speed mode. This clock is derived from the 2400 Hz output of U10 in conjunction with the low speed select signal NAND gate U1 and exclusive-OR gate U19.

In the high speed mode, pins 4 and 5 of Ul are held low, thus holding pin 6 of Ul high. As a result the 2400 Hz signal is inverted in Ul19 to become the clock for U2.

Pins 4 and 5 of Ul are held high, however, in the low speed mode to enable Ul. In this case R19 and C20 provide a delay in the Ul gate. When the 2400 Hz signal on pin 9 of Ul9 changes state, so does pin 10 of Ul9. Also, C20 charges through R19 for several hundred nanoseconds, at which point pin 6 of Ul is brought to the opposite polarity. The output from Ul9 then goes high. A series of positive pulses, with a pulse width approximately equal to the R19, C20 time constant and occuring at every transition of the 2400 Hz signal, appears on pin 10 of Ul9. This circuit thus operates as a frequency doubler in the low speed mode to provide a 4800 Hz clock for U2.

The 2400 Hz signal from which the U2 clocks are derived also produces the 1200 Hz clock signal for U3 by toggling the flip-flop in U10. As a result the 1200 Hz signal changes state following a propagation delay after the 2400 Hz signal falls.

As previously stated, the second stage of U2 is allowed to change state on the positive going transitions of the U2 clock as long as the data out of the synchronizer is a "l". The end result is an output on pin 2 of U2 that is one-half the clock frequency (1200 Hz and 2400 Hz in the high and low speed modes respectively).

Assume the data stream out of the UART goes low ("0"). On the next rising edge of the 1200 Hz signal, U3 will reset with Q low and \overline{Q} high. A low reset on pin 12 of U2 enables the first U2 stage to toggle on the next rising edge of the U2 clock which occurs 1/2400 second after the synchronizer output falls. Remember that the U2 clock moves from a low to a high shortly before the 1200 Hz signal did. The reset on pin 12 of U2 is thus removed slightly after the U2 clock occurred. With the J and K inputs to the first U2 stage high, its output will change state on each succeeding low to high transition of U2 clock. The second U2 stage in turn can only toggle on the positive going transition of U2 clock when its J and K inputs are high. Since the inputs are high at one-half the clock rate, by virtue of the first U2 stage, the second U2 stage toggles at one-fourth the clock rate.

The two sections of U2, therefore, operate as a frequency divider, dividing the clock by two when the write data is a "l" and by four when the data is a "0". Thus, in the low speed mode, four cycles of the 1200 Hz represent a "0" and eight cycles of 2400 Hz represent a "l". In the high speed mode, one cycle of

CUTS, COMPUTER USERS TAPE SYSTEM

1200 Hz represents a "1" and one-half cycle of 600 Hz represents a "0".

The output on pin 2 of U2 is applied to one section in U22 which provides sufficient current drive for the R15,16 and 17 divider network. This divider and a jumper arrangement allow selecting one of three outputs to be fed to the audio output jack *J1-4 and The A-to-D jumper selects a 4-volt peak-to-peak square wave output for a digital recorder; the A-to-B jumper selects a 270 mv signal for the auxiliary input to an audio recorder; the A-to-C jumper selects a 50 mv signal for the microphone input to an audio recorder.

5.3.4 Read Mode

When CUTS is in the read mode, data from the recorders enters on J1-2 and J2-2. These two inputs are mixed through a resistive mixer (R3,4 and 6) and fed to Q1, an emitter follower, the output of which is applied to the negative input (pin 2) of operational amplifier U6.

The first section of U6 is a high gain amplifier, with its gain being determined by R9 and R10. The output from this amplifier is coupled to the input (pin 6) of the following U6 stage and the base of a Darlington pair (Q3 and 4) which provides high current gain.

Current into the base of Q3 causes C29 to discharge. charges through R25 to 5 V dc.) The voltage on C29 in turn controls. the gate of FET (field effect transistor) Q2. Q2 functions as a variable resistor which can be changed by its gate voltage. Since Q2 is connected between ground and the input network to the first U6 stage, it serves as a variable shunt. A low gate voltage on Q2 decreases the shunt resistance and the input to U6. In a like manner, a high voltage on C29 results in an increased input to U6. Q2, 3 and 4 with their associated circuitry, therefore, serve as an AGC circuit which limits the input to the second U6 stage to approximately a 2 volt peak signal.

The second stage of U6 performs the needed audio to digital conversion. Feedback resistor R12, in conjunction with R13, establishes the level on the positive input (pin 5) of U6. This level, be it positive or negative, is the threshold which the negative input (pin 6) must exceed in order for the output of U6 to switch levels, positive to negative and the converse. Since the feedback loop is regenerative, U6 switches at its maximum rate, and U6 switches on each transition of the audio signal input. It is in this manner that U6 performs the audio to digital conversion.

The digital output of U6 is inverted in one section of U22 and applied to pin 2 of Ul9, an exclusive-OR gate which is connected as a buffer without inversion. If the output of U22 is low, the

output on pin 3 of U19 is also low and the output on pin 11 of U19 is high. The voltage across C22 under this condition is minimal. When the output of U22 goes high, C22 starts to charge through R20 until pin 2 of U19 crosses the threshold of that gate. At this point pin 3 of U19 goes high, and since the two inputs to the second exclusive-OR gate are both high, pin 11 of U19 goes low. C22 now discharges because pins 2 and 3 of U19 are at the same level so that the circuit can repeat the operation on the next high to low transition at pin 4 of U22. R20, C22 and U19 consequently serve as a transition detector that produces a pulse less than one microsecond long for each transition of the output on pin 4 of U22, regardless of the polarity of the transition.

Transition pulses from U19 clock $\frac{1}{2}$ of U3 and $\frac{1}{2}$ of U4, both of which are D-type flip-flops. A transition pulse clocks U3 to set Q high and \overline{Q} low to enable a binary counter, U8. The Q output of U3 is applied to pin 5 of U4 and the circuit remains in this state until one of two things occurs: 1) a second transition pulse arrives before U8 reaches count 12 or 2) U8 reaches count 12.

If a second transition pulse arrives before count 12, the first U4 stage is set and presents a "1" to pin 9 of U4. This is clocked by the reset of U3 as a low to pin 12 of U4.

If a transition pulse does not arrive before count 12, the first U4 stage presents a "0" to pin 9 of U4. On count 12, the C and D outputs of U8 go high to reset U3 through U1. As a result the U4 second stage clock goes high, as does pin 12 of U4. The output on pin 12 of U4, in the NRZ format, is inverted by U22 and applied to the receive input of the UART.

The Q output of U3, which occurs at the actual bit rate of the incoming data, is also used by the receive clock circuitry to reconstruct the receive clock from the data signal.

Received data undergoes serial-to-parallel conversion in the UART and placed on the ROl-8 data outputs of the UART WHEN ROD (pin 4 of the UART) is low. The received data is then gated through Ul6 and 17 to the DI bus.


Four status outputs from the UART can also be enabled when SFD (pin 16) is low. These four bits are FE (framing error), OE (overrun error), DR (data ready) and TBRE (transmitter buffer register empty). They are also gated through U16 and 17 to DI3,4,6 and 7 respectively by a delayed $\overline{\text{READ STATUS}}$ signal.


SECTION VI

DRAWINGS


CUTS, COMPUTER USERS TAPE SYSTEM








CUTS TIMING, WRITE MODE (1200 Baud Operation)



NOTE: 1200 Baud NRZ data (13) is not necessarily synchronized with 1200 Hz clock. Signal at 15 and its complement on pin 12 of U3 are.

CUTS TIMING, READ MODE (1200 Baud Operation)



<u>APPENDICES</u>

- I Statement of Warranty
- II 8080 Operating Codes
- III Standard Color Code
 - IV Loading DIP Devices, Soldering Tips and Installing Augat Pins
 - V IC Pin Configurations



Warranty

PROCESSOR TECHNOLOGY CORPORATION, in recognition of its responsibility to provide quality components and adequate instruction for their proper assembly, warrants its products as follows:

All components sold by **Processor Technology Corporation** are purchased through normal factory distribution and any part which fails because of defects in workmanship or material will be replaced at no charge for a period of 3 months for kits, and one year for assembled modules, following the date of purchase. The defective part must be returned postpaid to **Processor Technology Corporation** within the warranty period.

Any malfunctioning module, purchased as a kit directly from **Processor Technology** and returned to the factory within the three-month warranty period, which in the judgement of **PTC** has been assembled with care and not subjected to electrical or mechanical abuse, will be restored to proper operating condition and returned, regardless of cause of malfunction, without charge. Kits purchased from authorized **PTC** dealers should be returned to the selling dealer for the same warranty service.

Any modules purchased as a kit and returned to **PTC**, which in the judgement of **PTC** are not covered by the above conditions, will be repaired and returned at a cost commensurate with the work required. In any case, this charge will not exceed \$20.00 without prior notification and approval of the owner.

Any modules, purchased as assembled units are guaranteed to meet specifications in effect at the time of manufacture for a period of at least one year following purchase. These modules are additionally guaranteed against defects in materials or workmanship for the same one year period. All warranted factory assembled units returned to **PTCO** postpaid will be repaired and returned without charge.

This warranty is made in lieu of all other warranties expressed or implied and is limited in any case to the repair or replacement of the module involved.

00	NOP		28			50	MOV	D.B	78	MOV	A.B	A0	ANA	В	C8	RZ		F0	RP			IFX.ΔS	CII TABLE	
01	LXI	B,D16	29	DAD	Н	51	MOV	D,C	79	MOV	A.C	A1	ANA	Č	C9	RET		F1	POP	PSW	•		OII TABLE	
02	STAX	В	2A	LHLD	Adr	52	MOV	D,D	7A	MOV		A2	ANA	D	CA	JZ		F2	JP	Adr	Printi	na	Chai	racters
03	INX	В	2B	DCX	Н	53	MOV	D,E	7B	MOV	A,E	АЗ	ANA	E	СВ			F3	DI	7101	30	0	40	@
04	INR	В	2C	INR	L	54	MOV	D,H	7C	MOV	A.H	A4	ANA	Н	CC	CZ	Adr	F4	CP.	Adr	31	1	20	space
05	DCR	В	2D	DCR	L	55	MOV	D,L	7D	MOV	A,L	A5	ANA	L	CD	CALL	Adr	F5	_	PSW	32	2	21	I
06	MVI	B.D8	2E	MVI	L,D8	56	MOV	D,M	7E	MOV	A,M	A6	ANA	M	CE	ACI	D8	F6	ORI	D8	33	3	22	,
07	RLC		2F	CMA		57	MOV	D,A	7F	MOV	A,A	A7	ANA	Α	CF	RST	1	F7	RST	6	34	4	23	#
80			30			58	MOV	E,B	80	ADD	В	A8	XRA	В	D0	RNC		F8	RM		35	5	24	\$
09	DAD	В	31	LXI	SP,D16	59	MOV	E,C	81	ADD	С	A9	XRA	С	D1	POP	D	F9	SPHL		36	6	25	%
0Α	LDAX	В	32	STA	Adr	5A	MOV	E,D	82	ADD	D	AA	XRA	D	D2	JNC	Adr	FA	JM	Adr	37	7	26	&
св	DCX	В	33	INX	SP	5B	MOV	E,E	83	ADD	Ε	AB	XRA	E	D3	OUT	D8	FB	ΕI		38	8	27	,
0C	INR	С	34	INR	M	5C	MOV	E,H	84	ADD	Н	AC	XRA	Н	D4	CNC	Adr	FC	СМ	Adr	39	9	28	(
0D	DCR	С	35	DCR	M	5D	MOV	E,L	85	ADD	L	AD	XRA	L	D5	PUSH	D	FD					29	j
0E	MVI	C.D8	36	MVI	M,D8	5E	MOV	E,M	86	ADD	M	ΑE	XRA	M	D6	SUI	D8	FE	CPI	D8	41	Α	2A	•
0F	RRC		37	STC		517	MOV	E.A	87	ADD	Α	AF	XRA	Α	D7	RST	2	FF	RST	7	42	В	2B	+
10			38			60	MOV	H,B	88	ADC	В	B0	ORA	В	D8	RC					43	C	2C	
11	LXI	D,D16	39	DAD	SP	61	MOV	H,C	89	ADC	С	B1	ORA	С	D9						44	D	2D	_
12	STAX		ЗА	LDA	Adr	62	MOV	H,D	8A	ADC	D	B2	ORA	D	DA	JC	Adr				45	Ε	2E	
13	INX	D	3B	DCX	SP	63	MOV	H,E	8B	ADC	Ε	B3	ORA	Ε	DB	IN	D8				46	F	2F	/
14	INR	D	зС	INR	Α	64	MOV	H,H	8C	ADC	Н	B4	ORA	Н	DC	CC	Adr				47	G	зА	:
15	DCR	D	3D		Α	65	MOV		8D	ADC	L	B5	ORA	L	DD						48	Н	3B	;
16	MVI	D,D8	3E	MVI	A.D8	66		H,M	8E	ADC	М	B6	ORA	M	DE	SBI	D8	HEX	X-ASCI	ITABLE	49	1	3C	<
17	RAL		3F	CMC		67	MOV		8F	ADC	Α	B7	ORA	Α	DF	RST	3				4A	J	3D	=
18			40	MOV	B,B	68		L,B	90	SUB	В	B8	CMP	В	E0	RPO		Non	-Printin	g	4B	K	3E	>
19	DAD	D	41	MOV	B,C	69	MOV		91	SUB	С	B9	CMP	С	E1	POP	Н			_	4C	L	3F	?
1A	LDAX	_	42	MOV	B,D	6A		L,D	92	SUB	D	BA	CMP	D	E2	JPO	Adr	00	NULL		4D	M	5B	[
1B	DCX	D	43	MOV	B,E	6B		L,E	93	SUB	Е	BB	CMP	E	E3	XTHL		07	BELL		4E	N	5Ċ	\
1C	INR	E	44	MOV	В,Н	6C		L,H	94	SUB	Н	BC	CMP	Н	E4	CPO	Adr	09	TAB		4F	0	5D]
1D	DCR	E	45	MOV	B,L	6D	MOV		95	SUB	L	BD	CMP	L	E5	PUSH	H	0Α	LF		50	Р	5E	↑ (∧)
1E	MVI	E.D8	46	MOV		6E	MOV		96	SUB	М	BE	CMP	М	E6	ANI	D8	0B	VT .		51	Q	5F	← (-)
1 F	RAR		47	MOV	B,A	6F	MOV		97	SUB	Α	BF	CMP	Α	E7	RST	4	0C	FORM	1	52	R		
20			48			70	MOV	M,B	98	SBB	В	C0	RNZ		E8	RPE		0D	CR		53	S		
21	LXI	H,D16	49		-,-	71		M,C	99	SBB	С	C1	POP	В	E9	PCHL		11	X-ON		54	Т		
22	SHLD		4A			72	MOV	M,D	9A	SBB	D	C2	JNZ	Adr	EA	JPE	Adr	12	TAPE		55	U		
23	INX	Н	4B	MOV		73	MOV	M,E	9B	SBB	Ε	СЗ	JMP	Adr	EB	XCHG	ì	13	X-OF	F	56	V		
24	INR	Н	4C	MOV		74	MOV		9C	SBB	Н	C4	CNZ	Adr	EC	CPE	Adr	14			57	W		
25	DCR	Н	4D	MOV	•	75	MOV	M,L	9D	SBB	L	C5	PUSH		ED			1B	ESC		58	X		
26	MVI	H,D8	4E	MOV		76	HLT		9E	SBB	М	C6	ADI	D8	EE	XRI	D8	7D	ALT I	MODE	59	Υ		
27	DAA		4F	MOV	C,A	77	MOV	M,A	9F	SBB	Α	C7	RST	0	EF	RST	5	7F	RUB	OUT	. 5A	Z		

D8 = constant, or logical/arithmetic expression that evaluates to an 8 bit data quantity.

D16 = constant, or logical/arithmetic expression that evaluates to a 16 bit data quantity.

Adr = 16 bit address



Processor Technology Corporation 6200 Hollis Street Emeryville CA 94608

JUMP	CALL	RETURN	RESTART	ROTATE [†]	MOVE (cont)	ACCUMULATOR*	CONSTANT DEFINITION
C3 JMP \	CD CALL)	C9 RET	C7 RST 0	07 RLC	58 MOV E.B	80 ADD B A8 XRA B	
C2 JNZ	C4 CNZ	C0 RNZ	CF RST 1	0F RRC	59 MOV E.C	81 ADD C A9 XRA C	OBDH
CA JZ	CC CZ	C8 RZ	D7 RST 2	17 RAL	5A MOV E,D	82 ADD D AA XRA D	1AH Hex
D2 JNC	D4 CNC	DO RNC	DF RST 3	1F RAR	5B MOV E.E	83 ADD E AB XRA E	1211
DA IC	DC CC Adr	D8 RC	E7 RST 4	** *****	5C MOV E,H	84 ADD H AC XRA H	105D
E2 JPO Adr	E4 CPO	EO RPO	EF RST 5		5D MOV E.L	85 ADD L AD XRA L	105 Decimal
EA JPE	EC CPE	E8 RPE	F7 RST 6		5E MOV E,M	86 ADD M AE XRA M	103
F2 JP	F4 CP	FO RP	FF RST 7	CONTROL	5F MOV E,A	87 ADD A AF XRA A	720
FA JM	FC CM	F8 RM	11 1101 /	00/1/11/02	31 14104 E,A	א אשט א אווא א	72Q Octal
E9 PCHL	, c ow)			00 NOP	60 MOV H.B	88 ADC B BO ORA B	724
E9 FORE				76 HLT	61 MOV H,C	89 ADC C B1 ORA C	110110
				F3 DI	62 MOV H.D	8A ADC D B2 ORA D	11011B Binary
				FB EI	63 MOV H.E	8B ADC E B3 ORA E	00110B
1401/5	Λ	LOAD		FB EI	64 MOV H.H	8C ADC H B4 ORA H)
MOVE	Acc		07404.000		65 MOV H,L	8D ADC L B5 ORA L	TEST ASCII
IMMEDIATE	IMMEDIATE*	IMMEDIATE	STACK OPS		66 MOV H,M	8E ADC M B6 ORA M	A B (10011
		a. (W. a.)		MOVE	67 MOV H,A	8F ADC A B7 ORA A	
06 MVI B.	C6 ADI	01 LXI B.	C5 PUSH B		67 MOV H,A	OF AUC A BY ONA A	
OE MVI C.	CE ACI	11 LXI D. D16	D5 PUSH D	40 MOV B,B	68 MOV L,B	90 SUB B B8 CMP B	OPERATORS
16 MVI D.	D6 SUI	21 LXI H.	E5 PUSH H	41 MOV B,C	69 MOV L,C	91 SUB C B9 CMP C	
1E MVI E. D8	DE SBI D8	31 LXI SP,	F5 PUSH PSW	42 MOV B,D	6A MOV L,D	92 SUB D BA CMP D	
26 MVI H.	E6 ANI	,		43 MOV B.E	6B MOV L.E	93 SUB E BB CMP E	
2E MVI L.	EE XRI		C1 POP B	44 MOV B,H	6C MOV L,H	94 SUB H BC CMP H	+ -
36 MVI M.	F6 ORI		D1 POP D	45 MOV B.L	6D MOV L,L	95 SUB L BD CMP L	
3E MVI A.)	FE CPI		E1 POP H	46 MOV B,M	6E MOV L,M	96 SUB M BE CMP M	
		DOUBLE ADD*	F1 POP PSW*	47 MOV B,A	6F MOV L,A	97 SUB A BF CMP A	
		09 DAD B		47 WOV B,A	OF WOV L,A	97 30B A BE CIVIE A	
		19 DAD D	E3 XTHL	48 MOV C,B	70 MOV M.B	98 SBB B	
		29 DAD H	F9 SPHL	49 MOV C.C	71 MOV M.C	99 SBB C PSEUDO	STANDARD
INCREMENT**	DECREMENT**	39 DAD SP		4A MOV C.D	72 MOV M.D	9A SBB D INSTRUCTION	SETS
				4B MOV C.E	73 MOV M,E	9B SBB E	
04 INR B	05 DCR B		SPECIALS	4C MOV C,H	74 MOV M,H	9C SBB H ORG Adr	A SET 7
OC INR C	OD DCR C			4D MOV C,L	75 MOV M.L	9D SBB L END	B SET 0
14 INR D	15 DCR D	LOAD/STORE	EB XCHG	4E MOV C,M	75 NOV N,L	9E SBB M EQU D16	C SET 1
1C INR E	1D DCR E		27 DAA*	4F MOV C.A	77 MOV M.A	9F SBB A	D SET 2
24 INR H	25 DCR H	OA LDAX B	2F CMA	4F MOV C,A	77 1010 V 101,A	DS D16	E SET 3
2C INR L	2D DCR L	1A LDAX D	37 STC†	50 MOV D.B	78 MOV A.B	AO ANA B DB D8 []	H SET 4
34 INR M	35 DCR M	2A LHLD Adr	3F CMC [†]	51 MOV D.C	79 MOV A.C	A1 ANA C DW D16 []	L SET 5
3C INR A	3D DCR A	3A LDA Adr	01 01110	52 MOV D.D	7A MOV A,O	A2 ANA D	M SET 6
00 IIII A	35 5011 A	Ort LDIT HO!		53 MCV D,E	7B MOV A,E	A3 ANA E	SP SET 6
03 INX B	OB DCX B	02 STAX B	INPUT/OUTPUT	54 MOV D,E	76 MOV A,E 7C MOV A.H	A4 ANA H	
13 INX D	1B DCX D	12 STAX D	0 1/00 IFU I				PSW SET 6
		22 SHLD Adr	D2 OUT De				
23 INX H	2B DCX H		D3 OUT D8	56 MOV D,M	7E MOV A,M	A6 ANA M	
33 INX SP	3B DCX SP	32 STA Adr	DB IN D8	57 MOV D,A	7F MOV A,A	A7 ANA A	

D8 constant, or logical arithmetic expression that evaluates to an 8 bit data quantity.

all Flags (C.Z.S.P) affected

D16 - constant, or logical/arithmetic expression that evaluates to a 16 bit data quantity.

^{† =} only CARRY affected

Adr = 16 bit address

^{** =} all Flags except CARRY affected; (exception: INX & DCX affect no Flags)

The electrical value of many types of resistors and capacitors is printed on the component. Other types, however, are identified by color coding which gives all the information needed to correctly identify the component. In most cases color coding conforms with the EIA (Electronic Industries Association) Standard Color Code. In other cases a manufacturer will adapt the standard to fit his particular requirement. Both the Standard Color Code and a code used to identify tantalum dipped capacitors are provided below.


STANDARD COLOR CODE FOR RESISTORS AND CAPACITORS

COLOR	SIGNIFICANT FIGURE	DECIMAL MULTIPLIER	TOLERANCE (%)	VOLTAGE RATING*
Black Brown Red Orange Yellow Green Blue Violet Gray White Gold Silver	0 1 2 3 4 5 6 7 8 9	1 10 100 1,000 10,000 100,000 1,000,000 100,000,0	5 10	 100 200 300 400 500 600 700 800 900 1000 2000
None	_		20	500

^{*}Applies to capacitors only.

COLOR CODE FOR TANTALUM DIPPED CAPACITORS

Rated Voltage VDC 25°C	Color	1	FOR CAP N PICOFA 2nd Figure	ACITANCE ARADS Multiplier uuF
3-4 3-6 3-10 3-15 3-20 3-25 3-35 3-50	Black Brown Red Orange Yellow Green Blue Violet Gray White	0 1 2 3 4 5 6 7 8 9	0 1 2 3 4 5 6 7 8 9	1 10 100 1,000 10,000 100,000 1,000,000 10,000,00



LOADING DIP (DUAL IN-LINE PACKAGE) DEVICES

Most DIP devices have their leads spread so that they can not be dropped straight into the board. They must be "walked in" using the following procedure:

- (1) Orient the device properly. Pin 1 is indicated by a small embossed dot on the top surface of the device at one corner. Pins are numbered counterclockwise from pin 1.
- (2) Insert the pins on one side of the device into their holes on the printed circuit card. Do not press the pins all the way in, but stop when they are just starting to emerge from the opposite side of the card.
- (3) Exert a sideways pressure on the pins at the other side of the device by pressing against them where they are still wide below the bend. Bring this row of pins into alignment with its holes in the printed circuit card and insert them an equal distance, until they begin to emerge.
- (4) Press the device straight down until it seats on the points where the pins widen.
- (5) Turn the card over and select two pins at opposite corners of the device. Using a fingernail or a pair of long-nose pliers, push these pins outwards until they are bent at a 45° angle to the surface of the card. This will secure the device until it is soldered.

SOLDERING TIPS

- (1) Use a low-wattage iron--25 watts is good. Larger irons run the risk of burning the printed-circuit board. Don't try to use a soldering gun, they are too hot.
- (2) Use a small pointed tip and keep it clean. Keep a damp piece of sponge by the iron and wipe the tip on it after each use.
- (3) Use 60-40 rosin-core solder ONLY. DO NOT use acid-core solder or externally applied fluxes. Use the smallest diameter solder you can get.
 - NOTE: DO NOT press the top of the iron on the pad or trace. This will cause the trace to "lift" off of the board which will result in permanent damage.
- (4) In soldering, wipe the tip, apply a light coating of new solder to it, and apply the tip to both parts of the joint, that is, both the component lead and the printed-circuit pad. Apply the solder against the lead and pad being heated, but not directly to the tip of the iron. Thus, when the solder

melts the rest of the joint will be hot enough for the solder to "take", (i.e., form a capillary film).

- (5) Apply solder for a second or two, then remove the solder and keep the iron tip on the joint. The rosin will bubble out. Allow about three or four bubbles, but don't keep the tip applied for more than ten seconds.
- (6) Solder should follow the contours of the original joint. A blob or lump may well be a solder bridge, where enough solder has been built upon one conductor to overflow and "take" on the adjacent conductor. Due to capillary action, these solder bridges look very neat, but they are a constant source of trouble when boards of a high trace density are being soldered. Inspect each integrated circuit and component after soldering for bridges.
- (7) To remove solder bridges, it is best to use a vacuum "solder puller" if one is available. If not, the bridge can be reheated with the iron and the excess solder "pulled" with the tip along the printed circuit traces until the lump of solder becomes thin enough to break the bridge. Braid-type solder remover, which causes the solder to "wick up" away from the joint when applied to melted solder, may also be used.

INSTALLING AUGAT PINS

Augat pins are normally supplied on carriers (e.g., 8-pin and 16-pin carriers). In many cases the PC board layout permits Augat pins to be installed while still attached to the carrier or a portion of the carrier. In other cases the pins must be installed singly.

To install two or more pins that are still attached to the carrier, proceed as follows:

NOTE

It is perfectly alright to appropriately cut a carrier to accommodate the installation. For example, an 8-pin carrier can be cut in half (4 pins each) across the short dimension to fit a 4-pin, 4-corner layout. It may also be cut in half along the long dimension to fit a 4-pin, inline layout.

- (1) Insert pins in the mounting holes from the front (component) side of board. (The carrier will hold the pins perpendicular to the board.)
- (2) Solder all pins from back (solder) side of board so the solder "wicks up" to the front side.

PROCESSOR TECHNOLOGY CORPORATION

CUTS, COMPUTER USERS TAPE SYSTEM

APPENDIX III

- (3) Check for solder bridges.
- (4) Remove carrier.


To install single pins, proceed as follows:


- (1) Hold board between two objects so that it stands on edge.
- (2) Insert pins in the mounting holes from front (component) side of board.
- (3) Solder pins from back (solder) side of board so the solder "wicks up" to the front side. (This will hold the pins firmly in place.)
- (4) Insert a component lead into one pin and reheat the solder. Using the component lead, adjust pin until it is perpendicular to board. Allow solder to cool while holding the pin as steady as possible. Remove component lead. Repeat this procedure with other pins.

NOTE


If cooled solder is mottled or crystallized, a "cold joint" is indicated, and the solder should be reheated.

(5) Check each installation for cold joints and solder bridges.






CUTS, COMPUTER USERS TAPE SYSTEM





ASSEMBLY PROCEDURE CHANGE NOTICE #2

Rev B and below CUTS circuit boards have an error that was introduced during their manufacture: A trace was connected to pin 8 of Ull which shorts the voltage controlled oscillator (VCO) output on pin 4 of Ull to ground. CORRECT THIS ERROR AS SHOWN BELOW BEFORE YOU CHECK THE BOARD AND START ASSEMBLY.






ASSEMBLY PROCEDURE CHANGE NOTICE #1

Reference Section II, Step 12, Page II-

Capacitor C31 is a new addition to the CUTS circuitry made after the manufacture of Rev B circuit boards.

On Rev B and below boards, install C3l on the solder (back) side of the board as shown below.





ERRATA SHEET #1

Reference Step 23 on Page II-17

The sixth paragraph should read as follows:

() Measure the DC voltage at pin 9 of Ull and write the measured voltage down. (Call this Voltage A.)

The eighth paragraph should read as follows:

() Measure the DC voltage at pin 9 of Ull and write the measured voltage down. (Call this Voltage B.)

MAKE THESE CORRECTIONS IN YOUR MANUAL BEFORE YOU START TO ASSEMBLE YOUR CUTS MODULE.

ES1-3/77

MANUAL DATA CUTS READ AND WRITE ROUTINES

0051 *

PROCESSOR TECHNOLOGY CORP. 6200 HOLLIS STREET EMERYVILLE, CALIF. 94608

```
0001 *
0002 *
0003 *
0004 *
                   TAPE READ AND WRITE ROUTINES FOR CUTS BOARDS
0005 *
0006 *
           THESE ROUTINES WERE EXTRACTED FROM "SOLOS" TO AND "CUTER"
0007. *
0008 * TO ILLUSTRATE THE REQUIREMENTS OF THE CUTS BOARD FOR 0009 * READING AND WRITING TO THE CASSETTE TAPE. BOTH SOLOS AND
0010 * CUTER ALSO HAVE FILE BUFFERING ROUTINES TO PROVIDE BYTE
0011 *
         BY BYTE TRANSFERS TO THE CASSETTE TAPE.
0012 *
0013 * CUTER resides on cassette tape and is available at your 0014 * local Processor Technology Dealer for $11.00 or ROM 0015 * resident for use on the GPM module. The CUTER program
0016 * requires 2K of memory plus 1k of RAM work area. A short
0017 * bootstrap program is used to load CUTER from cassette
0018 *
0019 *
0020 *
           CUTER is relocatable to any 256 byte boundary and has a
0021 * built in command processor and support for serial,
0022 *
        parallel, keyboard and VDM I/O as well as CUTS cassette routines. The CUTER software is necessary for all major
0023 *
0024 *
         Processor Technology or Software Technology programs.
0025 *
0026 *
                CUTER COMMAND LIST
0027 *
0028 *
          DUMP
                        Dump memory
0029 *
          ENTER
                        Enter to memory
0030 *
          EXECUTE
                        Execute a program
0031 *
                        Load programs or data from cassette
          TLOAD
0032 *
          TSAVE
                        Save programs or data to cassette
                       Load and run program from tape
List names of files on tape
·0033 *
          TXEQ
0034 *
          TCAT
0035 *
                        Enter or delete custom command name
          CUST
0036 *
          SET di
                        Set display speed
0037 *
          SET nu
                        Set output nulls
0038 *
          SET ta
                        Set tape speed
                       Set input port (\emptyset-3)
Set output port (\emptyset-3)
Set custom input driver address
0039 *
          SET in
0040 *
          SET out
0041 *
          SET cin
0042 *
          SET cout
                        Set custom output driver address
0043 *
          SET xeq
                        Set auto execute address to header
0044 *
          SET type
                        Set type in header
0045 *
0046 *
0047 *
0048 *
0049 *
0050 *
```

TAPE READ ROUTINES

ALS-8 PROGRAM DEVELOPMENT SYSTEM

PROCESSOR TECHNOLOGY CORP. 6200 HOLLIS STREET EMERYVILLE, CALIF. 94608

				TECHNOLOGY CORP.
MANUAL DATA			6200 HOLL:	
CUTS READ AND WRITE RO	DUTINES		EMERYVILL	E, CALIF. 94608
·	aa=2 +			
	0052 *			
	0053 * 0054 * ON	ENTRY:	A - HAS	UNIT AND SPEED
	0055 *	ENIKI:		NT TO HEADER BLOCK
	ØØ56 *			E OPTIONAL PUT ADDRESS
	0057 *		DE - DAVI	E OFIIONAL FOI ADDRESS
		EXIT:	CADDV TC	SET IF ERROR OCCURRED
	ØØ59 *	DATI.		IZE OF BLOCK READ
	0060 *		TAPE UNITS	
	0061 *		1111111 011111	, IIII
	0062 *			
0000 D5	0063 RTAPE	PUSH	D	SAVE OPTIONAL ADDRESS
0001 06 03	0064	MVI	B,3	SHORT DELAY
0003 CD 1D 01	0065	CALL	TON	
0006 DB FB	0066	IN	TDATA	CLEAR THE UART FLAGS
		HERE UNTI	L VALID HEA	ADER IS FOUND
0008 E5	0068 PTAP1	PUSH	Н	HEADER ADDRESS
0009 CD 5F 00	0069	CALL	RHEAD	GO READ HEADER
000C El	0070	POP	H	
000D DA 49 00	0071	JC	TERR	IF AN ERROR OR ESC WAS RECEIVED
0010 C2 08 00	0072	JNZ	PTAPl	IF VALID HEADER NOT FOUND
	0073 * FOUNI		HEADER NOW	
0013 E5	0074	PUSH	H	GET BACK AND RESAVE ADDRESS
0014 11 2D 01	0075	LXI	D, THEAD	
0017 CD 0F 01	0076	CALL	DHCMP	COMPARE DE-HL HEADERS
ØØ1A El	0077	POP	H	
001B C2 08 00	0078	JNZ	PTAP1	DIDN T COMPAREGO BACK TO LOOP
0.01 17 10 1				GISTERS FOR READ
001E D1	0080	POP	D	OPTIONAL PUT" ADDRESS
001F 7A 0020 B3	0081	MOV ORA	A,D E	SEE IF DE IS ZERO
0021 2A 34 01	0082 0083	LHLD	BLOCK	GET BLOCK SIZE
0024 EB	ØØ84	XCHG	BLOCK	TO DE
D D Z 4 LD			HL HAS U	
и025 C2 2B 00	0086	JNZ		IF DE WAS ZERO GET TAPE LOAD ADDRESS
0028 2A 36 01	0087	LHLD	LOADR	GET TAPE LOAD ADDRESS
	0088 *			
	ØØ89 *			
	0090 * TH	IS ROUTINE	E READS "DE	BYTES FROM THE TAPE
	0091 * TO	ADDRESS H	IL. THE BY	TES MUST BE FROM ONE
	ØØ92 * COI	NTIGUOUS E	PHYSICAL BLO	OCK ON THE TAPE.
	0093 *			
	0094 *	HL HAS	[#] PUT [#] ADDRI	ESS
	0095 *	DE HAS	SIZE OF TA	PE BLOCK
	ØØ96 *			
002B D5	0097 RTAP	PUSH	D	SAVE SIZE FOR RETURN TO CALLING PROGRAM
4420 77	0098 *			arm down
002C 7A	0099 LOLOOP	MOV	A,D	GET COUNT
002D B3	0100	ORA	E	COUNT IC TEDO MUDN ORE MADE AND DEMUN
002E CA 5A 00	0101	JZ	RTOFF	COUNT IS ZERO-TURN OFF TAPE AND RETURN
0031 EB	0102 0103 *	XCHG		GET COUNT TO HL
0032 01 00 FF	0104	LXI	B,-256	THIS MANY PRIOR TO CRC TEST
222 24 20 11	D 7 D 4	TUT	2, 250	INTO IMMI INTOK TO CINC IDDI

ALS-8 PROGRAM DEVELOPMENT SYSTEM

PROCESSOR TECHNOLOGY CORP. 6200 HOLLIS STREET

MANUAL DATA			PROCESSOR TECHNOLOGY CORP. 6200 HOLLIS STREET	
CUTS READ AND WRITE	ROUTTNES		EMERYVILLE, CALIF. 94608	
COID RELID THE WILLIAM	ROOTENDO	•	BRIERI VILLEY CHELL. 54000	
0035 09	Ø105	DAD B	A LITTLE MATH	
0036 D2 4E 00	0106	JNC L	BLK NO CARRY IT S THE LAST BLOCK	
0039 06 00	0107	14777	a are ma pasa	
003B D3 FC	0108	OUT Ø.	FCH DING THE PORT FOR INSECURE ROBERTS	
2202 20 10	0109 *			
003D 0E 00	0110 RDBLK	MVT C	, Ø ZERO THE CRC	
003F EB	0110 RDBLK 0111	YCHG	ROUND ROBIN	
DD31	0112 *	Acid .	KOOND KODIN	٠
0040 CD 7D 00	Ø113 RTLOP	CALL RI	HED) READ IN THIS BLOCK	
0043 DA 49 00	0114	JC TI	HEDI READ IN THIS BLOCK ERR IF ERROR OR ESC OLOOP CONTINUE LOOP IF CRC TEST IS OK	
0046 CA 2C 00	0115	JZ L	OLOOP CONTINUE LOOP IF CRC TEST IS OK	
DD40 CH 20 BB	Ø116 *	. 02	OLOGI CONTINUE LOGI II CAC ILDI ID GA	
	Ø117 * ERROR	RETURN		
	0118 *	· ILLI ZOILLI		
0049 AF	Ø119 TERR	XRA A		
004A 37	0120		SET ERROR FLAGS	
004B C3 5B 00	Ø121		TOF1	
2010 03 30 DD	Ø122 *	J.1.1	,	
		BLOCK PHT I	FINAL COUNT IN B	
	Ø124 *	DECON 101		
004E 45	Ø125 LBLK	MOV B	L GET LOWER PORTION OF COUNT	
004F 21 00 00	0126	LXI H	0 TELL DE WE ARE FINISHED	
0052 C3 3D.00	0126 0127	JMP R	DBLK	
•	Ø128 *			
	Ø129 *			
0055 06 0l	0130 TOFF	MVI B	,1 SHORT DELAY AFTER WRITE	
0057 CD 1F 01	Ø131		ELAY	
	Ø132 *			
005A AF	Ø133 RTOFF	XRA A OUT ST		
005B D3 FA	0134 RTOF1	OUT S'	TAPT TURN OFF THE TAPE	
005D D1	Ø135	POP D	RETURN BYTE COUNT	
005E C9	Ø136	RET		
	Ø137 *			
	Ø138 *			
	Ø139 *			
		THE HEADER		
	0141 *			
005F 06 0A	Ø142 RHEAD Ø143 RHEA1	MVI B	,10 FIND 10 NULLS	
0061 CD 8F 00	Ø143 RHEA1	CALL S	TAT	
	0144	RC	IF ESCAPE	
0065 DB FB	0145 0146	IN TI	DATA IGNORE ERROR CONDITIONS	
ØØ67 B7	0146	ORA A	ZERO?	
0068 C2 5F 00	0147	MVI B CALL S' RC IN TI ORA A JNZ RI DCR B JNZ RI	HEAD	
006B 05	Ø148	DCR B		
006C C2 61 00		JNZ RI	HEA1 LOOP UNTIL 10 IN A ROW	
			mann duanadmen	
		T FOR THE S!	TART CHARACTER	,
006E CD 05 04	0152 *	CATT	ADTN	
006F CD 9D 00	0153 SOHL	CALL TA	APIN PRODUCT OF EGGARE	
0072 D8	0154	RC .	ERROR OR ESCAPE	
0073 3D	Ø155 .		OUL BATH BOD A '1	
0074 C2 6F 00	0156	JNZ SO	OHL WAIT FOR A '1	
•	0157 *			

* ALS-8 PROGRAM DEVELOPMENT SYSTEM

PROCESSOR TECHNOLOGY CORP. 6200 HOLLIS STREET EMERYVILLE, CALIF. 94608

MANUAL DATA CUTS READ AND WRITE ROUTINES

			0158	*				
					CDM MILD	00000		
			0159		GET THE	HEADER		
			0160	*				
ØØ77 2.	1 2D	01	0161		LXI	H.THEAD	POINT TO BUFFER	
007A 0	1 00	10	0162		LXI		LENGTH OF HEADER IN B ,C<0	
22.11			Ø163			27.1.2211 230		
447D C	D 0D	aa			CATT	MA DENI	CDM DVMD	
ØØ7D C		שש		RHEDI	CALL	TAPIN	GET BYTE	
ØØ8Ø D			Ø165		RC			
ØØ81 7	7		Ø166		MOV	M,A	STORE IT	
0082 2	3		Ø167		INX	H	INCREMENT ADDRESS	
0083 C		a a "	0168		CALL	UDCRC	NOW CALCULATE THE CRC	
		DD						
0086 0			Ø169		DCR	В	WHOLE HEADER YET?	
0087 C	2 7 D	00	0170		JNZ	RHEDl	LOOP UNTIL DONE	
			Ø171	*				
			01,72	* THIS	ROUTINE (GETS THE NE	XT BYTE AND COMPARES IT	
							. THE FLAGS ARE SET ON	
						KEGISIEK C	. THE PLAGS ARE SET ON	
				* RETURN	•			
			0175	*				
008A C	D 9D	ØØ	0176	CRCCK	CALL	TAPIN	GET CRC BYTE	
008D A			0177		XRA	C	COMPARE IT WITH CALCULATED (CLEAR	CARRVI
008E C						C	CONTAKE II WIII CAECODAIDD (CDDAK	CARRE
DUSE C	9		0178		RET			
			Ø179					
			Ø18Ø	*			•	
			0181	* THIS	ROUTINE	GETS THE N	EXT AVAILABLE BYTE FROM THE	
			Ø182				THE BYTE THE KEYBOARD IS TESTED	
							ECEIVED THE TAPE LOAD IS	
			0183					
			0184	* TERMI	NATED AND	A RETURN T	O THE COMMAND MODE IS MADE	
			Ø185	*				
008F D	B FA		0186	STAT	IN	STAPT		
0091 E			0187		ANI	TDR	· ·	
0093 C					RNZ		WITH GUADAGED TO DEADY	
0094 D			0188			•	WHEN CHARACTER IS READY	
			0189		IN	KDATA		
0096 F	E 1B						ESC ?	
	E 1B	00	Ø189 Ø190		IN CPI	KDATA MODE		
0098 C	E 1B 2 8F	ØØ	0189 0190 0191		IN CPI JNZ	KDATA MODE STAT	ESC ?	
0098 C 009B 3	E 1B 2 8F 7	00	0189 0190 0191 0192		IN CPI JNZ STC	KDATA MODE	ESC ? SET ERROR FLAG	
0098 C	E 1B 2 8F 7	00	0189 0190 0191 0192 0193		IN CPI JNZ	KDATA MODE STAT	ESC ?	
0098 C 009B 3	E 1B 2 8F 7	00	0189 0190 0191 0192 0193	*	IN CPI JNZ STC	KDATA MODE STAT	ESC ? SET ERROR FLAG	
0098 C 009B 3	E 1B 2 8F 7	00	0189 0190 0191 0192 0193	*	IN CPI JNZ STC	KDATA MODE STAT	ESC ? SET ERROR FLAG	
0098 C 009B 3	E 1B 2 8F 7	00	0189 0190 0191 0192 0193 0194	*	IN CPI JNZ STC	KDATA MODE STAT	ESC ? SET ERROR FLAG	
0098 C 009B 3 009C C	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0194 0195	* * *	IN CPI JNZ STC RET	KDATA MODE STAT	ESC ? SET ERROR FLAG AND RETURN	Æ
0098 C 009B 3 009C C	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0195 0196	* * * TAPIN	IN CPI JNZ STC RET	KDATA MODE STAT	ESC ? SET ERROR FLAG	JE
0098 C 009B 3 009C C	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0194 0195 0196	* * * TAPIN	IN CPI JNZ STC RET	KDATA MODE STAT	ESC ? SET ERROR FLAG AND RETURN	ĿE
0098 C 009B 3 009C C	E 1B 2 8F 7 9 D 8F 8		0189 0190 0191 0192 0193 0194 0195 0196	* * * TAPIN	IN CPI JNZ STC RET	KDATA MODE STAT • STAT	ESC ? SET ERROR FLAG AND RETURN	JE
0098 C 009B 3 009C C	E 1B 2 8F 7 9 D 8F 8		0189 0190 0191 0192 0193 0194 0195 0196	* * * TAPIN	IN CPI JNZ STC RET	KDATA MODE STAT	ESC ? SET ERROR FLAG AND RETURN	ĿΕ
009B C. 009C C. 009D C. 00A0 D.	E 1B 2 8F 7 9 D 8F 8 B FA		0189 0190 0191 0192 0193 0194 0195 0196 0197	* * * TAPIN * TREDY	IN CPI JNZ STC RET CALL RC	KDATA MODE STAT • STAT	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI	LE
0098 C. 009C C. 009C C. 009A D. 00A1 D. 00A3 E.	E 1B 2 8F 7 9 D 8F 8 FA 6 18		0189 0190 0191 0192 0193 0195 0195 0197 0198 0199 0200	* * * TAPIN * TREDY	IN CPI JNZ STC RET CALL RC IN ANI	KDATA MODE STAT STAT STAPT TFE+TOE	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR?	ĿE
0098 C. 009C C. 009C C. 009A D. 00A1 D. 00A3 E. 00A5 D.	E 1B 2 8F 7 9 D 8F 8 FA 6 18 8 FB		0189 0190 0191 0192 0193 0195 0196 0197 0198 0290	* * * TAPIN * TREDY	IN CPI JNZ STC RET CALL RC IN ANI IN	KDATA MODE STAT • STAT	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA	ĿE
0098 C: 009B 3: 009C C: 009D C: 00A0 D: 00A1 D: 00A3 D: 00A5 D: 00A7 C:	E 1B 2 8F 7 9 D 8F 8 FA 6 18 8 FB		0189 0190 0191 0192 0193 0195 0196 0197 0198 0201 0201 0202	* * * TAPIN * TREDY	IN CPI JNZ STC RET CALL RC IN ANI IN RZ	KDATA MODE STAT STAT STAPT TFE+TOE	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA IF NO ERRORS	ĿΕ
0098 C. 009B 3. 009C C. 009D C. 00AD D. 00AL D. 00AS E. 00AS D. 00AS C. 00A8 3.	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0194 0199 0199 0200 0201 0202 0203	* * * TAPIN * TREDY	IN CPI JNZ STC RET CALL RC IN ANI IN RZ STC	KDATA MODE STAT STAT STAPT TFE+TOE	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA	ъЕ
0098 C: 009B 3: 009C C: 009D C: 00A0 D: 00A1 D: 00A3 D: 00A5 D: 00A7 C:	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0195 0196 0197 0198 0201 0201 0202	* * * TAPIN * TREDY	IN CPI JNZ STC RET CALL RC IN ANI IN RZ	KDATA MODE STAT STAT STAPT TFE+TOE	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA IF NO ERRORS	ĿE
0098 C. 009B 3. 009C C. 009D C. 00AD D. 00AL D. 00AS E. 00AS D. 00AS C. 00A8 3.	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0194 0199 0199 0200 0201 0202 0203	* * TAPIN * TREDY	IN CPI JNZ STC RET CALL RC IN ANI IN RZ STC	KDATA MODE STAT STAT STAPT TFE+TOE	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA IF NO ERRORS	ĿΕ
0098 C. 009B 3. 009C C. 009D C. 00AD D. 00AL D. 00AS E. 00AS D. 00AS C. 00A8 3.	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0195 0197 0199 0200 0201 0203 0204 0204 0206	* * TAPIN * TREDY	IN CPI JNZ STC RET CALL RC IN ANI IN RZ STC	KDATA MODE STAT STAT STAPT TFE+TOE	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA IF NO ERRORS	ъЕ
0098 C. 009B 3. 009C C. 009D C. 00AD D. 00AL D. 00AS E. 00AS D. 00AS C. 00A8 3.	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0195 0196 0197 0198 0201 0203 0204 0205 0206	* * TAPIN * TREDY *	IN CPI JNZ STC RET CALL RC IN ANI IN RZ STC	KDATA MODE STAT STAT STAPT TFE+TOE	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA IF NO ERRORS	ĿE
0098 C. 009B 3. 009C C. 009D C. 00AD D. 00AL D. 00AS E. 00AS D. 00AS C. 00A8 3.	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0195 0196 0197 0198 0201 0202 0203 0204 0205 0204 0206	* * TAPIN * TREDY * *	IN CPI JNZ STC RET CALL RC IN ANI IN RZ STC	KDATA MODE STAT STAT STAPT TFE+TOE	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA IF NO ERRORS	ĿΕ
0098 C. 009B 3. 009C C. 009D C. 00AD D. 00AL D. 00AS E. 00AS D. 00AS C. 00A8 3.	E 1B 2 8F 7 9		0189 0190 0191 0192 0194 0195 0199 0201 0202 0203 0204 0205 0207 0207	* * TAPIN * TREDY * * *	IN CPI JNZ STC RET CALL RC IN ANI IN RZ STC	KDATA MODE STAT STAT STAPT TFE+TOE TDATA .	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA IF NO ERRORS SET ERROR FLAG	ιE
0098 C. 009B 3. 009C C. 009D C. 00AD D. 00AL D. 00AS E. 00AS D. 00AS C. 00A8 3.	E 1B 2 8F 7 9		0189 0190 0191 0192 0193 0195 0196 0197 0198 0201 0202 0203 0204 0205 0204 0206	* * TAPIN * TREDY * * *	IN CPI JNZ STC RET CALL RC IN ANI IN RZ STC	KDATA MODE STAT STAT STAPT TFE+TOE TDATA .	ESC ? SET ERROR FLAG AND RETURN WAIT UNTIL A CHARACTER IS AVAILABI DATA ERROR? GET THE DATA IF NO ERRORS	ĿE

** ALS-8 PROGRAM DEVELOPMENT SYSTEM **

PROCESSOR TECHNOLOGY CORP 6200 HOLLIS STREET EMERYVILLE CALIF. 94608

MANUAL DATA CUTS READ AND WRITE ROUTINES

_										
						211				
						212			A - HAS UNIT	
					Ø	213	*	H	L - HAVE POI	NTER TO HEADER
					Ø	214	*			
					Ø.	215	*			
	ØØAA	E5			Ø	216	WTAPE	PUSH	H	SAVE HEADER ADDRESS
	ØØAB	CD	ED	00	Ø	217		CALL	WHEAD	WRITE THE HEADER
	ØØAE					218		POP	Н	
	00AF		Ø 7	aa		219		LXI	D BLKOF	OFFSET TO BLOCK SIZE IN HEADER
	00B2		υ,	DD		220		DAD	D BERGI	HL POINT TO BLOCK SIZE
	0002	73				221	+ com		ND SIZE FROM	
	0000	ED	1				" GEI			DEADER
	00B3					222		MOV	E,M	
	00B4					223		INX	Н	DD WAVE CIED
	ØØB5				-	224		VOM	D, M	DE HAVE SIZE
	ØØB6•					225		INX	Н	POINT TO STARTING ADDRESS
	00B7					226		MOV	A,M	
	ØØB8					227		INX	H	
	ØØB9	66			Ø	228		MOV	H , M	
	ИØВА	6F			Ø	229		MOV	L,A	HL HAVE STARTING ADDRESS
	ØØBB	E5			Ø	23Ø	WRLOl	PUSH	H	FOR STACK CLEAN UP ON TURN OFF
					Ø	231	*			
					Ø	232	*			
					Ø	233	* TI	HIS ROUTIN	E WRITES ONE	PHYSICAL BLOCK ON THE
	•					234				ADDRESS "HL .
						235				
	ØØBC	7Δ					WRLOP	MOV	A,D	
	ØØBD					237	MICHOI	ORA	E E	TEST IF COUNT IS ZERO
	00BE		55	aa		238		JZ	TOFF	TEST IF COUNT IS ZERO
	00Cl					239				SUBTRACT 256 FROM IT
			שש	ГГ				LXI	B,-256	SUBTRACT 250 FROM IT
	00C4					240		XCHG	_	
	ØØC5		~ 4	0.0		241		DAD	В	TO 056 (1000) M 1000
	ØØC6			שש	-	242		JNC	WEBLK	IF 256 WEREN T LEFT
	ØØC9	06	שש			243		MVI	В,0	
						244				
	ØØCB		ØØ				WDBLK	MVI	С,0	CRC STARTS WITH ZERO
	ØØCD					246		XCHG		RESTORE COUNT TO DE, ADDRESS TO HL
	ØØCE				Ø.	247	WDBLl	\mathtt{CALL}	WLOOP	WRITE OUT THE BLOCK
	00Dl	C3	вС	ØØ	Ø.	248		JMP	WRLOP	AND GO BACK TO MAJOR LOOP
					Ø	249	*			
	ØØD4	45			. Ø.	25Ø	WLBLK	VOM	B,L	REMAINDER OF COUNT
	00D5	21	ØØ	ØØ	Ø.	251		LXI	н,0	TELL DE WE ARE DONE
	00D8	C3	CB	00	. Ø:	252		JMP	WDBLK	
					Ø	253	*			
	00DB	F5			Ø	254	WRBYT	PUSH	PSW	SAVE CHARACTER
	Ø Ø DC		FΑ				WRWAT	IN	ØFAH	GET UART STATUS
	ØØDE					256		ANI	8ØH	
	ØØEØ			ØØ		257		JZ	WRWAT	WAIT UNTIL IT IS READY
	00E3			~ ~		258		POP	PSW	OHILL II ID HUHDI
	00E4		FB		· Ø:			OUT	ØFBH	OUTPUT THE CHARACTER
	2014	<i>.</i>				260	*	001	DIDII	OULIGE THE CHARACTER
						261		TS DOMESTAL	UPDATES THE	CPC
						262		TO MOUTINE	OFDWIES INF	CIC
	00E6	0.1					UDCRC	SUB	С	EODW DADMIAI
	סיםממ	フュ			. ש	203	ODCKC	DUD	C	FORM PARTIAL

** ALS-8 PROGRAM DEVELOPMENT SYSTEM

			PROCESSOR	TECHNOLOGY CORP
MANUAL DATA			6200 HOLL	IS STREET
CUTS READ AND WRITE ROUTI	NES		EMERYVILL	E CALIF 94608
00E7 4F 026	4	VOM	C,A	SAVE IT
00E8 A9 026	5	XRA	C -	NOW BEND IT OUT
ØØE9 2F Ø26	6	CMA	•	GET A FF
ØØEA 91 Ø26	7	SUB	С	CRC+1-1 IS NOT THE SAME
00EB 4F 026		MOV	C,A	AND RESAVE IT
00EC C9 026		RET	-,	
027				
927				
027		ROUTINE	WRITES THE	HEADER POINTED TO BY
027 027		O THE TAP		MEMBER TOTALES TO ST
027 027		O IND INF	ь.	
	5 WHEAD	CATT	WTON	MUDN ON MUE MADE AND DELAY
		CALL		TURN ON THE TAPE AND DELAY
		MVI	D, 50	WRITE 50 ZERØS
	7 NULOP	XRA	A	
00F3 CD DB 00 027		CALL	WRBYT	
00F6 15 027		DCR	D	
00F7 C2 F2 00 028		JNZ	NULOP	
028			_	
00FA 3E 01 028		MVI	$A_{r}1$	50 ZERØS FOLLOWED BY A ONE
00FC CD DB 00 028		CALL	WRBYT	
00FF 01 00 10 028		LXI	B, HLEN*256	HEADER LENGTH TO B, ZERO TO C
028				
	WLOOP	MOV		GET CHARACTER
0103 CD DB 00 028	7	\mathtt{CALL}	WRBYT	WRITE IT TO THE TAPE
Ø106 Ø5		DCR	В	
Ø1Ø7 23	€	INX	H	
Ø108 C2 Ø2 Ø1	ð	JNZ	WLOOP	
Ø10B 79	L	MOV	A,C	GET CRC
Ø10C C3 DB 00 029	2	JMP	WRBYT	PUT IT ON THE TAPE AND RETURN
029	*			
029	1 *			
029	5 * THIS	ROUTINE	COMPARES TH	E HEADER IN THEAD TO
029	5 * THE	USER SUPP	LIED HEADER	ADDRESS IN HL.
029		ETURN IF	ZERO IS SET	IF THE TWO NAMES COMPARED
Ø29				
	DHCMP	MVI	B,5	COMPARE FIVE CHARACTERS
0111 1A 030	DHLOP	LDAX	D	GET ONE PART
Ø112 BE Ø3Ø		CMP	M	COMPARE IT WITH THE OTHER
0113 C0 030		RNZ	•	RETURN IF NOT THE SAME
0114 05 030		DCR	В	
0115 C8 030		RZ		IF ALL FIVE COMPARED
0116 23 030		INX	Н	COMPARE THE NEXT
0117 13 030		INX	D D	
0118 C3 11 01 030		JMP	DHLOP	
030		02	Billor,	
030				
	WTON	MVI	В,4	SET LOOP DELAY
	L TON	OUT	STAPT	TURN ON THE SELECTED DRIVE
031				ZOLL, CL. IMB DEFECTED DILLYE
	B DELAY	LXI	D,0	
	DLOP1	DCX	D, 0 D	
0123 7A 031		MOV	A,D	
0124 B3 031		ORA	E E	
077- 77 077	,	OM	_	

ALS-8 PROGRAM DEVELOPMENT SYSTEM

PROCESSOR TECHNOLOGY CORP 6200 HOLLIS STREET

	_					TECHNOLOGY CORP
MANUA						IS STREET
CUTS	REA	AD AND WR	ITE ROUTINES		EMERYVILL	E, CALIF. 94608
0125	C2	22 Ø1	0317	JNZ	DLOPl	LOOP HERE UNTIL DE ARE ZERO
0128		22 01	Ø318	DCR	В	LOOP HERE UNITE DE ARE ZERO
		1F Ø1	0319	JNZ	DELAY	LOOP HERE UNTIL B IS ZERO
Ø12C		71 07	0320	RET	DULKI	HOOF HERE CHILE B ID BERG
0.120	C)		0321 *	KLL		
			0322 *			
			0323 *			
			Ø324 *			
			Ø325 *			
			Ø326 *			
			Ø327 *	PORT	ASSIGNMENTS	
			Ø328 *			
	ØØ		0329 STAPT	~	ØFAH	STATUS PORT GENERAL
		FB	Ø330 TDATA	_	ØFBH	TAPE DATA
		01	Ø331 KDATA	~	1	KEYBOARD DATA PORT FOR ESCAPE TEST
	ØØ	1B	Ø332 MODE	EQU	1BH	ESCAPE KEY
			0333 *			
			0334 * 0335 *			
			Ø336 *	α πτα	SSIGNMENT MA	CVC
			Ø337 *	DII V	DOIGNMENT MA	
			0338 *			
	ØØ	Ø8	Ø339 TFE	EQU	8	TAPE FRAMING ERROR
	ØØ		0340 TOE	EQU	16	TAPE OVERFLOW ERROR
	ØØ	40	Ø341 TDR	EQU	64	TAPE DATA READY
	ØØ	80	Ø342 TTBE	EQU	128	TAPE TRANSMITTER BUFFER EMPTY
			0343 *			
	ØØ		0344 TAPE1		64	TAPE ONE OFF BIT
	.ØØ	80	0345 TAPE2	EQU	128	TAPE TWO OFF BIT
			0346 * 0347 *			,
			0348 *			
			0349 *			
			0350 *		GLOBAL ARE	A
			0351 *		•====	
			Ø352 *			
			Ø353 *			
			0354 *	SYST	EM PARAMETER	AREA
			0355 *			
			0356 *			
4100			0357 *		-	NAME.
Ø12D			Ø358 THEAD		5	NAME
Ø132 Ø133			Ø359 Ø36Ø HTYPE	DS	1	THIS BYTE MUST BE ZERO FOR AUTO EXECUTE TYPE
0134			0361 BLOCK		2	BLOCK SIZE
0136			0362 LOADE		2	LOAD ADDRESS
Ø138			0363 XEQAD		2	AUTO EXECUTE ADDRESS
Ø13A			0364 HSPR	DS	3	SPARES
			0365 *		=	
	ØØ	10	0366 HLEN	EQU	\$-THEAD	LENGTH OF HEADER
	ØØ	07	0367 BLKOF	EQU	BLOCK-THEA	D OFFSET TO BLOCK SIZE
			0368 *			
			Ø369 *			

** · ALS-8 PROGRAM DEVELOPMENT SYSTEM

PROCESSOR TECHNOLOGY CORP. 6200 HOLLIS STREET EMERYVILLE, CALIF. 94608

MANUAL DATA CUTS READ AND WRITE ROUTINES

0370 * BLKOF 0007 0219 BLOCK Ø134 0083 0367 CRCCK ØØ8A DELAY ØllF 0131 0319 DHCMP 010F 0076 DHLOP Ø111 0307 DLOP1 Ø317 Ø122 0162 0284 HLEN 0010 **HSPR** Ø13A HTYPE 0133 KDATA 0001 Ø189 LBLK 004E 0106 LOADR Ø136 0087 LOLOO 002C Ø115 MODE 001B Ø19Ø NULOP 00F2 0280 PTAPl 0008 0072 0078 RDBLK ØØ3D 0127 RHEAL 0061 Ø149 RHEAD 005F 0069 0147 RHED1 007D 0113 0170 RTAP 002B 0086 RTAPE 0000 RTLOP 0040 RTOF1 ØØ5B 0121 RTOFF 0101 005A SOHL 006F 0156 STAPT 00FA 0134 0186 0200 0311 STAT 008F 0143 0191 0197 0040 TAPE1 TAPE2 0080 Ø153 Ø164 Ø176 TAPIN ØØ9D TDATA ØØFB 0066 0145 0202 TDR 0040 Ø187 TERR 0049 0071 0114 0008 TFE 0201 0075 0161 0366 0367 THEAD Ø12D TOE 0010 0201 TOFF 0055 Ø238 TON ØllD 0065 TREDY 00Al TTBE 0080 UDCRC Ø168 00E6 WDBLl ØØCE Ø252 WDBLK ØØCB WHEAD 00ED 0217 WLBLK 00D4 0242 WLOOP 0102 0247 0290 WRBYT ØØDB 0278 0283 0287 0292 WRLO1 ØØBB 0248 WRLOP ØØBC

** ALS-8 PROGRAM DEVELOPMENT SYSTEM

PROCESSOR TECHNOLOGY CORP. 6200 HOLLIS STREET EMERYVILLE CALIF. 94608

MANUAL DATA CUTS READ AND WRITE ROUTINES

 WRWAT
 ØUDC
 Ø257

 WTAPE
 Ø0AA

 WTON
 Ø11B
 Ø275

 XEQAD
 Ø138