JOHNNIAC FLOATING-POINT INTERPRETIVE SYSTEM

by John I. Derr

Revised

4 August 1958

JOHNNIAC FLOATING-POINT INTERPRETIVE SYSTEM

INTRODUCTION

SECTION	I	WORD FORM FOR FLOATING-POINT DATA		
A. B. C. D. E.	Inter Inter Norma	rnal Form of Data rnal (Packed) Form of Data rnal (Unpacked) Form of Data alizing and Significant Digits Modes ary of Section I.	p. p. p.	3 4 6 8 9
SECTION	II	INSTRUCTION WORD FORMS FOR FLOATING-PO	ENT C	PERATIONS
в.	Inde:	ation Types and Classes king Mode t-Output Word Form	p. p.	15
SECTION	III	SYSTEM PHILOSOPHY FOR THE ARITHMETIC TY OPERATIONS	YPE	
C.	Appr Abso Guar Appl	ificant Digits oximate and Exact Numbers lute and Relative Error ding Figures ication to the Normalizing Mode ary of Section III	p. p. p. p.	24 26 29 30
SECTION	IV	FLOATING-POINT OPERATIONS		
A. B. C. D.	(N Logi	hmetic Type Operations cal-Control Type Operations on-indexing) cal-Control Type Operations (Indexing) t-Output Type Operations	р. р. р.	-
SECTION	v	OPERATION		
A. B.	Trac Erro	ing r Halt	p.	68 72
SECTION	VI	APPENDIX		•
A. B. C. D.	Inst Swit Oper JO	Forms ruction Word Forms ch Settings ations which Differ Significantly from HNNIAC Operations of JOHNNIAC Operations	р. р. р.	74 75 76 76 83
F. G.	List	of Floating Point Operations essable Input Data Sheet	p.	84 85 86

INTRODUCTION

This system is a floating-point interpretive system, and as such its primary function is to facilitate the execution of the elementary arithmetic operations (add, subtract, multiply, and divide) and, in addition, some of the more frequently used elementary mathematical function operations (square root, sine cosine, arc tangent, exponential, and logarithm). Entry into the system is effected by basic linkage under stored-program control. Upon entry into the system, all succeeding operations are carried out as pseudo-orders under the control of the interpretive system until one of a unique pair of exit orders is encountered.

The system is, relatively speaking, almost complete within itself. In addition to the arithmetic operations mentioned, the system recognizes input and output orders for floating-point data, conditional and unconditional transfer orders, indexing orders for the modification of addresses and the execution of repetitive loops, and indications (from both external and stored-program control) to print out the results of specified operations.

The logical form of the orders, which will be recognized by the interpreter, is very similar to that of the JOHNNIAC itself. (This system is basically a two-operation, two-address per instruction word system with an interpretation cycle of fetch, left, right. The same points hold true for the JOHNNIAC, and as a result, both are essentially single-address.) Another analogy is the agreement of

both numeric and mnemonic order codes for most of the operations which exist in both the JOHNNIAC and the floating-point system. The extent to which the over-all logic of this system conforms with that of the JOHNNIAC makes possible the integration of this system into the system of utility programs and sub-programs written for the JOHNNIAC. For example, that section of a problem code which is to be executed under interpreter control can be modified in the same way as machine-language code. The same assembly program can be used to process floating-point orders as that which is used to process machine-language code including the floating-point system itself, all of which implies that within a program we can conveniently intersperse fixed-point arithmetic, floating-point arithmetic, and logical operations in the ratio required by the problem being solved.

I. WORD FORM FOR FLOATING POINT DATA

The JOHNNIAC is a high-speed computer with an approximate add-time of 38 µs and 4096 words of high-speed magnetic core storage. A JOHNNIAC word contains 40 binary bits with the binary point to the right of the left-most bit. When data words are being considered, the left-most bit functions as a sign indicator and the remaining 39 bits represent the magnitudes of the data. Negative numbers are represented in complement form.

At all times the numerical data, which are operated upon or which are being transmitted to or from the high-speed storage under interpreter control, are in single-precision, floating-decimal form: i.e., every piece of data can be expressed in the form $^{\pm}$ M \cdot 10 m where M is a positive nine decimal digit number with a fixed decimal point and m is a two decimal digit integer. M is called the mantissa and m is the exponent of the number. The sign ($^{\pm}$) is associated with the mantissa.

A. External Form of Data

By the external form of a piece of numerical data X we mean either the form in which X is punched into a card for input to high-speed storage or the form in which X is printed or punched as output from high-speed storage. First of all, X can be uniquely represented as follows:

(F) $X = \pm A* \cdot 10^{a*}$, where A* is a positive nine decimal digit proper fraction or zero, i.e. $10^{-9} \le A* < 1$ or A* = 0, and a* is a decimal integer in the range -50 < a* < 50.

In order to eliminate the sign (\pm) from the exponent, we can increase a* by 50. Then $0 \le a* + 50 < 100$. We shall at times refer to (F) as the <u>implicit fractional</u> form of X, and call a* the <u>true exponent</u> or the <u>implicit</u> exponent of X. In the same way, let us call a* + 50 the explicit exponent of X.

S
$$a + 50$$
 $A + 11$
External Form of Data

A* is a positive 9-digit decimal fraction, a*+50 is the true exponent increased by 50, and S is the sign associated with A*. In summary, the external form of X is that of sign, fractional mantissa, and true exponent +50. Examples: Prepare $\pi \cong 3.1416$ for input in 1) and 2) below.

1) 3.1416 = +
$$\sqrt{3}$$
416 · 10¹ (implicit fractional form)
= $\frac{1}{1}$ (2) (external form)

2)
$$3.1416 = +.0000 31416 \cdot 10^{5}$$
 (implicit fractional form)
$$+ 55 \cdot 0000 31416 \cdot 10^{5}$$
 (external form)

Note: The mantissa A* need not be normalized. (See Section D below for definition of "normalized".)

B. Internal (Packed) Form of Data

From (F) above, it follows that X can also be represented

as follows:

(I) $X = \pm A \cdot 10^{a}$, where $A = A^{*} \cdot 10^{9}$ is a positive 9-digit decimal integer or zero, i.e. $1 \le A < 10^{9}$ or A = 0, and $a = a^{*} - 9$ is a decimal integer in the range $-59 \le a < 41$.

We shall refer to (I) as the <u>implicit integer form</u> of X. By combining certain aspects of all three of the mentioned representations of X, we have as a result the <u>explicit</u> representation of X in its internal form.

Internal Packed Form of Data $(X \ge 0)$

The above representation holds true if X is non-negative. If X is negative, the entire word is complemented.

Note that in order to transform A^* into A, A^* is not explicitly multiplied by 10^9 , since when A^* is read from a card it is simply converted as an integer. Note also that $a^* + 50 = a + 59$. As a result, no extra arithmetic is necessary when converting the external form of X into the internal form, since the only difference between the two is the location of the decimal point of the mantissa.

Example: Consider again $\pi = 3.1416$.

 $3.1416 = + .314160000 \cdot 10^{1}$ (implicit fractional form)

 $3.1416 = + 314160000 \cdot 10^{-8}$ (implicit integer form)

Note: The only difference between the last two forms is the location of the decimal point.

Three reasons for choosing this system for the representation of data are enumerated below:

- 1) Exact reconversion of input data is made possible. For example, any number X is exactly the same after having been read into the machine and then printed as it was before either of these operations was performed. Therefore, under certain limitations to be specified later, this system can simulate a true decimal computer.
- 2) The form of packing data internally makes possible algebraic and magnitude comparisons of data while outside of the interpreter control, provided that the numbers to be compared are normalized.
- 3) Nine digit mantissas were chosen because $2^{29} < 10^9 < 2^{30}$ and $100 < 2^7 < 2^9$.

C. Internal (Unpacked) Form of Data

All arithmetic operations executed under interpreter control involve an arithmetic pseudo-register called the AMQ. All floating-point numbers placed in the AMQ are in their unpacked form, which is as follows:

The above representation holds true if the mantissa is non-negative. Otherwise, the mantissa only is complemented.

Then the AMQ consists of two adjacent full words of storage. The function of the AMQ is closely tied to the one-address nature of the system. Some of its properties

are listed below:

- 1) The AMQ receives floating-decimal numbers from storage to initiate a sequence of operations. In the process of being transmitted from storage to the AMQ, all numbers are converted from their packed form to their unpacked form.
- 2) Conversely, at any stage of a sequence of operations the number retained in the AMQ may be transmitted to storage, and in this process it will be converted from its unpacked form to its packed form.
- All "binary" arithmetic operations executed under 3) interpreter control involve two operands, one of which is in the AMQ, while the other is in the location specified by the address part of the operation. Furthermore, the result of the operation will be placed in the AMQ. For example, consider the operation X+Y. One of the operands (say X) must originally be in the AMQ, and the other must be at a specified location in storage. The result (X+Y) of the operation will be found in the AMQ upon completion of the operation. All "unary" arithmetic operations executed under interpreter control involve only the contents of the AMQ, and the result of any such operation will be placed in the AMQ. For example, consider the operation sin X; X must originally be in the AMQ,

and the result (sin X) of the operation will be found in the AMQ upon completion of the operation.

D. Normalizing and Significant Digit Modes

Two mutually exclusive modes of executing arithmetic operations are available. The interpreter is said to be in the normalizing mode (the N mode) if the results of all elementary arithmetic operations (+, -, x, +) and all elementary mathematical function operations are normalized prior to being placed in the AMQ. A number is normalized if $10^8 \le A < 10^9$ or A = 0. If A = 0, then $a^* + 50 = 0$ also. Note that if $A \ne 0$, this amounts to saying that the most significant (left-most) position of the mantissa contains a non-zero digit.

Conversely, the interpreter is said to be in the significant digits mode (the SD mode) if for the results of all elementary arithmetic operations and mathematical function operations the following statement holds true:

Roughly speaking, carry only as many significant digits as would be justified by the theory of error analysis with the possible exception of guarding figures.

The system will be in the N mode (SD mode) if console switch T_{γ} is off (on).

Examples: X, Y are in the packed internal form.

Note that the mantissa of X is less significant than that of Y. Therefore, the number of significant digits of the mantissa of X·Y depends upon the number of significant digits of X. (See Section III for a more detailed discussion of significant digits.)

E. Summary of Section I

The external form for representing data is that of sign, fractional mantissa, and true exponent + 50, and the user is required to know only this form of representation. The internal form for representing data is that of integer mantissa, true exponent + 59, and complementation for sign. This form has been described for the primary purpose of giving the user an insight into the system so that he may take full advantage of the opportunities available to him. It might be pointed out here that the user might need to know the internal form for representing data if he desires to convert fixed point numbers into floating point numbers,

and vice versa. However, one way of performing the conversion has been described in detail in Section V.

A primary advantage of treating floating point mantissas as integers has already been mentioned in paragraph B of this section, namely, the exact reconversion of input data. This is made possible by the fact that decimal integers and binary integers convert exactly one into the other.

But this system simulates a true decimal machine in a broader class of operations than just Input-Output opera-The results of all arithmetic operations are tions. truncated decimally and without rounding. Then the results of any sequence of operations, with the exception of the elementary mathematical function operations, can be simulated exactly on a desk calculator by using nine digit operands. However, the algorithm for carrying out the simulation becomes more complicated when operations are carried out with unnormalized operands. A systematic way of accomplishing this simulation will be described for each order in Section IV.). Once more, we can say that this simulation is possible because no binary truncation is involved. But the simulation of decimal numbers is not closed under the mathematical function operations, because for these operations it is most desirable to transform at least the mantissa into a proper binary fraction. This transformation, as well as the ensuing calculations necessary to compute the resulting functional value, involves binary truncation,

and it is a well-known fact that in general decimal fractions do not convert exactly into binary fractions, and vice versa.

II. INSTRUCTION WORD FORMS FOR FLOATING POINT OPERATIONS

It was asserted in the Introduction that the interpretation of floating point orders is similar in many respects to the interpretation of JOHNNIAC machine language orders. In what follows we shall describe explicitly the logical form of the floating-point orders. However, we might take as our point of departure a brief description of the way in which the JOHNNIAC interprets instruction words.

0'1 6	7 18	19 20	21 22 27	28 39
Left Operation	Left Address	Not Used	Right Operation	Right Address
Left	Order		Righ	t Order

JOHNNIAC Instruction Word Form (J)

The octal operation codes are restricted to the range 000 - 1778 (128 possibilities). The octal representations of addresses are restricted to the range 0000 - 77778 (4096 possibilities).

It has been mentioned in the Introduction that the basic interpretation cycle of the JOHNNIAC is fetch, left, right; i.e., first a word of the form (J) is fetched from storage, then the left order is executed, and finally the right order is executed. As is usual in the execution of an order the operation part of the order takes precedence over the address part of the order. The JOHNNIAC operation list has been arranged so that operations which are similar to each other in some respect are grouped in the same class, where the class is defined by the two most significant

octal digits of the octal operation code. As a result, the classes range from 00_8 to 17_8 . See p.83 for a list of JOHNNIAC operations.

A. Operation Types and Classes

Perhaps it will be convenient at this point to break up the list of floating point operations into three basic types: Logical-Control type operations, Arithmetic type operations, and Input-Output type operations. The Logical-Control type operations include the conditional and unconditional transfer operations, the Indexing operations, the operations effecting exit from the interpreter control, and also the "No Operation" operation. The Arithmetic type operations include the operations necessary for the transmission of floating-point data between the high-speed storage and the AMQ as well as the elementary arithmetic operations and the elementary mathematical function operations. Those floating-point operations which are used to transmit floating-point data between the high-speed storage and any of the mechanisms used for reading cards, punching cards, or printing, constitute the Input-Output type operations.

With the exception of orders executed in the Indexing mode and the Input-Output type operations this system is, like the JOHNNIAC, a two-operation, two-address per instruction word system with an interpretation cycle of fetch, left, right. Under the same restrictions the instruction word form is unchanged except that the fields for the opera-

tion codes have been defined as follows:

0	1 6	7	18	19 20	21	22 27	28		39
Left Con.	Left Oper	Left	Address	Not Used	Rt Con.	Right Oper.	Right	Address	
	Le	ft Ord	ler			Rig	ht Orde	er	

Floating-Point Word Form (F)

The control fields are used for special control indications to the interpreter (with the exception of the Input-Output type orders). For example, the presence of a "l" in the Left Control field can cause the breakpoint printing of an order immediately after the order is executed. operation codes are now restricted to lie in the range 00-778 (64 possibilities). Recall that the operation part of an order is that part which takes precedence over all others. Note that the operation parts in (F) coincide with the least significant 6 binary (2 octal) digits of the corresponding operation parts in (J), and that the control parts in (F) coincide with the most significant binary (octal) digits of the corresponding operation parts in (J). For convenience of exposition in what follows, the term "operation" will be used interchangeably in either the sense of (J) or that of (F). However, after having noted the distinction between the two meanings, the reader should experience no difficulty from this direction.

In analogy with the concept of classes of operations for the JOHNNIAC, it is reasonable for us to group the floating-point operations according to eight classes (a zero

class, a one class, ..., a seven class), where the class is defined by the most significant octal digit of the octal operation code. (See p. 84 for a complete list of the floating-point operations.) Note that the Logical-Control type operations are in classes 0,1, and 7, the Arithmetic type operations are in classes 2, 3, 4, and 5, and the Input-Output type operations are in classes 0 and 1.

B. Indexing Mode

An Indexing mode (X mode) for interpretation of floating-point orders and a corresponding class (7) of Indexing orders have been incorporated into the interpretive system in order to facilitate the address modification and the counting involved in the execution of the repetitive loops which occur in a program. Immediately following the execution of the Enter Indexing operation, the Interpreter will be in the Indexing Mode. Then all succeeding orders will be interpreted in the Indexing Mode until a "1" is encountered in the Right Control field. The presence of a "1" in the Right Control field will always cause the Interpreter to exit the Indexing Mode. For this reason the Right Control field will be referred to as the Exit Indicator field while the Interpreter is in the X Mode.

When interpreting orders in the X Mode this system becomes a one operation per instruction word system with an interpretation cycle of fetch, left. The system also remains a single-address one, since one high-speed storage cell at most can be referred to in a single order. The in-

struction word form for orders executed in the Indexing Mode is as follows:

0	1 6	7	18	19 20	21	2	3 4 5	51.6	5 7	28	39
Con	Oper.	Left	Address	Not used	X Ind	X	T	A	G	Right	Address

Floating-Point Word Form (X Mode)

Only the Left Operation functions as an operation. The Right Operation field contains the Indexing Tag (X Tag) which can be used to specify uniquely any of the 64 possible combinations (including the combination where none of the indexing registers is involved) of six Indexing Registers which are involved in a given operation. Each of the Indexing Registers contains two quantities X() and $\Delta X($). The primary function of X() is at execution time only to modify the addresses of arithmetic type orders which are executed in the Indexing Mode, and which have X Tags refering to X(). The principal use of $\Delta X($) is to modify the corresponding X() upon execution of a Transfer on Positive Index order or a Transfer on Negative Index order. Each of the six Indexing Registers occupies one permanent full-word of storage within the Interpretive System as follows:

0 6	7'	'18	19'	127	28'	'39
Zero	Х()	Zero		<u>.</u> ΔX	()

Indexing Register Layout

Obviously, both $X_{()}$ and $\Delta X_{()}$ contain numbers in the range 0000 - 77778. Negative numbers are represented in

complement form. For example, if X() = -7 and $\Delta X() = -1$, then the corresponding Indexing register would contain:

,			
Zero	$7771_8 = 4089_{10}$	Zero	7777 ₈ = 4095 ₁₀

Thus far, we have made no attempt to assign to each of the Indexing Registers a unique name. Consider the figure below:

If we agree to use $X_{()}$ to designate the Index Register containing $X_{()}$, as well as $X_{()}$, then we can enumerate the Indexing Registers as X_A , X_B , ..., X_F . We can, in a one-to-one manner, associate X_A with binary position 22 and likewise for the other Indexing Registers.

Now we can adopt the convention that the presence of a "1" in any of the binary tag positions means that the corresponding Indexing Register is involved in the execution of the given order, and that the presence of a "0" in the same position implies the opposite condition. Since it is natural to express JOHNNIAC operation codes in octal and since the Tag part of our orders coincides with the Right Operation of form (F), then it will be convenient to associate the octal representation of the Tags for each of the Indexing Registers as follows:

A
$$\longleftrightarrow$$
 40, B \longleftrightarrow 20, C \longleftrightarrow 10

$$D \longleftrightarrow 04$$
, $E \longleftrightarrow 02$, $F \longleftrightarrow 01$

Example: Assume that the X Tag field contains 658.

$$65_8 = 110 \ 101_2.$$

$$= 40_8 + 20_8 + 04_8 + 01_8$$
.

According to either of the right-hand members above, Indexing Registers X_A , X_B , X_D , and X_F are involved in this order.

Given two modes of interpretation, the X Mode and the NX Mode, and two categories of operations, the Indexing operations (7 class operations) and the Non-Indexing operations, we have four logical possibilities:

- 1) Indexing orders executed in the X Mode,
- 2) Indexing orders executed in the NX Mode,
- 3) Non-Indexing orders executed in the X Mode, and
- 4) Non-Indexing orders executed in the NX Mode.

Condition 4 represents the standard situation, and the instruction word form is that of (F). The only order which satisfies Condition 2 is the Enter Indexing order. The instruction word form is also that of (F). Therefore, we can say that all orders executed in the NX Mode have the instruction word form of (F).

Conversely, all orders which are executed in the X Mode have the basic instruction word form of (X Mode). These orders, of course, satisfy Conditions 1 and 3. Although both Conditions 1 and 3 have the basic word form of (X Mode), there is a fundamental difference between the two conditions insofar as the contents of the Address fields are concerned.

Under Condition 3 we exclude the Input-Output orders

which cannot be executed in the X Mode. We do explicitly include <u>all</u> of the operations which are neither Indexing operations nor Input-Output type operations. Then under Condition 3 we have the instruction word form of (X Mode) modified to be:

0	1 6	7		19 20								4 5	6	7	8 9
Con	Oper.	Left	Address	Not Used	X INI)	χ	T	A	G	Blank	С	L	U	E

Floating-Point Word Form (Condition 3)

Note that this form differs from the form X Mode only in the Right Address.

The six least significant bits of the word correspond in a one-to-one fashion with the six bits of the X Tag. Ordinarily, the Clue field will be left blank. However, if the X Tag field corresponding to XA contains a zero and if some other X Tag field contains a "l", then if the user will place the numerical representation of the first X(), which has a "l" in its corresponding X Tag field, in the Clue field, the time required for executing the order will be decreased. (The saving of time results from the fact that the bits of the X Tag are examined from left to right, ordinarily beginning with A.)

Note that if the information contained in the Address fields is being processed by an assembly program as decimal information and if the information contained in the Operation fields is being processed as octal information, then the user must convert the numerical representation of the

X() from octal to decimal. Perhaps the following table and an example will help to fix the idea:

X Register Tag	Octal Equiv.	Dec. Equiv.
A	40	32
В	20	32 16 08
C	10	08
Ď	04	O4 .
E	02	02
F	01	01
Examples: 1.	TAG = 26 ₈ . CLUE = 20 ₈	= 16 ₁₀ . (or = Zero)
2.	TAG = 078	
	CLUE = 04_8	$= 04_{10}$. (or = Zero)

We shall now emphasize the function of the Indexing Registers under Condition 3. For any Non-indexing order under Condition 3 we define the Effective Address of that order to be the sum of the Left Address plus all of the X() which have a "1" in the corresponding X Tag position. The Effective Address is computed at interpretation time, and it is the address associated with the execution of the order. It is important to note that the Left Address of the instruction word as it was stored in high-speed storage is left unchanged by the execution of the order.

Examples: Assume $X_A = 10$, $X_B = 5$, $X_C = 20$. (All numbers except those in the operation fields are decimal numbers.)

1. Consider the following Reset and Add order which is being executed in the X Mode:

0		6	7			8	21		27	28	3		39
0	2	0	0	9	0	0	0	5	0	0	0	0	0

The Effective Address = 900 + 10 + 20 = 930.

Then the result of this order is to place the contents of storage cell 0930 into the AMQ in unpacked form.

2. Consider the following Multiply order which is stored in storage cell 1000 under the same conditions as in example 1:

0		6	7			18	21		27	28	3	2	<u> </u>
0	3	2	2	8	0	0	1	1	0	0	0	0	8

The Effective Address = 2800 + 20 = 2820. There are two significant results of this operation:

- The contents of the AMQ will be multiplied by the contents of memory cell 2820, and the floating-point product will be placed into the AMQ in unpacked form.
- 2) The Interpreter will exit from the Indexing Mode; i.e., the instruction word stored in storage cell 1001 will be executed in the NX Mode.

We have seen that the application of the Indexing Registers for the purpose of modifying addresses is performed by orders executed under Condition 3. However, the operations performed upon the Indexing Registers themselves lie strictly in the domain of the Indexing orders executed under Condition 1. The precise operations which can be performed on the Indexing Registers will be discussed in Section IV. Let it suffice here to say that for each of the Indexing

Registers there exist operations for 1) setting $X_{()}$ and $\Delta X_{()}$ = to given values, 2) increasing $X_{()}$ and $\Delta X_{()}$ by given values, and 3) increasing $X_{()}$ by $\Delta X_{()}$ and then testing $X_{()}$ + $\Delta X_{()}$ = a given value.

C. Input-Output Word Form

With the exception of the Addressable Input Order (which has the condition 3 word form) the Input-Output orders have a word form which differs from both of the forms (F) and (X Mode). However, this word form is quite similar to the form (X Mode). Once more we have only one operation per instruction word, and hence, at the same time an interpretation cycle of fetch, left. All addresses both between and including the ones specified are involved in the execution of the order. Below is the basic instruction word form for the Input-Output type operations (Addressable Input excepted).

0	1 6	7	18	19 2	12	2-24	25-27	28	39
0	Oper.	First	Address	А		В	C	Last	Address

Input-Output Word Form (Addressable Input excepted)

The left Operation field functions as the operation field for the order.

The First Address field contains the address of the first floating-point number to be transmitted between the high-speed storage and the input-output mechanism specified by the operation field. Similarly, the Last Address field contains the address of the last floating-point number. Of course, these fields coincide with the address fields of the

other instruction word forms.

The fields B and C coincide with the octal digits of the Right Operation field in the sense of (F). The function of the A, B, C fields is to specify to the interpreter the form which the data will take at the specified input-output mechanism. With respect to reading and punching cards, for instance, the user can specify the number of data words per card.

In the conclusion of Section II, we should like to point out to the reader that in this section we have emphasized the differences existing among all of the various instruction word forms. In doing so, we have presupposed that the similarities would speak for themselves. Most of the differences consist in calling the same fields by different names. All of the forms are similar in one very important respect; they are, with minor exceptions to be pointed out, compatible with all existing assembly programs.

III. SYSTEM PHILOSOPHY FOR THE ARITHMETIC TYPE OPERATIONS

A. Significant Digits

We shall define the <u>significant digits</u> of any decimal number to be that set of digits which consists of all of the non-zero digits $(1, 2, \ldots, 9)$ and in addition all of the zero digits which lie to the right of some non-zero digit. The <u>most significant</u> digit is defined to be the first non-zero digit from the left. The <u>least significant</u> digit is defined to be the right-most significant digit. We shall denote by S_N the number of significant digits of N.

Examples: 1) N = 009800106.

The digits 9800106 are significant. The digit 9 is the most significant digit. The digit 6 is the least significant digit. $S_N = 7$.

2) N = 0 0 0 0 0 0 0 0 0.

There are no significant digits. $S_N = 0$.

B. Approximate and Exact Numbers

It is a well-known fact that certain classes of real numbers cannot be represented exactly by a finite number of digits in the decimal system. Examples of this phenomenon include the transcendental numbers, the irrational numbers and most of the rational numbers. Explicit examples are π , $\sqrt{2}$, and 1/3, respectively. There also, of course, exist rational numbers (including integers) which can be repre-

sented by a finite number of decimal digits, but such that this finite number exceeds some preassigned number. For example, the number 1 2 3 4 5 6 7 8 9 1 cannot be represented exactly by nine decimal digits. In either of these cases we have examples of what we shall call approximate Under the class of approximate numbers we shall also include the computed results of operations performed upon either approximate numbers or, in some cases, exact numbers. By exact numbers we shall mean only those quantities which can be represented exactly by a given number (nine in our case) of decimal digits. Observe that exact numbers can arise as the result of arithmetic operations. However, note that the arithmetic operations performed by this interpretive system are pseudo-operations. truncations are performed in accordance with the algorithms to be specified for each operation.) It is important for the reader to understand that, in order for the result of an operation to be exact, two necessary conditions must be satisfied:

- 1) The operands must have been exact. $\frac{x}{1} = \pm 1$ exact.
- 2) The pseudo-operation performed on these exact operands must give the same result as the true operation; i.e., no information can be lost because of approximations, truncations, etc.

For extensive calculations carried out in the floatingpoint system, however, the class of exact numbers should in general be restricted to include only constants and data which do not change during a calculation. Furthermore, these exact numbers should always be normalized. Extreme caution is advised when considering the results of arithmetic operations to be exact. Recall that in order for the result of an operation to be exact, both of the operands must have been exact. In addition the actual pseudo-operation performed must be thoroughly understood.

- Examples: 1) Assume X = 1 0 0 0 0 0 0 0 1,

 and Y = 1 0 0 0 0 0 0 1 to be exact.

 Then X+Y = 2 0 0 0 0 0 0 0 2 is exact.

 Also X x Y = 1 0 0 0 0 0 0 0 2 0 0 0 0 0 0 1

 is exact. Denote by X o Y the result of

 X x Y after truncation to 9 digits. Then

 X o Y = 1 0 0 0 0 0 0 0 2 is not exact.
 - 2) Assume X = 0 0 0 0 0 0 0 0 1 is exact. Then arc tan X = .785398163 is only an approximation to $\pi/4$.

C. Absolute Error and Relative Error

If we denote by N* the approximate number representing an exact number N, then we shall define the <u>absolute error</u> of N* to be N* - N. Let us denote the absolute error by Δ N. Then we shall define the <u>relative error</u> to be (ΔN) + N. (Ordinarily, ΔN + N can be approximated by ΔN + N*.)

In what follows now let us assume that our numbers N* are 9 digit decimal integers, some of the digits of which might not be significant. We shall also assume that these approximate numbers have been truncated decimally without

rounding, and that $|\Delta N| < 1$. This fact means that we are considering only the absolute error introduced by this last truncation, or that we are not including the accumulated error which has been propagated from previous pseudo-operations.

Example: $N = 0 0 0 0 0 1 2 3 4 \cdot 9 9 9 \cdot \cdot \cdot$

N* = 000001234.

Therefore, $\Delta N = -.999 \cdot \cdot \cdot$ and $|\Delta N| < 1$.

RULE I. The absolute value of the absolute error of the sum of two approximate numbers cannot exceed the sum of the absolute values of the absolute errors of the given numbers.

Example: Let X = 0 0 0 0 1 2 3 4 5 . 9 and

Y = 000054321.9. Then

X* = 0 0 0 0 1 2.3 4 5 and Y* = 0 0 0 0 5 4 3 2 1.

Therefore, $|\Delta X| = .9$ and $|\Delta Y| = .9$.

Now X + Y = 000066667.8 and

X* + Y* = 0 0 0 0 6 6 6 6 6. Therefore,

 $|\Delta(X+Y)| = 1 \cdot 8$, and so $|\Delta(X+Y)| \leq |\Delta X| + |\Delta Y|$.

Observe that the worst case is approached when ΔX and ΔY both approach one and are of the same sign.

RULE II. The absolute value of the relative error of the product or quotient of two approximate numbers cannot exceed the sum of the absolute values of the relative errors of the given numbers.

Example: Let X = 0 0 0 0 0 0 0 0 1 . 9

and Y = 0 0 0 0 0 0 0 2 . 9.

Then $\left| \frac{\Delta X}{X} \right| = \frac{.9}{1.9}$ and $\left| \frac{\Delta Y}{Y} \right| = \frac{.9}{2.9}$.

 $X \cdot Y = 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 5 \ . \ 5 \ 1$ and

 $X* \cdot Y* = 0 0 0 0 0 0 0 0 2.$

Therefore $\left|\frac{\Delta(X \cdot Y)}{X \cdot Y}\right| = \frac{3 \cdot 51}{5 \cdot 51}$, and $\left|\frac{\Delta(X \cdot Y)}{X \cdot Y}\right| \leq \left|\frac{\Delta X}{X}\right| + \left|\frac{\Delta Y}{Y}\right|$.

These two rules give us a convenient way for positing an upper bound for the error introduced by truncation in any one of the pseudo-operations (+), (x), (+). We can, however, rephrase the second rule into a more useful form. We are able to derive this alternate form from the original because of the close connection between the concepts of significant digits and relative error.

RULE III. The number of significant digits carried in the product or the quotient of two approximate numbers cannot in general be justified beyond the number of significant digits carried in the <u>least significant</u> of the two operands.

<u>Proof</u>: We shall outline a proof for the product.

Let X and Y be the two operands and let X be the more significant of X and Y; i.e., $S_X \geq S_Y$. Also, assume X and Y are both positive, and $\Delta X = 1$, and $\Delta Y = 1$.

We know that $(X + \Delta X) (Y + \Delta Y) = XY + Y\Delta X + X\Delta Y$ + $\Delta Y \Delta X$, and that either $S_{XY} = S_X + S_Y$ or $S_{XY} = S_X + S_Y - 1$.

Since $\Delta Y = 1$, $S_{X\Delta Y} = S_X$. Therefore, the S_X least significant positions of $(X + \Delta X)$ $(Y + \Delta Y)$ cannot be justified.

Then $S_{XY} - S_X = S_Y$ if $S_{XY} = S_X + S_Y$, and $S_{XY} - S_X = S_Y - 1$ if $S_{XY} = S_X + S_Y - 1$. In either case, $S_{X*Y*} \leq S_Y$. (Recall that $X* = X + \Delta X$.)

A similar argument exists for the quotient.

D. Guarding Figures

Rule III holds true in general; e.g., even in the worst possible case when ΔX and $\Delta Y = 1$, X and Y are of the same sign, and $S_{\chi} = S_{\gamma}$. However, if we assume a random distribution of truncated digits, we can say that the average value of ΔX or ΔY is 1/2. Furthermore, in many cases the relative errors approach zero, in which case we would be justified in keeping all or most of the generated digits of the product. As a compromise we can always retain some additional digits in the product or quotient. These additional digits we shall call guarding figures. In the floating-point system we have adopted the convention of keeping at most one guarding figure in the results of the elementary arithmetic type orders. Referring back to the preceding proof, we see that for the product $S_{XY} - (S_X - 1) = S_Y + 1$ or S_Y . The product is actually computed in an analogous manner so that $S_{\mathbf{V}}$ or $S_{\mathbf{V}}$ + 1 significant digits are carried in the final result; and the same method is applied for the quotient.

The decision to keep zero or one guarding figure in the results of the elementary arithmetic operations was influenced by several factors. First and foremost, the same computational algorithm is used for both of the cases of zero and one guarding figures. Whether or not an extra digit is retained in a result is determined only by the distribution of the digits in the operands. In order to make the computational algorithm independent of the distribution of the digits, it is necessary to retain a variable number

of guarding figures, and the domain of this number must consist of two consecutive integers. Secondly, if a "negative number of guarding figures" were allowed, information would be needlessly lost. Thirdly, if more than zero or one guarding figure were retained, we would fast lose the primary advantage of the SD Mode.

This advantage of the SD Mode is to indicate the number of "good" justifiable digits which result from a calculation. During the course of a calculation the leading significant digits of numbers can be lost when performing the Add type operations, and significant digits can be gained by inserting guarding figures into the low order position of the result when performing any of the elementary arithmetic operations. Consequently the quality of the indication given by the number o of significant digits of a result depends upon the particular sequence of calculations required to produce the result. For example, several significant digits may be lost in computing an intermediate sum, but subsequent operations can conceal this fact by retaining an extra guarding figure at each of several steps in the problem. The occasional addition of just one extra guarding figure is very costly since otherwise the number of significant digits in an operand would serve (roundoff error excepted) as a lower bound rather than an upper bound Iterations? to the accuracy of the operand.

E. Application to the Normalizing Mode

The advantage of using the N Mode is that the maximum number of guarding figures is kept in the results of the Multiply and Divide operations, provided that the operands

are always normalized. If the operands are normalized, the non-zero products and quotients are computed so as to contain nine or ten significant digits. If the operands are not normalized, the products and quotients are computed according to Rule III modified to insert at most one guarding figure, and under normalization only zeros can be inserted into the least significant position of the mantissa. Note that this operation of effectively shifting the result to the left does not change the relative error, since the relative error is independent of the decimal point.

The advantage just mentioned for using the N Mode becomes important in the same ratio as the relative errors of the operands approach zero. This fact implies that all exact numbers should be kept normalized at all times since for exact numbers the relative errors equal zero.

Example: Input the number 2.

- 1) If the form is + 5 1 2 0 0 0 0 0 0 0 0, then the relative error is considered to be approximately 1 + $(2 \cdot 10^8)$.
- 2) If the form is + 5 9 0 0 0 0 0 0 0 0 2, then the relative error is considered to be approximately 1 + 2.

F. Summary of Section III

The conventions adopted for carrying out the "binary" elementary arithmetic operations were chosen so as to permit these operations to be performed on numbers which may or may not be normalized and to be carried out in either the N Mode or the SD Mode. It is more efficient from the stand-

point of execution time to post-normalize the results of these operations than to pre-normalize them. Storage space is saved by using the same set of internal instructions to carry out these operations (excluding post-normalization) independent of the mode of operation and the state of normalization of the operands.

The conventions which were adopted for these operations are:

- 1) The operands are not pre-normalized prior to the execution of the operation.
- 2) The calculation (prior to the final normalization) is always carried out as if the operands were not normalized and the mode of operation were the SD Mode. This means that decimal truncations might have been performed at some point during the calculation with the result that less than 9 significant digits are present in the resulting mantissa.
- 3) The result is normalized only if the system is in the N Mode. Note that only zeros can be inserted into the least significant positions of the mantissa during the normalization process.

The operands are always normalized prior to the execution of the mathematical function operations. The resulting functional values are normalized if the system is in the N Mode, or in the case of the SD Mode, the number of significant digits of the functional values are usually made to agree with the original operand.

Decimal truncation without rounding and the use of

integer mantissas were decided upon in order to permit this system to simulate a true decimal computer (except for the mathematical function operations). Decimal simulation and significant digits control have not been included in this system without certain accompanying disadvantages. The disadvantages involve basically a loss of efficiency in regard to space, time, and accuracy as described below:

- 1. The incorporation of a SD Mode and the use of integer mantissas result in more internal machinelanguage instructions than would be necessary if only the N Mode were available and fractional mantissas were used.
- 2. The admittance of unnormalized numbers and the use of integer mantissas increase the execution time for the elementary arithmetic operations.
- 3. Unrounded truncation and the significant digits method of computing products and quotients can result in a faster accumulation of truncation error.

Only the practical application of the system will determine whether or not the advantages of decimal simulation and significant digits control outweigh the accruing disadvantages just enumerated. The notions of decimal simulation and significant digits control are admittedly novel ones (at least relative to interpretive systems for high-speed binary computers), but they have been incorporated into this system anyway in the spirit of experiment.

IV FLOATING-POINT OPERATIONS

The discussion of the floating-point operations will be broken down into paragraphs which parallel the types of operations discussed in Section II. The only exception is that the Logical-Control type operations will be split into two parts. One part consists of the Indexing orders, and the other part consists of the Non-indexing orders. See p. 84 for a complete list of floating-point operations.

A. Arithmetic Type Operations

The data operated upon by the floating-point operations are assumed to be floating-point numbers of the internal form as discussed in Section I. Any of the Arithmetic type operations can be executed in either the Indexing Mode or the Non-indexing Mode.

The Arithmetic type of operations consists of the 2, 3, 4, and 5 classes of floating-point operations, and the discussion of the operations will be by classes.

1. The Two Class (Add Class) of Operations

OPERATION	Oc-	Mne- monic	OPERATION	Oc- tal	Mne moni
Reset Add	20	RA	Add	24	A
Reset Subtract	21	RS	Subtract	25	s
Reset Add Ab- solute Value	22	RAV	Add Absolute Value	26	ΑV
Reset Subtract Absolute Value	23	RSV	Subtract Ab- solute Value	27	sv

List of Two Class Operations

RESET ADD RA Y 20

The contents of cell Y (a packed floating-point number) is first unpacked, and then the unpacked number replaces the contents of the AMQ.

RESET SUBTRACT

RS Y 21

- 1) The contents of cell Y (a packed floating-point number) is complemented.
- 2) The result of Step 1 is unpacked.
- 3) The result of Step 2 replaces the contents of the AMQ.

RESET ADD ABSOLUTE VALUE

RAV Y 22

- 1) Take the absolute value of the packed floatingpoint contents of Y.
- 2) The result of Step 1 is unpacked.
- 3) The result of Step 2 replaces the contents of the AMQ.

RESET SUBTRACT ABSOLUTE VALUE

RSV Y 23

- 1) Take the negative absolute value of the packed floating point contents of Y.
- 2) The result of Step 1 is unpacked.
- 3) The result of Step 2 replaces the contents of the AMQ.

ADD

A Y 24

1) The packed floating-point number in Y is first

unpacked, and then the unpacked number replaces the contents of the floating-point Number Register (NR). The Number Register corresponds to the JOHNNIAC Number Register in the same way that the AMQ corresponds to the JOHNNIAC Accumulator and Multiplier Quotient registers.

- 2) Compare the exponents of the NR and the AMQ. (Note that we use NR and AMQ here to mean the contents of the NR and AMQ respectively.) If the exponent of the NR exceeds that of the AMQ, then interchange the contents of the NR and the AMQ.
- 3) Compute the non-negative difference of the exponents of the NR and the AMQ. If the difference exceeds 8 or if the mantissa of the NR equals 0, then proceed to Step 7.
- 4) Divide (unrounded) the mantissa of the NR by 10 raised to a power equal to the difference of the exponents.
- 5) Add algebraically the result of Step 4 to the mantissa of the AMQ. Retain the at most ten-digit in the mantissa of the AMQ.
- 6)a.If the number of significant digits of the mantissa of the AMQ = 10, then replace the mantissa by the mantissa divided (unrounded) by 10, and increase the exponent of the AMQ by 1. If the resulting exponent exceeds 99, then we shall say that the Exponent Overflow condition exists. The AMQ exponent is replaced by 99. The machine will halt

will halt at the Error Halt location, and if the GO button is pressed, then the results of this operation will be printed and the control will go to execute the next interpretation cycle. If the exponent does not exceed 99, then this operation is completed.

- b. If the number of significant digits of the mantissa of the AMQ is less than 10, then proceed to Step 7.
- 7)a. If the interpreter is in the SD Mode, then this operation is completed.
 - b.If the interpreter is in the N Mode, find the number of significant digits in the mantissa of the AMQ. (We shall designate this number as S_{AMQ} .)
- 8)a.If $S_{AMQ} < 9$, then compute the positive difference $(9 S_{AMQ})$. Proceed to Step 9.
 - b.If $S_{AMQ} = 9$, then this operation is completed.
- 9) Multiply the mantissa of the AMQ by 10 (9 SAMQ). (Note that only zeros are inserted into the least significant positions of the mantissa.)
- Decrease the exponent of the AMQ by (9 SAMQ). If the resulting exponent is negative, then we shall say that the Exponent Underflow condition exists. The AMQ is replaced by zero. The machine will halt at the Error Halt location, and if the GO button is pressed, then the results of this operation will be printed

and the control will go to execute the next interpretation cycle. If the resulting exponent is positive, then this operation is completed.

Examples for the Add Operation:

		one man operat	22200110200 202
	+ 55999000000 + 51505006011	AMQ NR	1)
(Step 4)	999000000 <u>50500</u>		
(Step 5)	999 050500	•	
(Resulting Sum)	+ 55999050500	AMQ .	
	+ 51999000000 - 51997005000	AMQ NR	2)
(Step 4) (Step 5)	+ 999000000 - 997005000 + 001995000		
(Sum if SD Mode)	+ 51001995000	AMQ	
(Step 9 if N Mode	+ 491995000 <u>00</u>	AMQ	
	+ 5 0 999999999 + 50000000002	AMQ NR	3)
(Step 4) (Step 5)	+ 999999999 + 000000002 + 1000000001		
(Step 6a)	+ 51100000000	AMQ	
	+ 50123456789 - 50123456789	AMQ NR	4)
(Sum if SD Mode) (Sum if N Mode)	+ 5000000000 + 00000000000 + 41876543210	AMQ AMQ NR	
(Sum if SD Mode) (Sum if N Mode)	+ 50000000000 + 41876543210	AMQ AMQ	

5)	AMQ NR	+ 50123456789 + 41876543210	
	AMQ NR	+ 50123456789 - 50123456789	(Sum in either Mode)
	AMQ AMQ	+ 5000000000 + 0000000000	(Sum if SD Mode) (Sum if N Mode)

In examples 4 and 5, the same three numbers are added in different order. These examples emphasize the relative importance of the exponents as compared with the mantissas for the Add orders executed in a floating-point system. The number of significant digits of the mantissas plays an equally strong role for the Multiply and Divide orders.

6)	AMQ	59000000001	(exact number)
	NR	51123456789	(exact number)

AMQ 5900000002 (Sum is an approximate number)
The reader should note the sum if the original number in the AMQ were normalized; i.e., 51100000000.
This example illustrates the necessity for keeping exact numbers normalized.

According to Rule I of Section III, the maximum absolute error which can be introduced into the ten-digit sum in Step 5 of this operation is equal to the sum of the absolute errors of the addends. Observe that normalization will not produce any additional guarding figures for the Add operations. Normalization increases the absolute error corresponding to the amount of shifting required, while it leaves the relative error unchanged.

SUBTRACT S Y 25

1)a. The contents of cell Y (a packed floating-point number) is complemented.

- b. The result of a. is unpacked.
- c. The result of b. replaces the contents of the NR. Steps 2, 3, ..., 9 are the same as for the ADD operation.

ADD ABSOLUTE VALUE

AV Y 26

- 1)a. Take the absolute value of the packed floatingpoint contents of Y.
 - b. The result of a. is unpacked.
 - c. The result of b. replaces the contents of the NR. Steps 2, 3, ..., 9 are the same as for the ADD operation.

SUBTRACT ABSOLUTE VALUE

SV Y 27

- 1)a. Take the negative absolute value of the packed floating-point contents of Y.
 - b. The result of a. is unpacked.
 - c. The result of b. replaces the contents of the NR. Steps 2, 3, ..., 9 are the same as for the ADD operation.
- 2. The Three Class (Multiply Class) of Operations

OPERATION	Octal	Mnemonic
MULTIPLY	32	M
MULTIPLY NEGATIVELY	33	MN

List of Three Class Operations

MULTIPLY M Y 32

ponent of the AMQ is set equal to 0, and this operation is completed.

- 2) The packed floating-point number in Y is first unpacked, and then the unpacked number replaces the contents of the NR.
- 3) If the mantissa of the NR equals 0, then the mantissa and the exponent of the AMQ are set equal to 0, and this operation is completed.
- 4) Find the number of significant digits (S_M) of the most significant of the mantissas of the AMQ and the NR.
- 5) Replace the mantissa of the AMQ by the double-length product of the mantissas of the AMQ and (S_M-1) the NR, all divided (unrounded) by 10 .
- 6) Replace the exponent of the AMQ by the sum of the exponents of the AMQ and the NR increased by (S_M-1) and diminished by 59.
- 7) If the exponent of the AMQ is negative, then the Exponent Underflow condition exists. See Step 10 of the ADD operation.
- 8) If the exponent of the AMQ exceeds 99, then the Exponent Overflow condition exists. See Step 6 a. of the ADD operation.

Steps 9, 10, 11, and 12 are the same as Steps 7, 8, 9 and 10 for the ADD operation.

If we denote the original contents of the AMQ by A·10^a, the original contents of the NR by B·10^b, and the resulting contents of the AMQ by C·10^c, then we can summarize symbolically the MULTIPLY operation as follows:

 S_{M}^{-1} c+59 = a+59 + b+59 + (S_{M}^{-1}) - 59.

Denote by $S_{A \cdot B}$ the number of significant digits of the double-length product $A \cdot B$. If $S_{A \cdot B} = S_A + S_B$, then if $S_{A \cdot B} \neq 18$ there will be one more significant digit in the resulting mantissa (C) than there was in the least significant of the Mantissas (A and B) of the AMQ and the NR. If $S_{A \cdot B} = S_A + S_B - 1$, then there will be as many significant digits in C as there were in the least significant of A and B. Assuming a uniform distribution of digits for A and B, the former condition (one more significant digit) will occur about 83% of the time. In either event one additional significant digit is obtained so far as the relative error is concerned.

If the user desires to simulate the Multiply operation on a desk calculator, he can combine the decision concerning whether or not to retain one extra significant digit in the product mantissa along with the calculation of the double-length product. Just perform the multiplication on the desk calculator by using normalized mantissas. If the lead digit of the product is zero, write the product mantissa with as many leading zeros as the least significant of A and B. Otherwise, write the product mantissa with one less leading zero than the least significant of A and B.

Note: In the N Mode, the result left in the AMQ is always normalized. Observe that only zeros are introduced into the least significant position.

Examples for the Multiply Operation

 $S_{AMQ} = 8$ and $S_{NR} = 5$. Therefore $S_{M} = 8$ and $S_{M}-1 = 7$. $\frac{000002000002000000}{10000000} = 000200000 = C$.

$$a = 52 + 55 + 7 - 59 = 55$$

Note that $S_{A \cdot B} = S_A + S_B$. For this reason, $S_{A \cdot B} = S_B + 1$.

c = 51

AMQ +52200000200 (Product)

MULTIPLY NEGATIVELY

MN Y 33

- 1) (Same as Step 1 of Multiply operation.)
- 2)a. The contents of cell Y (a packed floating-point number) is complemented.*
 - b. The result of a. is unpacked.
 - c. The result of b. replaces the contents of the NR.
- * Step 2)a actually precedes step 1.

Steps 3 through 12 are the same as the same steps for the Multiply Operation.

3. The Four Class (Divide Class) of Operations

-	OPERATION	Octal	Mnemonic
	DIVIDE	40	DS
	DIVIDE NEGATIVELY	41	DNS

List of Four Class Operations

DIVIDE

DS Y 40

- The packed floating-point number in Y is first unpacked, and then the unpacked number replaces the contents of the NR.
- 2) If the mantissa of the NR equals zero, then we shall say that the Divide Check condition exists. The machine will halt at the Error Halt location, and if the Go button is pressed, then the status of this operation will be printed and the control will go to execute the next interpretation cycle.
- 3) If the mantissa of the AMQ equals zero, then the exponent of the AMQ is set equal to zero, and this operation is completed.
- 4)a. If the absolute value of the mantissa of the AMQ is less than that of the NR, then replace the mantissa of the AMQ by the double-length product of the mantissa of the AMQ and 10 NR, all divided (unrounded) by the mantissa of the NR. Also re-

- place the exponent of the AMQ by the difference of the exponents of the AMQ and NR increased by 59 and diminished by $S_{\rm NR}$.
- b. If the absolute value of the mantissa of the AMQ is equal to or greater than that of the NR and if $2S_{NR} \geq S_{AMQ}$, then replace the mantissa of the AMQ by the double-length product of the mantissa of the (2S_{NR}-S_{AMQ}), all divided unrounded by the mantissa of the NR. Also replace the exponent of the AMQ by the difference of the exponents of the AMQ and NR increased by 59 and diminished by (2S_{NR}-S_{AMQ}).
- c. If the absolute value of the mantissa of the AMQ is equal to or greater than that of the NR and if $2S_{NR} < S_{AMQ}$, then replace the mantissa of the NR by the full-length product of the mantissa of the NR and 10 ($S_{AMQ} 2S_{NR}$). Then replace the contents of the mantissa of the AMQ by the unrounded quotient of the mantissa of the AMQ divided by the mantissa of the NR. Also replace the exponent of the AMQ by the difference of the exponents of the AMQ and NR increased by 59 and ($S_{AMQ} 2S_{NR}$).
- 5) The remaining steps are the same as Steps 7 through 12 for the Multiply Operation.

SYMBOLIC SUMMARY OF DIVIDE OPERATION

a. If |A| < |B|, then

$$C = \frac{A \cdot 10^{B}}{B}$$
 and c+59 = a+59 -(b+59) + 59 - S_B .

b. If $|A| \ge |B|$ and $2S_B \ge S_A$, then

$$C = \frac{A \cdot 10}{B}$$
 and $c+59 = a+59 - (b+59) + 59$
- $(2S_B - S_A)$.

c. If $|A| \ge |B|$ and $S_A > 2S_B$, then

$$C = A$$
 and $c+59 = a+59 - (b+59) + 59$
 $B \cdot 10^{S_A - 2S_B}$
 $+ (S_A - 2S_B)$

Note: If the user desires to simulate the Divide Operation on a desk calculator, he can combine the decision concerning whether or not to retain one extra significant digit in the quotient mantissa along with the calculation of the unrounded quotient. Just perform the division on the desk calculator by using normalized mantissas. If the quotient is less than one, write the quotient mantissa with as many leading zeros as the least significant of A and B. Otherwise, write the quotient mantissa with one less lead zero than the least significant of A and B. Assuming a uniform distribution of digits for A and B, both of these cases are equally likely. In either event one additional significant digit is obtained so far as the relative error is concerned. In the N Mode the quotient left in the AMQ is always normal-

ized. Observe that only zeros are introduced into the least significant positions.

Examples for the Divide Operation:

1)
$$\begin{array}{c} \text{AMQ} & +5800000050 \\ \text{NR} & +57000010000 \end{array} \end{array} \begin{pmatrix} \text{A} \cdot 10^{\frac{2}{6}} \\ \text{B} \cdot 10^{\frac{1}{6}} \end{pmatrix} \\ |\text{A}| < |\text{B}| \text{ and } S_{\text{B}} = 5. \\ |\text{C} = \frac{50 \cdot 10^{5}}{10000} = 500. \\ |\text{C} = 58 - 57 + 59 - 5 = 55. \\ |\text{AMQ}| & +55000000500 \\ |\text{AMQ}| & +4950000000 \end{array} \begin{pmatrix} \text{Quotient if SD Mode} \\ \text{Quotient if N Mode} \end{pmatrix} \\ |\text{AMQ}| & +57000010000 \\ |\text{ANR}| & +58000000900 \end{array} \begin{pmatrix} \text{A} \cdot 10^{\frac{2}{6}} \\ \text{B} \cdot 10^{\frac{1}{6}} \end{pmatrix} \\ |\text{A}| \geq |\text{B}| \text{ and } 2S_{\text{B}} \geq S_{\text{A}}. \quad S_{\text{A}} = 5 \text{ and } S_{\text{B}} = 3. \\ |2S_{\text{B}} - S_{\text{A}} = 1. \\ |\text{C} = \frac{10000 \cdot 10^{1}}{900} = 111. \\ |\text{C} = 57 - 58 + 59 - 1 = 57. \\ |\text{AMQ}| & +51111000000 \end{pmatrix} \begin{pmatrix} \text{Quotient if SD Mode} \\ \text{AMQ}| & +51111000000 \end{pmatrix} \\ |\text{A}| \geq |\text{B}| \text{ and } S_{\text{A}} > 2S_{\text{B}}. \quad S_{\text{A}} = 7 \text{ and } S_{\text{B}} = 3. \\ |S_{\text{A}} - 2S_{\text{B}} = 1. \\ |\text{C} = \frac{90000000}{500 \cdot 10^{1}} = 1800. \\ |\text{C} = 56 - 57 + 59 + 1 = 59. \\ |\text{AMQ}| & +59000001800 \end{pmatrix} \begin{pmatrix} \text{Quotient if SD Mode} \\ \text{Quotient if N Mode} \end{pmatrix} \\ |\text{AMQ}| & +541800000000 \end{pmatrix} \begin{pmatrix} \text{Quotient if SD Mode} \\ \text{Quotient if N Mode} \end{pmatrix}$$

- 1) a. The contents of cell Y (a packed floating-point number) is complemented.
 - b. The result of a. is unpacked.
- c. The result of b. replaces the contents of the NR. Steps 2 through 10 are the same as for the Divide Operation.

4. The Five Class of Operations

OPERATION	^٥ ۲ کا	MEMCAIC	OPERATION	OC > 5	MEMONE
Store	50	ST	Arc Tangent	54	ART
Square Root	51	SQR	Exponential	55	EXP
Sine	52	SIN	Logarithm	56	LOG
Cosine	53	cos		·	

List of Five Class Operations

STORE

ST Y 50

The unpacked floating-point number in the AMQ is packed and then the packed number replaces the contents of Y. For the remaining five class operations let $A \cdot 10^{-a+50}$ denote the initial contents of the AMQ.

SQUARE ROOT

SQR 51

- 1) If A = zero, then this operation is completed.
- 2) If A < 0, the machine will halt at the Error Halt location. If the GO button is pressed, the present state of the operation will be printed. Then A will be complemented. Proceed to Step 4.

- 3) Replace the mantissa of the AMQ by the unrounded quotient $|A|/10^9$. Denote the mantissa by x.

 Normalize x so that $2^{-2} \le x \cdot 2^{2q} < 1$. Let $y = x \cdot 2^{2q}$.
- 4) If y < 1/2, set $y_0 = 1/4 + y$. If y > 1/2, set $y_0 = 1/2 + y/2$. With y_0 as a "first guess" compute y by a Newton iteration process using 39 binary bit arithmetic. Ordinarily, the test for the completion of the iteration (this test can be modified by alterting a shift order) is made upon only the 34 most significant positions.
- 5) If a is odd, replace \sqrt{y} by $\sqrt{y} \cdot \sqrt{1}$.
- 6) Place \sqrt{y} . $10^9/2^q$ in the AMQ mantissa. Place the integer part of 1/2 (a + 51) in the AMQ exponent.
- 7) The remaining steps of this operation are like steps 7-10 for the ADD operation.

SINE (Radian Arguments)

SIN 52

- 1) Compute S_A = the number of SD of A.
- 2) If the exponent of the AMQ exceeds 59, the machine will halt at the Error Halt location. If the GO button is pressed, then the status of this operation will be printed, and the control will proceed to execute the next interpretation cycle.
- 3) a. If a \geq -4, proceed to step 4.
 - b. Otherwise, the remaining steps of this operation are like steps 7-10 of the ADD operation.
- 4) Compute the unrounded quotient $|A|/(10^9) = F$.
- 5) Compute $(F \cdot 2^{-3}) / (\pi/4) = F/(2\pi)$

- 6) a. If a < 0, compute the unrounded quotient $(F/2\pi) / 10^a = |9/2\pi|.$ Sumplin error.
 - b. If a = 0, let $|9/2\pi| = F/2\pi$.
 - c. If a>0, compute $|9/2\pi|$ = the fractional part of $(F/2\pi)10^a$.
- 7) Compute $2[1/4 |9/2\pi| \text{ sgn A}] = 1/2 9/\pi$. ? for sin?
- 8) The remainder of the calculation of 1/2 sin 0 follows JOHNNIAC Library Program J154 (or equivalently the ILLIAC Code T5-157).
- 9) Replace the AMQ exponent by 50 and the mantissa by $2 \left[(1/2 \sin \theta) 10^9 \right]$.
- 10) If the interpreter is in the N Mode, the remaining steps are like steps 6-10 for the ADD operation.
- 11) a. If AMQ mantissa modulus $\geq 10^9$, set $S_C = 10$. b. If AMQ mantissa modulus $< 10^9$, set $S_C = S_{mantissa}$.
- 12) a. If S_C $SA \leq 0$, the operation is complete.
 - b. If $S_C S_A > 0$, increase the exponent by $S_C S_A$.

 If the resulting exponent exceeds 99, the Exponent
 - Overflow condition exists. Proceed as in step 6a for the ADD operation.
 - 13) If the exponent ≤ 99, replace the AMQ mantissa by the unrounded quotient (mantissa)/10^SC ^SA. The operation is complete.

COSINE (Radian Arguments)

COS 53

We indicate only those steps where the COSINE calculation differs from the SINE. Replace sin 0 by cos 0 in steps 8 and 9.

3) b. If a< -4, set the AMQ exponent = 51 and mantissa = 10^8 . If now S_A = 0, the operation is complete.

54

If, on the other hand, $S_{\mbox{\scriptsize A}} > 0$, proceed to step 10.

7) $-2 |\Theta/2\pi| \text{ sgn A} = -\Theta/\pi$.

ARC TANGENT (Radians) ART

- 1) Compute $S_A =$ the number of SD in A.
- 2) Normalize the contents of the AMQ.
- 3) If the true exponent \geq 9, replace the AMQ exponent by 50 and the mantissa by 2 $\{(\pi/4) \ [10^9 \ \text{sgn A}]\}$. The remaining steps are like steps 10-13 for the SINE.
- 4) If the true exponent < -3, then the remaining steps are like steps 10-13 for the SINE.
- 5) Replace the AMQ mantissa by the unrounded quotient (mantissa modulus)/10⁹.
- 6) If $\exp > 0$ and mantissa $\leq 1/10^{\exp}$, replace the AMQ exponent by 50 and the mantissa by $2\left\{1/2(\pi/4)\left[10^9 \text{ sgn A}\right]\right\}$. Proceed to step 10 for SINE. Otherwise compute:

y = $\begin{cases} unrounded quotient (AMQ mantissa)/10^{|exp|} & if exp < 0 \\ AMQ mantissa if exp = 0 \\ 1/10^{exp}(AMQ mantissa) & if exp > 0 and mantissa > 1/10^{exp}. \end{cases}$

7) Compute $\delta = \tan^{-1} \frac{y - \tan k\pi/16}{1 + y \tan k\pi/16}$ where k = 1 if $y < \tan \pi/8$ and k = 3, otherwise. In either case, $|\tan \delta| \le \tan \pi/16$. The calculation is carried out with a MacLaurin's series expansion using 39 binary bit arithmetic. The test for convergence is ordinarily made on the leading 34 positions, although this test may be modified. A maximum of eight terms of the series is required for convergence. The maximum number of

- terms is required, in particular, when $|\tan \delta| = \tan \pi/16$.
- 8) Compute $\alpha = \delta + \beta$, where $\beta = k \pi/16$, Set $|\theta|/2 = \alpha \cdot 2^{-1}$ if $\exp < 0$ and $= (\pi/2 \alpha) \cdot 2^{-1}$ otherwise.
- 9) Replace AMQ exponent by 50 and mantissa by $2 \left[|9|/2 \left(10^9 \text{ sgn A} \right) \right]$. Proceed to step 10 for the SINE.

EXPONENTIAL (eX)

EXP 55

- 1) Compute S_A = the number of SD in A.
- 2) If $S_A = 0$, replace the AMQ exponent by 51 and the mantissa by 10^8 . The operation is complete.
- 3) Normalize the AMQ.
- 4) Replace the AMQ mantissa by the unrounded quotient $(mantissa\ modulus)/10^9$.
- 5) If the true exponent \geq 9 then,
 - Proceed as in step 6a for the ADD operation.
 - b. If A < 0, the Exponent Underflow condition exists. Proceed as in step 10 for the ADD operation.
- 6) If the tru exponent is less than -9, then proceed as in step 3b for the COSINE.
- 7) If the true exponent = EXP < 0, compute $|x| = |AMQ \text{ mantissa}| \cdot 2^{-2}/(10^{|EXP|})$ and set AMQ EXP = 50. If the true exponent = 0, set $|x| = |AMQ \text{ mantissa}| \cdot 2^{-2}$ and AMQ EXP = 50.

If the true exponent = EXP > 0, compute y = |AMQ mantissa|. (M) 10^{EXP} , where M = log_{10} e. Let I and F denote the respective integral and fractional parts of y. Let the AMQ EXP = I + 50 and compute $|x| = (|F| \cdot 2^{-2})/M$.

- 8) If $A \ge 0$, set x = |x|. If A < 0, set x = -|x| and replace AMQ EXP by 100 -EXP.
- 9) Compute e^{X} -1 with a MacLaurin series expansion using 39 binary bit arithmetic. The test for convergence is ordinarily made on the first 34 binary bits. A maximum of 12 terms is required for convergence. The maximum number of terms is required, in particular, when $x = (1/M) \cdot 2^{-2} \stackrel{!}{=} .576$.
- 10) Compute $e^{x} \cdot 2^{-1} = (e^{x} 1) \cdot 2^{-1} + 2^{-1}$.
- 11) Compute AMQ MAN = $(e^{x} \cdot 2^{-1})10^{9} \cdot 2^{4}$.
- 12) a. If MAN $< 10^{10}$, proceed to step 13.
 - b. If MAN $\geq 10^{10}$, replace MAN by the unrounded quotient MAN/10 and replace EXP by EXP + 1.
- 13) a. If EXP < 0, proceed as in step 10 for ADD.
 - b. If EXP 100 > 0, proceed as in step 6a for ADD.
 - c. Otherwise (0 \leq EXP \leq 99), proceed to step 10 for SINE.

LOGARITHM (Log_)

LOG

56

- 1) Compute S_A = the number of SD in A.
- 2) a. If $A \leq 0$, the machine will halt at the ERROR HALT location. If the GO button is pressed the present state of the operation will be printed.. Now if A < 0 proceed to step 3. Otherwise (A = 0), the operation is complete.
 - b. If A > 0, proceed to step 3.

3) Normalize the AMQ.

j

- 4) Replace AMQ mantissa by the unrounded quotient (mantissa modulus)/109.
- 5) Let the integer q $(0 \le q \le 3)$ be determined by $\sqrt{2}/2 \le A \cdot 2^{\mathbf{q}} < \sqrt{2}$. Compute $x \cdot 2^{-2} = (A \cdot 2^{-2}) \cdot 2^{\mathbf{q}}$ and $(q \cdot \log 2) \cdot 2^{-2} = [(\log 2) \cdot 2^{-2}] \cdot q$.
- 6) Form $y = \frac{x \cdot 2^{-2} 2^{-2}}{x \cdot 2^{-2} + 2^{-2}}$. With y as argument, compute $(\log x) \cdot 2^{-1}$ with a Taylor series expansion using 39 bit arithmetic. The test for convergence is ordinarily made on the first 34 bits. A maximum of 7 terms of the series is required for convergence. In particular, the maximum number of terms is required when $y = \sqrt{\frac{2}{2} \frac{1}{1}}$.
- 7) Compute EXP = true exponent. Set AMQ exponent = 50.
- 8) Compute $LOG \cdot 2^{-2} = [(log x) \cdot 2^{-1}] \cdot 2^{-1} (q log 2) \cdot 2^{-2} + EXP [(1/M) 2^{-2}].$
- 9) a. If the integer part of LOG = 0 or 1, replace the AMQ mantissa by $\{[LOG \cdot 2^{-2}] \cdot 10^9\} \cdot 2^2$. Proceed to step 10 for the SINE.
 - b. If the integer part of LOG \neq 0 and 1, replace the AMQ mantissa by $\left[(LOG \cdot 2^{-7})10^9 \right] \cdot 2^7$.
- 10) a. If mantissa modulus $< 10^{10}$, proceed to step 10 for the SINE.
 - b. Otherwise, replace the AMQ exponent by 52 and the mantissa by $LOG \cdot 10^{-2}$. Proceed to step 10 for the SINE.

B. Logical-Control Type Operations (Non-indexing)

Any of the operations to be discussed in this paragraph can be executed in either the Indexing Mode or the Non-indexing Mode. These operations constitute most, but not all, of the "O"

class and the "1" class of operations. The Input-Output operations which occur in these two classes will be discussed in a later paragraph.

1. The Zero Class of Operations

OPERATION		Mne- monic	OPERATION	_	Mne- monic
No Operation	00		Load AMQ	04	
Transfer Neg. to Left	01	TNL	Transfer Neg. to Right	05	TNR
Transfer Plus to Left	02	TPL	Transfer Plus to Right	0 6	TPR
Transfer to the Left	03	TL	Transfer to the Right	07	TR

List of Zero Class Operations

NO OPERATION

--- 00

Proceed to the next operation.

TRANSPER NEGATIVE TO LI	TRT
-------------------------	-----

TNL Y O1

TRANSFER NEGATIVE TO RIGHT

TNR Y 05

If the mantissa of the AMQ is negative, then the left (right) operation of the instruction word stored in Y will be executed next. Otherwise, proceed to the next operation.

TRANSFER PLUS TO LEFT

TPL Y 02

TRANSFER PLUS TO RIGHT

TPR Y 06

If the mantissa of the AMQ is non-negative, then the left (right) operation of the instruction word stored in Y will be executed next. Otherwise, proceed to the next operation.

TRANSFER TO THE LEFT

TL Y 03

TRANSFER TO THE RIGHT

TR Y 07

The left (right) operation of the instruction word stored in Y will be executed next. (Note that this operation is the same as the JOHNNIAC operation OlO (Ol4) with mnemonic code TRL (TRR).)

2. The One Class of Operations

OPERATION		Mne- monic			Mne- monic
Exit I nterpreter Left	10	EXL	Exit Interpreter Right	14	EXR
Transfer Zero to Left	11	TZL	Transfer Zero to Right	15	TZR
Addressable Input Data Cards	12		Punch Data Cards	16	РСН
Input Data Cards	13	INP	Print Data	17	PNT

List of One Class Operations

EXL Y 10

EXIT INTERPRETER TO RIGHT

EXR Y 14

The left (right) operation of the instruction word stored in Y, and all operations following this one and preceding re-entry into interpreter control will be executed as JOHNNIAC machine-language operations. (Note that the octal operation code for this operation is the same as that for the transfer to the left (right) JOHNNIAC operation.)

TRANSFER ZERO TO LEFT

TZL Y 11

TRANSFER ZERO TO RIGHT

TZR Y 15

If the mantissa of the AMQ is O, then the left (right) operation of the instruction word stored in Y will be executed next. Otherwise, proceed to the next operation.

C. Logical-Control Type Operations (Indexing)

All of the operations to be discussed in this paragraph must be executed in the Indexing Mode with the exception of the Enter Indexing Mode operation. These operations constitute the "7" class of operations.

OPERATION	1	Mne- monic	OPERATION	í	Mne- monic
Reset Add Index	70	RAX	Add Index	74	AX.
Transfer on Negative Index	71	TNX		75	
Transfer on Positive Index	72	TPX		76	
Enter Indexing Mode	73	ENX		77	

List of Seven Class Operations

ENTER INDEXING MODE

ENX

73

The operation in the next instruction word and all operations succeeding this one will be executed in the X Mode, until a "l" is encountered in the Exit Indicator field.

RESET ADD INDEX

RAX

70

0	1	6	7 18	19 20	21	22	27	28	39
CON	7	0	X	Not Used	X Ind	Х	TAG	Δ	х

The contents of the $X_{(\)}$ and $\Delta X_{(\)}$ of the Indexing Register specified by the X Tag are replaced by X and ΔX respectively. If either X or ΔX is negative, then the values must be expressed in complement form, i.e., 2^{12} - |X|.

For example, if $X_{\hbox{\bf C}}$ is specified, then $X \,\longrightarrow\, X_{\hbox{\bf C}}$ and $\Delta X \,\longrightarrow\, \Delta X_{\hbox{\bf C}}$.

ADD INDEX

AX

74

0	1	6	7	18	19	20	21	55	27	28	3	9
CON	7	4	х			ot ed	X Ind	Х	TAG		ΔX	

The contents of the $X_{()}$ and $\Delta X_{()}$ for the Indexing

Registers specified by the X Tag are increased by X and ΔX respectively. If either X or ΔX is negative, then their values must be expressed in complement form, i.e., $2^{12} - |X|$. Also, the resulting values of $X_{()}$, and $\Delta X_{()}$ are retained modulo 2^{12} .

For example, if X_E is specified, then $X + X_E \pmod{2^{12}}$ $\longrightarrow X_E$ and $\Delta X + \Delta X_E \pmod{2^{12}} \longrightarrow \Delta X_E$.

TRANSFER ON NEGATIVE INDEX

TNX 71

0	1	6	7 18	3 19 20	21	55	27	28	39
CON	7	1	Y	Not Used	Ind	х	TAG	X	MAX

- 1) Denote the Indexing Register specified in the X Tag field by X_{α} . Then compute $X_{\alpha}' = X_{\alpha} + \Delta X_{\alpha}$.
- 2)a. If X_{MAX} X_{α}^{\dagger} is negative, replace X_{α} by X_{α}^{\dagger} (mod 2^{12}). Then execute the Left Operation of the instruction word stored in Y.
 - b. If $X_{MAX} X_{\alpha}^{\dagger}$ is non-negative, then execute the left operation of the next instruction word (leaving X_{α} unchanged).

NOTE: This operation is designed for use with Indexing Registers which have complemented $X_{(\)}$ and $\Delta X_{(\)}$. In any event, X_{α}^{\dagger} and X_{MAX}^{\dagger} should be of the same sign prior to the execution of step 2. Observe that Y refers to a location in storage, whereas X_{MAX}^{\dagger} does not. This fact should not be overlooked when the code is to be translated by an assembly program.

0	1	6	7 18	19 20	21	22	27	28 39
CON	7	2	Y	Not Used	X Ind	х	TAG	X _{MAX}

- 1) Compute $X_{\alpha}^{\dagger} = X_{\alpha} + \Delta X_{\alpha}$.
- 2)a. If $X_{\alpha}^{!} X_{MAX}^{}$ is negative, replace $X_{\alpha}^{}$ by $X_{\alpha}^{!}$ (mod 2^{12}). Then execute the Left Operation of the instruction word stored in Y.
 - b. If $X_{\alpha}^{\dagger} X_{MAX}^{\dagger}$ is non-negative, then execute the Left Operation of the next instruction word (leaving X_{α} unchanged).

Note: Observe that Y refers to a location in storage, whereas X_{MAX} does not. The TPX operation is designed for use with Indexing Registers which have uncomplemented $X_{(\)}$ and $\Delta X_{(\)}$. In any event X_{α} and X_{MAX} should be of the same sign prior to the execution of step 2.

The formation of loops can be accomplished by the use of the RAX operation, followed lated in the code by the use of either the TPX or the TNX operation. The RAX operation sets the specified Indexing Register, say X_{α} , to the values X and ΔX . The TPX or TNX operation "increases" or "decreases" X_{α} by ΔX_{α} , and then tests the result against X_{MAX} . If $X_{MAX} = X + n \cdot \Delta X$, then the loop will be executed exactly n times. Ordinarily X = 0. In this case $X_{MAX} = n \cdot \Delta X$.

The addresses of the operations executed between the RAX and the TPX or the TNX can be modified at execution time (that is, the Effective address is computed and used) by the Indexing Registers specified in the X Tag. If the Effective addresses result in selecting particular elements

of an array of data, then we can conceive of the X TAG positions which contain a "1" as being subscripts. For the NX operations executed in the X Mode, if none of the X Tag positions contains a "1", then we shall say that these operations are non-subscripted. On the other hand if at least one of the X Tag positions contains a "1", we shall call these operations subscripted.

Example: Given the matrices A and B, compute the product matrix $C = A \times B$. A is a 10x20 array which is stored by rows. The element $A_{1,j}$ is in storage location 1000+20i+j.

B is a 20x10 array which is stored by columns. The element b_{ik} is in storage location 2000+j+20k.

C is a lOx10 array which is to be computed and stored by rows. The element c_{ik} is to be in storage location 3000+10i+k, where $c_{ik} = \sum_{j} a_{ij} \times b_{jk}$.

A code for producing C is as follows:

TOO	TOD	TA	BOB	T DA	COMPENSION
LOC	LOP	LA	ROP	RA	COMMENTS
M.00	RA	M.00	010	F.00	Basic link to interpreter
M.01	ENX				Enter X Mode.
M.02	RAX	0000	040	0020	$i = 0$, $\Delta i = 20$
M.03	RAX	0000	004	0010	$i'=0,(\Delta i)'=10$
M.04	RAX	0000	010	0020	$k = 0$, $\Delta k = 20$
M.05	RAX	0000	001	0001	$k' = 0$, $(\Delta k)' = 1$
M.0 6	RAX	0000	020	0001	$j = 0, \Delta j = 1$
M.07	' RA	K.00	000	0000	
м.08	ST	T.00			$ \operatorname{Set} C_{i'k'} = 0.$
M.09	RA	(1000)	0 60		A_{1} , $1000 + 20 i+j'$
M.10	М	(2000)	030	0016	$A_{ij} \times b_{jk} = 2000 + j + 20k$
M.11	A	T.00			+C _{1'k'}
M.12	ST	T.00			$\longrightarrow c_{i'k'}$
M.13	TPX	M.09	050	0020	$j < 20, j+1 \longrightarrow j$
M.14	RA	T.00			
M.15	ST	(3000)	005	0004	Ci'k' 3000 + 101' + k'
M.16	AX	0001	001	0000	$k' + 1 \longrightarrow k'$
M.17	TPX	M.06	010	0200	$k < 200, k + 20 \longrightarrow k$
м.18	AX	0001	004	0000	1'+1> 1'
M.19	TPX	M.04	040	0200	1 < 200, 1 + 20 → 1
M.20			100		Exit X Mode
M.21	EXR	M.21	HTL	M.00	Exit Interpreter End
K.00	000	0000	000	0000	Constant - Zero
T.00			***		C _{1'k} , Temporary
			·		

The interpretation time required to execute Nonindexing operations in the Non-indexing Mode is less than
if the operations were executed in the X Mode. In addition,
the storage requirement for the instruction words, which contain the operations, is doubled if the operations are
executed in the X Mode. Then from the standpoint of both
space and time, the operations can be executed more efficiently in the NX Mode. Therefore, if a reasonably long
sequence of operations occurs after a RAX operation and
before a TPX or TNX operation, and if all of these operations are non-subscripted, it may be desirable to exit the
X Mode prior to this sequence of operations and re-enter
the X Mode following this sequence of operations.

D. Input-Output Type Operations

With the exception of the Ol2 operation, the operations to be discussed in this paragraph cannot be executed in the Indexing Mode. None of the operations can be printed (traced). These operations occur among the "1" class of operations.

OPERATION	Oc- tal	Mne- monic			Mne- monic
Exit Interpreter Left	10	EXL	Exit Interpreter Right	14	EXR
Transfer Zero to Left	11	TZL	Transfer Zero to Right	15	TZR
Addressable Input Data Cards	12		Punch Data Cards	16	PCH
Input Data Cards	13	INP	Print Data	17	PNT

List of One Class Operations

0	1	6	7	18	19 -	21	2345	67	28	39
0	1	5	Base	Address	A		Х Т.	AG	Right	Address

Floating-point numbers will be read from data cards punched according to the format described below, and the numbers will be stored in packed form in the associated locations punched in the cards, relative to the Base Address. The primary (secondary) feed will be selected if column 21 of A = 0 (1). Successive cards will be processed until a 12 punch in column 80 is encountered.

1	2	3	4 o
I.D. Key Location Sign Exponent Mantissa	Key Location Sign Exponent Mantissa	Key Location Sign Exponent Mantissa	Key Location Sign Exponent Mantissa
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0
<u>a</u> 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5			
6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	, , , , , , , , , , , , , , , , , , ,	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	3 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 2	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	3 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9

Addressable Input Data Card Format

The key column is ordinarily left blank. If a key column contains a comma, the information in the remainder of the corresponding data field will be ignored and processing will proceed with the next data field. A period in a key column causes the program to ignore all columns (except column 80) to the right of the period and to proceed to the next card unless an end of file mark intervenes.

All numerical information is in decimal. All special symbols are SHARE characters. Zeros may be represented by blanks or 0's, plus signs by blanks or 12 punches, and minus signs by 11 or 8, 4 punches.

Remarks: The Ol2 order can be indexed with the following proviso: l.If A = 1, the interpreter will exit the X Mode (if in the X Mode) and read from the secondary feed.

2.The 12 order form differs from the form described in JOHNNIAC Note #67 for the JOHNNIAC Floating-Point Interpretive System #2.

3.See JOHNNIAC Note #66 for a more general discussion of Addressable Input.

INPUT DATA CARDS

INP 13

0	1 6	7 18	19 - 21	22-24	25-27	28 39
0	13	First Address	A	0	С	Last Address

Floating-point numbers will be read from either the primary or secondary feed of the collator, C words per card, beginning with column "9", and will be stored in

packed form in the consecutive storage cells between the First Address and the Last Address inclusive, unless a 12 punch in column 80 is encountered on a card before the Last Address is reached. In the latter event the address into which the last word (Cth word) from the card with the 12 punch in column 80 mark is stored will replace the Last Address of the INP instruction word in high-speed storage.

If A=1, the secondary feed of the collator will be read. Otherwise, the primary feed will be read. A maximum of six words can be read from a card, i.e., $C \le 6$. The cards to be read must be punched according to the Floating Point Data Card Format described below. A blank or a zero punch is interpreted as zero in the EXP and MANTISSA fields.

1	8	9	10-11	12 20	69	70-71	72	79	80
I	D	S	EXP	MANTISSA	S	EXP	MANTISSA		

Floating-Point Data Card Format

The above format holds for both the PCH and the INP operations. Card columns 1-8 are not examined by the interpreter. If a number is negative, the corresponding S column must contain an "11" punch. If the number is positive, the corresponding S column may contain a 12 punch or it may be left blank. The EXP columns contain the true exponent increased by 50, and the columns labeled MANTISSA contain the mantissa as a proper fraction with the decimal point at the extreme left.

0	1	6	7 18	19 - 2	122-24	25-27	28	39
0	0	4	First Address	A	0	С	Last	address

The packed floating-point numbers in the consecutive storage cells between the First Address and the Last Address inclusive will be punched, C words per card, into IBM punched cards. If A = 1, a 12 punch will be placed in column 80 of the last card punched. The numbers will appear in consecutive positions of the cards in their explicit external form, beginning with column "9". A maximum of six words can be punched in a card, i.e., $C \le 6$. If a number is positive, the corresponding S column will contain a 12 punch. The cards will be punched according to the Floating-Point Data Card Format described above.

PRINT PNT 17

0	1	6	7	18	1	9	20	1	2	3	4	5	6	7	28	39
þ	1 7	7	First	Address			x_1	x ₂	х ₃	x ₄	x ₅	x ₆	x ₇	x ₈	Last	Address

The packed floating-point numbers in the consecutive storage cells between the First Address and the Last Address inclusive will be printed by the ANelex Printer. The format for printing depends upon the information contained in the x_1, x_2, \ldots, x_8 fields. A maximum of eight numbers can be printed on one line, and the printer is spaced before each line is printed. The positions on the paper into which these numbers can be printed line up vertically from line to line and are called positions x_1, x_2, \ldots, x_8 , starting from the

left-hand side of the paper. Now, the presence of 1 in any of the fields, x_1 , x_2 , ..., x_8 , means that floating-point numbers can be printed in the corresponding positions x_1 , x_2 , ..., x_8 on the paper. Any combination of these eight positions can be specified by the INP instruction word. If all of the fields x_1 , x_2 , ..., x_8 are zero, then the paper will be spaced as many lines as the number appearing in the Last Address field. In this event, the First Address is not interpreted, and no printing occurs. If, in addition, the Last Address field is also zero, then one page will be restored (ejected).

1	_	15	16	_	30	31		45	46	-	60	61	_	75	76	-	90	91	_	105	105	-	120
	×ı	L		X2	2		x.	3		x	4		x	5		×e	5		x ₇	7		x _{	3

120 Column ANelex Printer Print Format

1 - 2 3	4 - 5	6	7 - 15
////s	EXP	,	MANTISSA

15 Column Format for One Number

S is left blank for positive numbers. The EXP position contains the true exponent increased by 50, and the MANTISSA position contains a proper fraction with the decimal point at the extreme left. The number is printed as sign and 12 •'s if EXP or MANTISSA exceeds its range.

V OPERATION

A. Tracing

Tracing is the name by which we shall call the process of selectively printing the results of the operations executed under interpreter control as well as the associated instruction words.

Tracing is controlled first and foremost by the settings of the T_2 and T_3 switches. There are four mutually exclusive settings for these two switches, and corresponding to each there is a distinct type of tracing.

	SWITC	H SETT	ING	TYPE OF TRACING
T ₂	Off	т ₃	Off	No Tracing
T ₂	On	T ₃	Off	Breakpoint Tracing
T ₂	Off	т ₃	On	Transfer Tracing
T ₂	On	^T 3	On	All Orders Tracing

If T_2 is off and T_3 is off, then no orders will be traced (unless the calculator has stopped at the Error Halt location).

If T₂ is on and T₃ is off, then no orders can be traced unless the Left Control field contains a "1" (or the calculator has stopped at the Error Halt location). Note that the "1" in the Left Control field can cause either a Left Order or a Right Order or both to be traced; i.e., Breakpoint tracing can only be specified for an entire instruction word, and not for Left and Right orders separately.

If T₂ is off and T₃ is on, then no orders can be traced except those Transfer orders which result in a jump to the location specified in the address field; i.e., for conditional Transfer orders the condition must be satisfied (unless the calculator has stopped at the Error Halt location). The Transfer orders consist of the Ol, O2, O3, O5, O6, O7, 11, 15, 71, and 72 orders.

If T_2 is on and T_3 is on, then all floating point orders can be traced upon execution with the following exception which applies to all forms of tracing.

Note: Under no circumstances can the EXL, EXR, or Input-Output orders be traced.

LEFT ORDER	RIGHT ORDER
1-4 7-9 11-14 16 -28 BO - 42 LOC L.OP L.ADD C(AMQ) C(L.ADD.	1//
	1//

Tracing Format for NX Mode

The LOC, L.OP, L.ADD., R.OP., and R.ADD. positions are printed as octal integers. The format for printing C(AMQ), C(L.ADD), and C(R.ADD) is given by columns 3-15 of the 15 column Print format for floating-point numbers.

The C(L.ADD.) and C(R.ADD.) positions will be left blank for the "O", "1", and "7" classes of operations. A left or right operation is printed after it is executed and before the next interpretation cycle. The location is printed together with the first operation printed for a given line.

OBDED

UNDE	Λ
1-4/7-9 /11-14	16 - 28/30 -42 //47/49-50/52-5/62-5/67-70/88
LOCY L.OP L.ADD	C(AMQ) C(L.ADD) X R. X AX
	TAG MADDIM

Tracing Format for X Mode

The printing for the first 42 columns is the same as for the NX Mode tracing, except that the effective address is printed in the L.ADD position. The remaining quantities are printed as octal integers. X_{α} and ΔX_{α} correspond only to the right-most "1" in the X Tag. Columns 19-21 are printed in the X IND positions.

An exception arises when a 73(ENX) order is executed as a right operation. If the order is traced the format will be that for the X Mode, and the right operation will be printed in the

X IND, X TAG, and R.ADD positions.

The printer is spaced when either of the following conditions holds: (i) The location differs from the location of the last operation traced.

(1i) Two operations have been printed in succession with the same location. Note: At most one line can be printed over another line, but this situation will seldom occur.

In order to allow the user to make more complicated decisions concerning which orders shall be traced, traps may be set manually or by machine-language code. There are three independent traps, one for each type of tracing, i.e., Breakpoint, All Orders, and Transfer types of tracing. One storage register (call it a Trap Register) is set aside within the interpreter for each of the three traps. Ordinarily, each of these cells contains a negative number. In this case, orders stored in all high-speed storage locations can be traced if the other conditions are satisfied. In order to set a trap for a more restricted range of storage locations, the user must modify the contents of the Trap Register to suit his purpose. The Registers must be set in the following form:

0 6	7 18	19-20	21 27	28 39
000	LOWER BOUND	0	000	UPPER BOUND

Trap Register Layout

Denote the Lower Bound by LB and the Upper Bound by UB where LB and UB represent addresses. Then an order stored in location Y can be traced only if LB \leq Y \leq UB.

In order to return the Trap Register to the condition where all locations can be traced, place any negative number into the register, or set LB = 0000 and UB = 4095_{10} .

Three levels of exclusion exist in which orders can be removed from the class of traceable orders. The first level uses the mutually exclusive settings of the T₂ and T₃ switches to reduce the class of traceable orders. The second level consists of the Left Control indication. This level, of course, holds only for the Breakpoint type of tracing. The third level makes use of traps. The order in which the levels have been described is the same order in which the levels are examined by the interpreter for each individual operation. (The user need not be concerned with the order, however, except from the standpoint of efficiency.) The effective class of traceable orders is at any time just the logical intersection of the classes of traceable orders at each level.

B. Error Halt

The Error Halt Location is the location within the Interpreter to which control is transferred when an inconsistency occurs during the execution of one of the operations. The arithmetical inconsistencies have been discussed in Section IV, but we shall explain what will happen in the event that an Error Halt occurs with either the Exponent Overflow or the Exponent Underflow condition.

The Exponent Overflow condition is said to exist if the true exponent increased by 50 exceeds 99. Whenever the exponent exceeds 99, the exponent will be replaced by 99 and the

calculator will halt at the Error Halt Location. If the GO button is pressed, the status of the operation causing the Exponent Overflow condition will be traced. Then the control will go to execute the next interpretation cycle.

The Exponent Underflow condition is said to exist if the true exponent increased by 50 becomes negative. When-ever the exponent becomes negative, the exponent will be replaced by zero and the calculator will halt at the Error Halt Location. If the GO button is pressed, the status of the operation causing the Exponent Underflow condition will be traced. Then the control will go to execute the next interpretation cycle.

VI APPENDIX

A. Data Forms

0	1		2	3	П
S	a*	+	50	A*	

External Form of Data

A* is a positive 9-digit decimal fraction with the decimal point at the extreme left, a* is the true exponent, and S is the sign associated with the mantissa.

0	I		9	10	39
0	a*	+	50	A* · 10 ⁹	

Internal Packed Form of Data

The above representation holds true if the mantissa is non-negative. If the mantissa is negative, the entire word is complemented.

- 1		1 1	10-11	1		1	22-23				_	70-71	•	80	0
	ID	3	EXP	MAN	TISSA	3	EXP	MANT	ISSA	<u>~~</u>	S	EXP	MANT	ISSA	1

Floating-Point Data Card Format

Columns 1 - 9 are not interpreted. The S positions must contain an "11" punch if the corresponding mantissa is negative. If the mantissa is positive the S position may contain a "12" punch or be left blank. A "12" punch in column 80 indicates an end-of-file condition for the INP operation. From one to six consecutive data words can be punched into one card beginning with column 9.

See pages 64 and 85 for the Addressable Input Data Card Format.

B. Instruction Word Forms

0	6	7		19-20	ŀ	728	39
Or	Left peration	Left	Address	Not Used	Right Operation	Right	Address
	Left					tht Orde	

JOHNNIAC Instruction Word Form

The interpretation cycle is Fetch, Left Right.

0 1 67				22 27		39
Left Left Con. Oper Left	Address	Not Used	Right Con.	Right Oper.	Right	Address
Left Order					Order	

Floating-Point Word Form (NX Mode)

This form holds for all floating-point operations which are executed in the NX Mode except for the Input-Output type of operations. The interpretation cycle is Fetch, Left, Right.

0	1 6	7 .		819-2	0 21	23	4567	28	39
Con	Oper.	Left	Address	Not Used	X	x	TAG	Right	Address
			g-Point						·

The interpretation cycle is Fetch, Left.

01 67			1 .		25-27	28	39
OOper.Firs		Not Used	A	В	C ·	Last	Address
Input-Output	Word Form	(Add	re	ssabl	e Inp	ut exc	epted)

The interpretation cycle is Fetch, Left.

See page 64 for Addressable Input Word Form.

C. Switch Settings

 T_1 Off N MODE T_1 On SD MODE T_2 Off T_3 Off NO TRACING T_2 On T_3 Off BREAKPOINT TRACING T_2 Off T_3 On TRANSFER TRACING T_2 On T_3 On ALL ORDERS TRACING

D. Operations Which Differ Significantly from JOHNNIAC Operations

TRANSFER TO THE LEFT TRANSFER TO THE RIGHT

TL Y 03 TR Y 07

These operations are executed in a manner analogous to the TRL and TRR (010 and 014) JOHNNIAC operations. See page 56 for a more exhaustive discussion of the TL and TR orders.

EXIT INTERPRETER TO LEFT EXIT INTERPRETER TO RIGHT

EXL Y 10 EXR Y 14

The Left (Right) order of location Y will be executed next as a JOHNNIAC operation. All succeeding orders will be executed outside the Interpreter control until the control is re-entered by the standard basic linkage. (Note that the octal operation code for this operation is the same as that for the transfer to the left (right) JOHNNIAC operation). These orders are not traced. See page 57 for a further discussion of the EXL and EXR orders.

TRANSFER ZERO TO LEFT TRANSFER ZERO TO RIGHT TZL Y 11 TZR Y 15

If the mantissa of the AMQ is zero, the left (right) order of location Y will be executed next. Otherwise, proceed to the next operation. See page 57 for a more exhaustive discussion of the TZL and TZR orders.

INPUT DATA CARDS

INP

13

	0	1 6	7	18	19 .	- 21	22-24	25 - 27	28	39
-	0	13	First	Address	I	1	0		Last	Address

Floating-point numbers are read from cards punched in the Floating-point Data Card form, C words per card, and stored in locations between the First Address and the Last Address inclusive. However, if a 12 punch in column 80 appears on a card before the Last Address is reached, then no more cards will be read and the Last Address field of the instruction word will be replaced by the last address into which a number has been stored. If the A field contains "O", the primary feed will be selected. Otherwise, the secondary field will be selected. See page 65 for a more exhaustive discussion of the INP order.

16

O	1	6	7	18	19 - 21	22-24	25-27	58	39
0	0	4	First	Address	A	0	C	Last	Address

The floating point numbers stored in the locations between the First Address and the Last Address inclusive will be punched, C words per card. The cards are punched in the Floating-Point Data Card form. If the A field contains a "1", a 12 punch will be punched into column 80 of the last card punched for the order. If the punch in column 80 is not desired, A should be zero. See page 67 for a more exhaustive discussion of the PCH order.

PRINT

PNT

17

0	1	6	7	18	19	50	1	2	3	4	5	6	7	28		39
0	1 '	7	First	Address			x ⁵	х ₃	×4	х ₅	<mark>х</mark> б	^x 7	8 ^x	Last	Address	

The floating-point numbers stored in the locations between the First Address and the Last Address inclusive will be printed. The presence of a "l" in any of the fields $\mathbf{x}_1, \mathbf{x}_2, \ldots, \mathbf{x}_8$ indicates that numbers can be printed in the corresponding print positions. If all of the fields $\mathbf{x}_1, \mathbf{x}_2, \ldots, \mathbf{x}_8$ are zero, then the paper will be spaced as many times as the number appearing in the Last Address field. If, in addition, the Last Address is zero also, then one page will be restored (ejected). See page 67 for a more exhaustive discussion of the PNT order.

SQUARE ROOT

SQR -- 51

Denote the contents of the AMQ by X. This operation computes \sqrt{X} for $X \geq 0$. If X < 0, the calculator will halt at the Error Halt Location. If the GO button is pressed, the operation will be printed and |X| will be computed. See page 48 for a more exhaustive discussion of the SQR order.

SINE

SIN -- 52

Denote the contents of the AMQ by X, where X is in radians. This operation computes sin X whenever some significance remains after the determination of the quadrant. Otherwise, the calculator will halt at the Error Halt location. If the GO button is pressed, the operation will be printed. See page 49 for a more exhaustive discussion of the SIN order.

COSINE

COS -- 53

Denote the contents of the AMQ by X, where X is in radians. This operation computes cos X whenever some significance remains after the determination of the quadrant. Otherwise, the calculator will halt at the Error Halt location. If the GO button is pressed, the operation will be printed. See page 50 for a more exhaustive discussion of the COS order.

ARC TANGENT

ART -- 54

Denote the contents of the AMQ by X. This operation computes arc tan X in radians. See page 51 for a more exhaustive discussion of the ART order.

Denote the contents of the AMQ by x. This operation computes e^x for all x such that $10^{-50} < e^x < 10^{50}$.

If $e^x > 10^{50}$ or $e^x < 10^{-50}$, then the calculator will halt at the Error Halt location. If the GO button is pressed, the operation will be printed.

See p. 52 for a more exhaustive discussion of the EXP order.

LOGARITHM LOG

Denote the contents of the AMQ by X. This operation computes $\log_e X$ for $0 < X < 10^{50}$. If $X \le 0$, the calculator will halt at the Error Halt location. If the GO button is pressed, the operation will be printed. Now $\log_e |X|$ will be computed if X < 0. See page 53 for a more exhaustive discussion of the LOG order.

RESET ADD INDEX

RAX

70

56

0	1	.6	7		18	19-20	21	234	567	28		39
CON	7	0		X		Not Used	X Ind	X	TAG		ΔX	

$$X \longrightarrow X_{()}$$
 and $\Delta X \longrightarrow \Delta X_{()}$.

The control must be in the X Mode when executing this order. If the X IND field contains a "1", the control will exit from the X Mode following the execution of the order. See page 58 for a more exhaustive discussion of the RAX order.

0	1 6	7 1	8 19-20	21	234567	28 39
CON	71	Y	Not Used	X Ind	X TAG	X MAX

Compute $X_{()} + \Delta X = X_{()}^{!}$. If $X_{MAX} - X_{()}^{!} < 0$, $X_{()}^{!} \rightarrow X_{()}$ and the control will jump to Y. If $X_{MAX} - X_{()}^{!} > 0$, proceed to the next operation.

The control must be in the X Mode when executing this operation. If the X IND field contains a "l", the control will exit from the X Mode following the execution of this order. See p. 59 for a more exhaustive discussion of the TNX order.

TRANSFER POSITIVE INDEX

TPX Y 72

0	1 6	7 18	19-20	21	23	1567	28 39
CON	72	Y	Not Used	$\mathbf{I}_{\mathbf{n}}$ d	X	TAG	X _{MAX}

Compute $X_{()} + \Delta X = X_{()}$. If $X_{()} - X_{MAX} < 0$, $X_{()} \longrightarrow X_{()}$ and the control will jump to Y. If $X_{()} - X_{MAX} \ge 0$, proceed to the next operation.

The control must be in the X Mode when executing this operation. If the X IND field contains a "1", the control will exit from the X Mode following the execution of this order. See p. 60 for a more exhaustive discussion of the TPX order.

Upon execution of this operation all succeeding operations will be executed in the X Mode until a "l" is encountered in the X IND field. This operation can be executed in the X Mode or the NX Mode. See p. 58 for a more exhaustive discussion of the ENX order.

ADD INDEX

AX -- 74

0	1 6	7 18	19-20	21	234567	28 39
CON	74	X	Not Used	X Ind	X TAG	ΔX

$$X + X_{()} \longrightarrow X_{()}$$
 and $\Delta X + \Delta X_{()} \longrightarrow \Delta X_{()}$.

The control must be in the X Mode when executing this order. If the X IND field contains a "1", the control will exit from the X Mode following execution of this order. See p. 58 for a more exhaustive discussion of the AX order.

F. List of Floating-Point Operations

OPERATION	Oc- tal	Mne- monic	OPERATION	Oc- tal	Mne- monic
No Operation Transfer Neg. to Left Transfer Plus to Left Transfer to the Left	00 01 02 03	TNL TPL TL	Load AMQ Transfer Neg. to Right Transfer Plus to Right Transfer to the Right	04 05 06 07	TNR TPR TR
Exit Interpreter Left Transfer Zero to Left Addressable Input Data Cards	10 11 12	EXL TZL	Exit Interpreter Right Transfer Zero to Right Punch Data Cards	14 15 16	EXR TZR PCH
Input Data Cards	13	INP	Print Data	17	PNT
Reset Add Reset Subtract Reset Add Absolute Value Reset Sub. Absolute Value	20 21 22 23	RA RS RAV RSV	Add Subtract Add Absolute Value Subtract Absolute Value	24 25 26 27	A , s AV sv
Multiply tiply Negatively	30 31 32 33	M MN		34 35 36 37	
ide Divide Negatively	40 41 42 43	DS DNS		44 45 46 47	
Store Square Root Sine Cosine	50 51 52 53	ST SQR SIN COS	Arc Tangent Exponential Logarithm	54 55 56 57	ART EXP LOG
	60 61 62 63			64 65 66 67	
Reset Add Index Transfer on Neg. Index Transfer on Pos. Index Enter Indexing Mode	70 71 72 73	RAX TNX TPX ENX	Add Index	7 ⁴ 75 76 77	AX

14557990

123455799012345578901

p. 85

"11" or "8" "4"

Ident	(1)
000000000000000000000000000000000000000	
	EX Mant
	012345
	
	+
	-l
	
	+
	+-1
	
	1
	+
	++-
	
	
	
	
	++-
	
	

Floating Point Data Sheet

H