
RPC 4000 ELECTRONIC COMPUTER SYSTEM

MAINTENANCE AND TRAINING MANUAL



EDP SERVICE DEPARTMENT

PREFACE

This manual contains all the necessary information for the maintenance of the RPC-4000 Computer System. The manual is divided into the following parts, each preceded by its own Table of Contents:

SECTION 1: INTRODUCTION SECTION 2: INSTALLATION SECTION 3: OPERATIONS

SECTION 4: THEORY OF OPERATION

SECTION 5: MAINTENANCE

APPENDIX 1: RPC-4010 LOGIC EQUATIONS
APPENDIX 2: RPC-4500 LOGIC EQUATIONS
APPENDIX 3: RPC-4000 SYSTEM SCHEMATICS

APPENDIX 4: RPC-4010 CENTRAL COMPUTER SCHEMATICS

APPENDIX 5: RPC-4500 TYPEWRITER AND READER-PUNCH SCHEMATICS

INTRODUCTION

SECTION		PAGE
1.1	Purpose of Manual	1-7
1.2	Purpose of Equipment	1-7
1.3	Description of System	1-7
1.4	RPC 4010 Computer	1-7
1.4.1	Word Structure	1-8
1.4.2	Registers	1-9
1.4.3	Memory	1-10
1.4.4	Phasing	1-10
1.5	RPC 4500 Tape-Typewriter System	1-12
1.5.1	RPC 4430 Reader-Punch	1-13
1.5.2	RPC 4480 Typewriter	1-13
	ILLUSTRATIONS	
FIGURE		PAGE
1-1	RPC 4010 Computer	1-8
1-2	Word Structure	1-9
1-3	Memory Drum	1-10
1-4	Fast Access and Double-Access Tracks	1-11
1-5	RPC 4430 Reader/Punch	1-12
1-6	RPC 4480 Typewriter	1-13
	TABLES	
TABLE		PAGE
1_1	List of Auxiliary Equipment	1-7

INTRODUCTION

- 1.1 Purpose of Manuscript--This manuscript is issued as the basic source of technical information on the RPC-4000 Electronic Computer System. Descriptive data, explanations of the theory of operation, and operating and maintenance instructions are provided herein for the two units of the basic RPC-4000 system (the RPC-4010 Computer and the RPC-4500 Tape-Typewriter System).
- 1.2 <u>Purpose of Equipment</u>--The RPC-4000 is a general purpose, solid-state, internally programmed, electronic computer system. It provides operating speeds, memory capacity, and operating features normally associated with larger computer systems. The RPC-4000 system is designed to meet the computing needs of scientific, engineering, and business data processing functions.
- 1.3 <u>Description of System</u>--The RPC-4000 system may be assembled from a variety of available peripheral equipment in addition to the RPC-4010 Computer and RPC-4500 Tape-Typewriter System covered in this manual. A complete manual is furnished for each of the devices available for use with the basic RPC-4000 system (table 1-1).

TABLE 1-1
LIST OF AUXILIARY EQUIPMENT

		
MODEL NO.	DESCRIPTION	CHARACTERISTICS
RPC-4410	Photo-Electric Tape Reader	Reads 500 characters per second
RPC-4431	Auxiliary Reader/Punch	Reads 60 characters Reads 120 per second Punches 30 characters per second
RPC-4440	High Speed Punch	Punches 300 characters per second
RPC-4430	Auxiliary Typewriter	Types 10 characters per second
RPC-4600	Auxiliary Tape-Typewriter	Identical to the RPC- 4500 but does not con- tain master input/output control

1.4 RPC-4010 Computer—The heart of the RPC-4000 system is the RPC-4010 Computer (figure 1-1), which contains arithmetic and control registers and internal memory for the system. Operation of the computer is under control of an internally stored program. The operator is provided with means to select any one of a wide variety of operational modes, ascertain internal states of operation by means of a visual display and he may interrupt, intervene, or alter the system program through an array of indicators and manually operated switches located on the control panels.




FIGURE 1-1 RPC 4010 COMPUTER

The RPC-4010 Computer is a two address, serial, binary, digital, calculating device with a magnetic drum memory of approximately 8,000 words capacity. Minimum command execution time is four word periods, or about one millisecond.

1.4.1 Word Structure

The basic unit of information is a word containing 32 bits, which may represent either a data word or an instruction word. When used as a data word, the most significant bit position indicates the algebraic sign. The remaining 31 bits represent up to nine significant decimal digits in fractional binary representation.

Instruction words hold the command identification in the 5 most significant bit positions, followed by two 13 bit addresses. The last address is that of the next instruction to be searched for and executed. Each address identifies the track number (first seven bits) and sector number (next six bits) which locate the operand or instruction in main memory.

The least significant bit position of each instruction word controls the addition of the index register content to the operand address of the instruction

as it is used from memory. A zero in the least significant bit position leaves the instruction unchanged. A one in the least significant bit position will augment the operand address by the number in the operand address portion of the index register.

Normal numbers are represented in fractional binary notation as a sign and 31 bits. Negative numbers, with a "1" in the sign bit, are held as two's complements. Multiplication produces a double length product with no sign bit in the lower half. The lower half has only 31 bits, so the LSB is zero. A double length number, such as produced by multiplication, is used as the numerator for double length division. Also, shifting preserves the format of the upper and lower halves of double length numbers (figure 1-2).




FIGURE 1-2 WORD STRUCTURE

1.4.2 Registers

There are four 1-word registers in the RPC-4010, each with a capacity of one 32 bit word. Two of the registers are used as operating accumulators. They are the upper and lower accumulators, designated U and L, respectively. The third register is the command register, C, which holds instruction words. The fourth register is the index register, X, which is used to modify operand addresses, to hold the repeat count for a repeat command, and to hold the location of the operand when a successful comparison has been made.

By application of appropriate exchange commands, the lower accumulator may be operated in lengthened mode. That is, L is an eight word length register rather than the normal one word length. In lengthened mode, the eight words in L have primitive sector numbers O through 7, corresponding to the main memory sector numbers reduced modulo 8. Any addressed instruction operating on L, then operates on the word or words with appropriate primitive sector numbers. When L is put in the one word length mode, that word of lengthened L whose primitive sector number is the same as the primitive sector number of the exchange command operand address will be retained in L.

1.4.3 Memory

The magnetic drum main memory contains 128 tracks, numbered 0 through 127. Each track contains 64 words, which are identified by sector numbers 0 through 63 (figure 1-3). To decrease access time, two of the tracks are designated dual access tracks, and one as a fast access track. In the dual access tracks, two track numbers refer to the same track, but at different times. This permits each word in such a track to be accessible twice during each drum revolution. The fast access track is an 8 word circulating line with a main memory track address, in which each of the 8 words is accessible 8 times per drum revolution. The use of the above features decreases the total memory capacity below the potential 8,192 words, but increases the speed of running optimized programs (figure 1-4).





FIGURE 1-3 MEMORY DRUM

1.4.4 Phasing

Operation of the RPC-4010 Computer takes place in four phases. These are:

- Phase 1 Search for Next Instruction
- Phase 2 Read Instruction into Command Register
- Phase 3 Search for Operand
- Phase 4 Execute Command






FIGURE 1-4 FAST ACCESS AND DOUBLE ACCESS TRACKS

The search phases (1 and 3) may take from 1 to 64 word times, determined by the relative sector addresses of the instruction and operand word locations. Phase 2 is executed in 1 word time, and for most commands phase 4 is also 1 word time in length. For SHIFT, SHIFT LEFT AND COUNT, MULTIPLY, and DIVIDE commands, phase 4 has a primary execution of 1 word time and a secondary execution, designated phase 4a, of up to 66 word times.

The repeat mode is applicable to all commands except SHIFT, SHIFT LEFT AND COUNT, MULTIPLY, DIVIDE and REPEAT. The effect of repeat mode is to repeat the execution (phase 4) of a command up to 128 times. Repeat mode is applied to a command by preceding the command with a REPEAT command, which loads the repeat count (the number of times the instruction is to be repeated) into the next instruction track of the index register. An instruction to which repeat mode is applied begins execution at its operand address and continues for the designated number of sectors within the addressed track. That is, no change of track number occurs, but sectors are considered in turn, regardless of the starting point.

The duration of the secondary part of phase 4 for the SHIFT LEFT AND COUNT and SHIFT commands depends on the number of places shifted. If the primary part of phase 4 is one word period, the total SHIFT or SHIFT LEFT AND COUNT time is 4 word periods plus 1 word period for each bit shifted. The total phase 4 time for MULTIPLY or DIVIDE is 67 word periods.

There are some exceptions to the normal phase sequence. A successful TRANSFER ON MINUS or TRANSFER ON BRANCH CONTROL command uses what is normally the operand address to locate the next instruction. In this case, phases 4 and 1 are skipped, and phase 3 (during which the address is searched for) advances directly to phase 2. Consequently, these commands may take as little as 2 word periods. Unsuccessful executions of these commands take 1 word period in phases 3 and 4, and a normal phase 1 is entered.

The computer will stop in blocked state, phase 3, in response to a STOP command, or when in one operation mode. A start signal from the START COMPUTE switch will unblock the search for operand in phase 3, and allow the computer to proceed. In one operation mode, blocked state is entered every time a command is read into the command register.

1.5 <u>RPC-4500 Tape-Typewriter</u>--The basic input/output unit of the RPC-4000 system is the RPC-4500 Tape-Typewriter System, which is composed of an RPC-4430 Paper Tape Reader/Punch (figure 1-5) and a separately packaged RPC-4480 Typewriter




FIGURE 1-5 RPC 4430 READER/PUNCH




FIGURE 1-6 RPC 4480 TYPEWRITER

(figure 1-6). These two units are interconnected to form a multiple-function system, capable of a wide variety of operations, both on-line and off-line.

1.5.1 RPC-4430 Reader/Punch

The RPC-4430 Reader/Punch provides communication into and out of the computer by means of punched paper tape. The reader portion is capable of operating at a speed of 60 characters per second; the punch section operates at a speed of 30 characters per second. All data moving into or out of the computer from any input or output device passes through the system control section of the RPC-4430 Reader/Punch, where parity checking is accomplished.

1.5.2 RPC-4480 Typewriter

The RPC-4480 Typewriter is designed specifically for the RPC-4000 system. The typing speed is 10 characters per second under automatic control. The RPC-4430 and RPC-4480 are so interlocked, that any combination of devices may be used to produce both paper tapes and hard copy proofs. The effective speed of any combination is that of the slowest unit. Keyboard operation of the typewriter is identical to that of conventional machines except for the addition of a SPECIAL key, which allows the operator to backspace both the paper tape in the punch and the typewriter carriage.

INSTALLATION

SECTION		PAGE
2.1	Unpacking and Inspection	2-5
2.2	Site Preparation	2-5
2.3	Equipment Set-Up	2-5
2.4	Checkout	2-5
	ILLUSTRATIONS	
FIGURE		PAGE
2-1	RPC 4000 System - Interconnecting Cables	2-6
2-2	Drum Shipping Screw Location	2-6
in Variation (Co.)	TABLES	
TABLE		PAGE
2_1	RPC 4000 System - Component Dimensions	2-5

INSTALLATION

2.1 Unpacking and Inspection--All RPC-4000 system installations will normally be handled by Control Data service personnel. However, the equipment has been designed so that installation in any office or engineering lab is possible with little, or no, site preparation. Therefore installation may be accomplished by the purchaser (table 2-1).

TABLE 2-1 RPC-4000 SYSTEM

COMPONENT DIMENSIONS

DESIGNATION	DESCRIPTION	W	D	Н	WEIGHT
RPC-4010	Computer	46 3/4"	27"	34 3/4"	498 lbs.
RPC-4430	Reader/ Punch	23 3/8"	27 5/8"	32 1/4"	246 lbs.
RPC-4480	Typewriter and Table	46 3/4"	27 3/4"	29 1/2"	244 lbs.

Each unit is carefully packaged and completely assembled, except for the RPC-4480, which is packaged as two separate units--the typewriter and the desk. Interconnecting cables are provided for completing all necessary circuits (figure 2-1).


- 2.2 <u>Site Preparation</u>—The compact, solid-state design of the system eliminates most site preparation problems. The displacement factor of all units is less than 60 pounds per square foot. Standard 110-120 volt AC outlets provide the necessary power to operate the system. Special air conditioning is not necessary, due to the low heat dissipation of the equipment.
- 2.3 Equipment Set-Up--Components of the RPC-4000 system may be arranged in any convenient order as long as the interconnecting cables are plugged in as illustrated (figure 2-1). The memory drum must be prepared by removing the shipping screw which bears against the end of the motor shaft. The shipping screw must be replaced with a cap screw (figure 2-2).

CAUTION

Prior to initial starting, check the freeness of the unit by rotating the drum manually (see Section 5.4.1, Head Adjustment and Replacement Procedure, Step 4).

Every typebar of the typewriter must be manually lifted to the platen before the application of power, to prevent damage to the typebars.

2.4 Checkout -- Initial checkout shall be performed by Control Data service personnel upon completion of each system installation.






FIGURE 2-2 DRUM SHIPPING SCREW LOCATION

OPERATION

SECTION		PAGE
3.1	Operating Controls and Procedures	3-5
3.2	RPC 4010 Control Panel	3-5
	Power ON, Power OFF	3-5
	Start Compute	3-5
	One Operation	3-5
	Set Input Mode	3-6
	Execute Lower Accumulator	3-6
	Branch Control	3-6
	Digital Display	3-6
3.3	Control Panel Operations	3-6
3.4	RPC 4430 Primary Control Panel	. 3-7
	System Power	3-7
	Single Character Mode	3-7
	Parity Inhibit, Parity Reset	3-7
	Master Reset	3-7
	Input Duplication, Reset, Select	3-7
	Start Read, Stop Read	3-7
	Start Compute	3-7
3.5	RPC 4430 Auxiliary Control Panel	3-8
and the second second	Power	3- 9
	Selection Monitor	3- 9
	Typewriter to Computer	3-10
	Reader to Computer	3-10
	Aux. Typewriter to Computer	3-10
	Computer to Typewriter	3-10
	Computer to Punch	3-10
	Computer to Aux Typewriter	3-10
	Tape Monitor	3-10
	Conditional Stop	3-10
	Tape Feed	3-10
	Typewriter Select, Punch Select, Reader Select	3-10
	Single Char. Mode	3-10

ILLUSTRATIONS

FIGURE		PAGE
3-1	RPC 4010 Control Panel	3-5
3-2	RPC 4430 Reader/Punch Control Panel	3-8
3-3	RPC 4430 Reader/Punch Auxiliary Control Panel	3- 9

OPERATION

3.1 Operating Controls and Indicators—The operating controls for the RPC-4000 system are contained on three control panels, in addition to the typewriter keyboard. The RPC-4010 Computer control panel provides operator control of the computer and the digital display on which the contents of the register are displayed.

The two control panels on the RPC-4430 Reader/Punch provide manual control of the input/output devices, either on-line or off-line. The primary control panel provides operator control over the complete RPC-4000 system and gives a visual representation of the next character to be read. The auxiliary control panel gives the operator manual control of the Reader/Punch and Typewriter whether they are operating on-line or off-line.

3.2 RPC-4010 Control Panel--The computer control panel (figure 3-1) contains the switches necessary to provide operator control of the computer and the digital display on which the contents of the four registers are displayed.

The POWER ON and POWER OFF switches are non-latching. When the power is off, no lights are on. When the POWER ON switch is depressed, a holding relay closes which completes the AC circuit to the drum motor, fan, and DC power supply. When the POWER ON button glows it indicates that the AC power circuit is complete.




FIGURE 3-1 RPC 4010 CONTROL PANEL

Recording is prevented by a time delay until the drum reaches full speed in order to prevent loss of data from main memory. When the time delay relay closes, power is available for the rest of the control panel lights. The START COMPUTE light is turned on, and other lights may be on, depending on the setting of the switches. This indicates that the computer is ready to operate.

There are two indicator lights, a red one labeled STOP and an amber one labeled COMPUTE. The COMPUTE light is on when there is continual cycling through the phases, and the STOP light is on when the computer is stopped in phase 1 or phase 3. When the computer is stopped, it may be started by pressing the button labeled START COMPUTE.

The switch labeled ONE OPERATION is a latching switch. When it is depressed, the computer will stop in phase 3 after the execution of each instruction.

The effect of the SET INPUT MODE switch is dependent on the ONE OPERATION switch. With the ONE OPERATION switch depressed, the SET INPUT MODE switch conditions the computer to accept information from the input devices by setting an INPUT command (08) in the order flip-flops. With the ONE OPERATION switch not depressed, the SET INPUT MODE switch clears the lower accumulator.

The EXECUTE LOWER ACCUMULATOR switch is effective only when the ONE OPERATION switch is depressed. When it is depressed in the ONE OPERATION mode, the lower accumulator, rather than memory, becomes the source of the next instruction.

To input and execute an instruction manually, the following steps are followed:

- 1. Depress ONE OPERATION.
- Depress SET INPUT MODE.
- Depress EXECUTE LOWER ACCUMULATOR.
- 4. Read in one or two words from the typewriter or tape. If two words are read, the first word goes into the upper accumulator. The last word entered remains in the lower accumulator and is the instruction to be executed.
- 5. Depress START COMPUTE (or stop code on tape, or stop code key on type-writer).

The instruction in the lower accumulator will be transferred to the command register and executed. To input additional instructions and execute them, repeat steps 3, 4, and 5.

The BRANCH CONTROL light comes on when the branch control flip-flop is turned on. Depressing the BRANCH CONTROL switch resets the banch control flip-flop. The BRANCH switches, labeled 1, 2, 4, 8, 16, and 32 are used in conjunction with the SENSE (00) command to sense the operand track number of this command. When any bit of the track number corresponds to a depressed BRANCH switch, the branch control flip-flop is turned on.

The DIGITAL DISPLAY is a cathode ray tube covered with a mask to designate the four sweeps which display the contents of U, L, C, and X. Three controls are provided beneath the face of the oscilloscope to allow the operator to align the four sweeps in their respective windows. Two RECORD switches are located under a sliding panel to protect a program that is to be stored permanently. The left hand switch inhibits recording in tracks 0 through 15. The right hand switch inhibits recording in tracks 16 through 31.

3.3 Control Panel Operations—The operator may step through a program without executing any of the commands, by manipulating the SET INPUT and START COMPUTE switches, with the computer in one operation mode. With the ONE OPERATION switch depressed, the SET INPUT switch is depressed. This sets up an input order which is executed instead of the order in the C register, which remains unchanged. When the START COMPUTE switch is depressed, the input order is initiated and the computer stops in phase 1. Pressing the START COMPUTE switch will then end the input cycle and replace the contents of the C register with the contents of the memory location specified by the previous next instruction address in C. Because the ONE OPERATION switch is latched, the computer then stops in phase 3.

If the operator wishes to step through a program, executing one operation at a time, he may do so by depressing the ONE OPERATION switch. When the START COMPUTE switch is depressed, the computer will execute the instruction in C, copy the next instruction into C and stop.

To enter a bootstrap routine into the computer, both the ONE OPERATION and EXECUTE LOWER ACCUMULATOR switches are latched, and the SET INPUT switch is depressed. When the START COMPUTE switch is depressed, the input command set up by the SET INPUT switch is executed and the selected input device is started. After the information is read into the computer, the input device sends the computer a start signal as a result of: reading a stop code on the tape, depressing the stop code key on the typewriter, or depressing the START COMPUTE switch on the primary control panel of the RPC-4430 Reader/Punch, which places the computer in phase 3. With the EXECUTE LOWER ACCUMULATOR switch latched, the instruction which has just been read into L is transferred to C before phase 3 is entered. The START COMPUTE switch is depressed to execute the instruction, and the SET IN-PUT switch is depressed to set the computer for another input. Both the ONE OPERA-TION and EXECUTE LOWER ACCUMULATOR switches are unlatched, and the START COMPUTE switch is depressed to execute the input instruction. When these last operations are completed, manual loading is finished and the balance of the bootstrap program enters the computer under program control.

3.4 <u>RPC-4430 Primary Control Panel</u>--Control of input and output of information is exercised through the primary control panel of the RPC-4430 Reader/Punch, located on the top right hand side of the unit (figure 3-2). The functions of the switches on this panel are as follows:

SYSTEM POWER is a two-position switch which is used to turn electrical power on or off for all input and output devices in the system. The POWER switches on the individual input or output devices are connected in series with this SYSTEM POWER switch, so that both switches must be on to apply power to the unit.

SINGLE CHAR. MODE is a two-position switch used to stop input and start the computer after each character is read. The SINGLE CHAR. MODE switch also enables the computer to receive some characters it would otherwise ignore. The computer cannot be used in lengthened lower mode with the RPC-4500 in single character mode.

There are two switches associated with the PARITY MONITOR. INHIBIT is a two-position switch used to inhibit parity checking of input data when latched. RESET is a momentary switch to reset the error when a parity error is detected and the computer stops.

The MASTER RESET switch, when depressed, disconnects all selected input and output units from the computer.

There are two switches associated with INPUT DUPLICATION. The SELECT switch allows selected output devices to duplicate input data as it enters the system. The RESET switch inhibits input duplication.

The START READ and STOP READ switches are used to initiate and inhibit the operation of the selected input device.

The START COMPUTE switch manually initiates computer operation.

In addition to the controls on the primary control panel, there are seven character indicator lights which represent the bit pattern of the next character to be read into the computer.




FIGURE 3-2 RPC 4430 READER/PUNCH CONTROL PANEL

3.5 RPC-4430 Auxiliary Control Panel--In addition to its operation as the input/output control unit of the RPC-4000 system, the RPC-4500 Tape-Typewriter System may be used off-line as a tape controlled, tape producing, manual or automatic typewriter. Selection of input or output units to be connected to the computer

is also controlled by the auxiliary control panel located on the top left hand side of the RPC-4430 Reader/Punch (figure 3-3).

The POWER switch turns the RPC-4500 power on or off. The SELECTION MONITOR indicator glows, indicating that a unit of the RPC-4500, selected for operation with the computer, is in the off-line mode of operation.




FIGURE 3-3 RPC 4430 READER/PUNCH AUXILIARY CONTROL PANEL

Six switches are provided to manually interconnect the input and output units of the RPC-4500 with the computer. The labels on these switches indicate their functions as follows: TYPEWRITER TO COMPUTER, READER TO COMPUTER, AUX. TYPEWRITER TO COMPUTER, COMPUTER TO TYPEWRITER, COMPUTER TO PUNCH, and COMPUTER TO AUX. TYPEWRITER.

TAPE MONITOR lights are provided for both the tape reader and the tape punch. When either of the units is out of tape, or the tape is jammed, the light will glow to indicate the unit that is inoperative.

The CONDITIONAL STOP switch is depressed to allow continued operation of an input device when a stop code is sensed.

The TAPE FEED switch is depressed to punch sprocket feed holes in the paper tape.

Three switches are provided to select the RPC-4500 units to operate in the off-line mode. The switches are labeled: TYPEWRITER SELECT, PUNCH SELECT, and READER SELECT. START READ and STOP READ switches are provided to initiate or inhibit reader operation in the off-line mode. The SINGLE CHAR. MODE switch allows the reader to read only one character and stop.

THEORY OF OPERATION

SECTION			PAGE
4.1	General		4-9
4.2	RPC 4010 Computer		4-10
4.3	RPC 4010 Control Panel		4-10
	Power ON, Power OFF		4-10
	Start Compute		4-11
	One Operation		4-12
	Set Input Mode		4-12
	Branch Control		4-13
	Record		4-13
4.4	Digital Display		4-13
4.5	Memory		4-16
4.5.1	Read and Record Technique	ıe	4-18
4.5.2	Clock and Timing Tracks		4-20
4.5.3	Circulating Lines		4-21
4.5.4	Record Amplifier		4-24
4.5.5	Read Amplifier		4-24
4.5.6	Main Memory		4-24
4.5.7	Column Drivers		4-26
4.5.8	Row Drivers		4-26
4.6	Logic Board		4-29
4.7	Flip-Flop		4-30
4.8	Phase Sequencing		4-31
4.9	Execution of Commands		4-34
4.9.1	OO HLT		4-34
4.9.2	OO SNS		4-36
4.9.3	O1 CXE		4-37
4.9.4	O2 RAU		4-37
4.9.5	O3 RAL		4-38
4.9.6	O4 SAU		4-38
4.9.7	O5 MST		4-38
4.9.8	06 LDC		4-39
4.9.9	07 LDX		4-40
4.9.10	O8 INP		4-40
4.9.11	09 EXC		4-44
4.9.11	10 DVU		4-46
4.7.16	TO DAO		4-40

SECTION			PAGE
4.9.13	11 DIV		4-49
4.9.14	12 SRL (LEFT)		4-49
4.9.15	12 SRL (RIGHT)		4-53
4.9.16	13 SLC		4-55
4.9.17	14 MPY		4-57
4.9.18	15 MPT		4-60
4.9.19	16 PRD		4-61
4.9.20	17 PRU		4-65
4.9.21	18 EXT		4-66
4.9.22	19 MML		4-66
4.9.23	20 CME	Artista de la companya della companya della companya de la companya de la companya della company	4-66
4.9.24	21 CMG		4-67
4.9.25	22 TMI		4-68
4.9.26	23 TBC		4-68
4.9.27	24 STU		4-69
4.9.28	25 STL		4-69
4.9.29	26 CLU		4-70
4.9.30	27 CLL		4-70
4.9.31	28 ADU		4-71
4.9.32	29 ADL		4-71
4.9.33	30 SBU		4-72
4.9.34	31 SBL		4-73
4.10	RPC 4500 Tape-Typewriter Sys	tem	4-74
4.10.1	System Control, On-Line		4-76
4.10.2	System Control, Off-Line		4-77
4.10.3	Device Control		4-77
4.11	RPC 4500 Controls		4-78
4.11.1	Primary Control Panel		4-78
	System Power		4-79
	Parity Monitor, Reset		4-80
	Parity Monitor, Inhibit		4-80
	Master Reset		4-81
	Input Duplication		4-81
	Start Read, Stop Read		4-82
	Start Compute		4-82
	Single Character Mode		4.93

SECTION		PAGE
4.11.2	Auxiliary Control Panel	4-84
	Power	4-84
	Selection Monitor	4-84
	Typewriter to Computer	4-84
	Reader to Computer	4-84
	Aux. Typewriter to Computer	4-84
	Computer to Typewriter	4-85
	Computer to Punch	4-87
	Computer to Aux. Typewriter	4-87
	Reader Tape Monitor	4-87
4.11.3	Off-Line Control	4-88
	Conditional Stop	4-88
	Tape Feed	4-88
	Typewriter Select	4-89
	Punch Select	4-89
	Reader Select	4-89
	Start Read, Stop Read	4-90
	Single Character Mode	4-90
	Start Compute	4-92
	Ready	4-92
4.12	Reader Input	4-92
	Reader select flip-flop	4-92
	Input flip-flop	4-94
	Advance flip-flop	4-95
	Select signal	4-95
	B flip-flops	4-97
	Tape feed	4-99
	Reader clutch	4-99
	Input begin	4-100
	Input enable	4-100
4.13	Punch Output	4-105
4.14	Typewriter Control	4-108
	ILLUSTRATIONS	
ETCUPE		
FIGURE		PAGE
4-1	RPC 4000 Computer System Block Diagram	4-9

FIGURE		PAGE
4-2	Computer Power Circuit	4-10
4-3	Start Compute Circuit	4-11
4-4	One Operation Interlock	4-12
4-5	Digital Display Horizontal Drive Circuit	4-14
4-6	Digital Display Vertical Drive Circuit	4-15
4-7	Digital Display Timing	4-16
4-8	Digital Display Diagram	4-17
4-9	Main Memory Head Selection - Record	4-18
4-10	Main Memory Timing Waveforms	4-19
4-11	Read Record Heads	4-20
4-12	Clock Generator	4-21
4-13	Timing Signals	4-22
4-14	Circulating Lines	4-23
4-15	Record Amplifier	4-25
4-16	Read Amplifier	4-26
4-17	V _r Flip-Flop	4-27
4-18	W Flip-Flop	4-27
4-19	Main Memory Head Selection - Read	4-28
4-20	Diode Logic	4-29
4-21	RPC 4010 Flip-Flop	4-30
4-22	RPC 4010 Command Waveforms	4-34
4-23	Shift and Normalize Timing Chart	4-50
4-24	Shift Left - W/P 3 to End	4-52
4-25	Shift Right - W/P 3 to End	4-54
4-26	RPC 4500 Tape-Typewriter System	4-75
4-27	RPC 4430 Reader/Punch	4-76
4-28	Tape-Typewriter Backspace Circuit	4-78
4-29	Typewriter Keyboard	4-79
4-30	Reader/Punch Control Panels	4-79
4-31	RPC 4500 System Power Circuit	4-80
4-32	Parity Monitor Reset and Inhibit Circuits	4-80
4-33	Master Reset Circuit	4-81
4-34	Input Duplication Select and Reset Circuits	4-81
4-35	Start Read and Stop Read Circuits (On-Line)	4-82
4-36	Start Compute Circuit	4-82

FIGURE		PAGE
4-37	Single Character Mode Circuit (On-Line)	4-83
4-38	RPC 4500 Unit Power Circuit	4-84
4-39	Selection Monitor Circuit	4-85
4-40	Typewriter to Computer Circuit	4-85
4-41	Reader to Computer Circuit	4-86
4-42	Auxiliary Typewriter to Computer Circuit	4-86
4-43	Computer to Typewriter Circuit	4-86
4-44	Computer to Punch Circuit	4-87
4-45	Computer to Auxiliary Typewriter Circuit	4-87
4-46	Tape Monitor Circuits	4-88
4-47	Conditional Stop Circuit	4-88
4-48	Tape Feed Circuit	4-89
4-49	Typewriter Select Circuit	4-89
4-50	Punch Select Circuit	4-90
4-51	Reader Select Circuit	4-90
4-52	Start Read/Stop Read Circuits (Off-Line)	4-91
4-53	Single Character Mode Circuit (Off-Line)	4-91
4-54	Start Compute Signal	4-92
4-55	Synchronizing Signals (Z_r, R_1, Z_0, R_2)	4-93
4-56	Reader Select (Q_r)	4-94
4-57	<pre>Input Flip-Flop (I_C)</pre>	4-95
4-58	Synchronizing Signals (A _c , Z _q , R ₃)	4-96
4-59	Select Signal (S)	4-96
4-60	B Flip-Flop Circuit	4-97
4-61	Reader Tape Feed	4-99
4-62	Reader Clutch	4-100
4-63	Cam Timing	4-101
4-64	Parity Error Circuit	4-102
4-65	Punch Clutch	4-106
4-66	Punch Magnets	4-107
4-67	Typewriter Input Select Circuits	4-109
4 68	OK To Type Signal	4-110

TABLES

TABLE		PAGE
4-1	RPC 4010 Computer Division Timetable	4-48
4-2	RPC 4010 Computer Multiplication Timetable	4-58
4-3	RPC 4010 Computer - Quantities Added During MPT Command	4-62
4-4	RPC 4010 Computer Alphanumeric and Function Code	4-63
4-5	Input/Output Selection Codes, RPC 4000 System	4-64

THEORY OF OPERATION

4.1 General—The logical design of the RPC-4000 computer system is based on the specification of conditions under which the states of the internal flip-flops are determined, or output signals are generated. These conditions are described symbolically as logical function of the states of these flip-flops and inputs to the logical network.

The algebraic equations used in describing logical operations are expressed as minus five volts corresponding to the on (or true) state of the signal, and zero volts corresponding to the off (or false) state of the signal.

With respect to the flip-flops, an unmodified character denotes the signal derived from the on side of the flip-flop, and an underscored character denotes the signal derived from the off side of the flip-flop. For example, with flip-flop F on, the F output is true (-5V) and the F output is false (0V). With F off, the F output is false (0V) and the F output is true (-5V).

The conditions required to set a flip-flop on or off are denoted by a prime (') symbol after the character, thus the equation $F' = \underline{F} \ G \ \underline{H} + \ldots$ indicates: set the F flip-flop true if F is false, G is true, and H is false. The plus sign followed by three periods indicates that the F' signal may be generated by additional terms not included in this equation.

For the purpose of understanding the theory of operation, the RPC-4000 computer system may be divided into five major sections: the control panel, the main memory, the four operating registers, the logic sections, and the input/output section (figure 4-1).




FIGURE 4-1 RPC 4000 COMPUTER SYSTEM BLOCK DIAGRAM

4.2 <u>RPC-4010 Computer--The control panel contains the switches necessary to provide operator control of all computer functions.</u> A display of the contents of the four operating registers is provided on the panel, along with associated controls.

Main memory is composed of 8,008 words of storage on a magnetic drum, and the associated logic necessary to locate a specific track and sector of the drum. One hundred twenty-eight track addresses are provided, each with sixty-four sectors of one word length (32 bits).

The four operating registers are normally one word circulating lines, recording on and reading from the magnetic drum.

The logic section of the RPC-4010 Computer contains the electronic circuits which perform control and arithmetic functions according to program or operator instructions.

The input/output section is composed of a typewriter, a paper tape reader, a paper tape punch, and the logic required for co-ordinating these devices with the computer. These units are described in section 4.10 of this manual.

4.3 <u>RPC-4010 Control Panel--</u>The controls on the RPC-4010 Computer provide the means of determining the mode of operation and a visual display of the state of selected components of the computer.

POWER ON is a momentary pushbutton which applies AC power to the computer elements by energizing Relay K-1 (figure 4-2). In turn, Relay K-1 completes a




FIGURE 4-2 COMPUTER POWER CIRCUIT

holding circuit through overload Relay K-2 and the POWER OFF pushbutton. Relay K-1 also completes the AC common circuit, applies an AC potential to switch S-1, completes the AC circuit to transformers T-1 and T-2, applies a -15 volt DC potential to Relay K-3, and applies DC ground to switch S-1.

With AC power applied to the drum motor, a 90 second time delay relay on the drum completes the AC circuit to K-4, a 90 second time delay relay in the power control section. These relays allow approximately three minutes for the drum to reach operating speed before energizing Relay K-3. Relay K-3 applies the -15 volt DC $\rm R_{\rm e}$ signal to memory, allowing information to be written into or read from memory. Relay K-3 also completes the 6.3 volt AC circuit from transformer T-1 to the control panel lights.

The -15 volt DC is applied to Relay K-3 through Relay K-1. When a line transient occurs which is large enough to make Relay K-1 drop out, recording is immediately inhibited so that resulting transients from the DC power supplies can do no damage. Thus, memory is protected against transients which might turn the computer off.

With S-1 (the DC switch) in the on position, the AC circuit is completed to the DC power supplies, and DC ground is applied to the amplifier card and to the POWER ON light.

The POWER OFF pushbutton opens the K-l relay holding circuit. When K-l opens, all power to the computer is removed, except to the POWER ON pushbutton.

The START COMPUTE switch is a momentary make-before-break pushbutton which holds the computer start compute signal ($b_{\rm S}$) to the same potential as the start compute signal ($Z_{\rm S}$) from the RPC-4430 Reader/Punch. When the START COMPUTE switch is depressed, or when $Z_{\rm S}$ from the Reader/Punch goes true, input enable is pulled false and $b_{\rm S}$ is pulled true by a resistor on the logic board. The make-before-break prevents contact noise from giving the effect of multiple start signals (figure 4-3).




FIGURE 4-3 START COMPUTE CIRCUIT

The ONE OPERATION switch is a two-position pushbutton which, when depressed, allows the computer to operate through one cycle of the four phases and then stop, rather than operate continuously. When ONE OPERATION is not depressed, the execute lower accumulator signal (bc) is held to ground, effectively interlocking the EXECUTE LOWER ACCUMULATOR and SET INPUT pushbutton (figure 4-4).




FIGURE 4-4 ONE OPERATION INTERLOCK

Pressing the SET INPUT MODE momentary contact pushbutton is effective only when the ONE OPERATION pushbutton is depressed, as indicated when both the ONE OPERATION and SET INPUT MODE pushbuttons glow. When depressed, contacts 1 and 2 of the SET INPUT MODE pushbutton remove ground from the set input signal $(b_q),$ and contacts 5 and 6 hold \underline{b}_q to ground. This sets the lower accumulator to nonlengthened mode, and forces the order (Q) flip-flops into the input mode, thus conditioning the computer to accept information from input. Also, the operand track in the command register is set to zero, to insure that the character flip-flops reset and that the computer will accept input in four-bit mode. The lower accumulator is set to zero at this time to accept input data. In addition, the phasing flip-flops are set to phase 3.

The EXECUTE LOWER ACCUMULATOR switch is a two-position pushbutton, which is effective in the one operation mode only. When depressed, the b_{C} signal is held true, and the lower accumulator (either lengthened or non-lengthened), rather than memory, is the source of the next instruction word.

When in the normal, or off position, contacts 2 and 3 are open, allowing \underline{b}_{C} to go negative, and contacts 4 and 5 are closed, holding b_{C} to ground. This causes memory (V) to be the source of the next instruction.

The light under the BRANCH CONTROL pushbutton indicates that the branch control flip-flop is on. The BRANCH CONTROL pushbutton lets the reset signal (b_b) go on. This resets the branch control flip-flop, which turns off the light under the pushbutton.

The two-position branch switches, labeled 1, 2, 4, 8, 16, and 32, are used in conjunction with the OO (SENSE) command. The six switched lines are normally held to ground (false). When depressed, the ground connection is broken, allowing the output to go true, and causing the light under the pushbutton to glow. (See Section 4.9.2, description of the OO (SENSE) command for operation.)

Two RECORD switches are provided which control the record voltage $(\mbox{R}_{\mbox{\it e}})$ to columns O and 1 of the main memory head matrix. In the on position, the O-15 switch allows normal record/read functions on tracks O through 15. When it is in the off position, record or read functions may not be carried out on tracks O through 15. This non-record/read is accomplished by opening the $\mbox{R}_{\mbox{\it e}}$ circuit to column O. Similarly the 16-31 switch controls column 1 of the main memory matrix. These switches are used to protect the information recorded on tracks O through 31.

4.4 <u>Digital Display</u>--The digital display is located on the right side of the control panel. Associated with the display are the sweep positioning and size controls, and the L SECTOR DISPLAY switch.

The contents of the U, L, C, and X registers are displayed on the digital display tube. Each register is displayed cyclically for one word period out of every eight.

The digital display circuits are contained on two cards, the horizontal drive card and the vertical drive card. The horizontal drive circuit applies a sawtooth sweep signal to the horizontal deflection plates of the oscilloscope display tube. The vertical drive circuit provides four sweeps, vertically displaced from each other, and applies the digital information to be displayed to the vertical deflection plates (figure 4-8).

On the horizontal drive card (figure 4-5), flip-flop FF, composed of transistors Q8 and Q11, controls the sawtooth generator. When FF is off, the horizontal sweep occurs; when FF is on, the retrace occurs. During the sign bit period of each word, timing signal t_6 is true. FF is turned off by the leading edge of a t_6 pulse and is turned on at the end of the following t_6 . Thus, FF is off for 33 bit periods (one word period plus one bit period) for the horizontal sweep. This arrangement allows the horizontal sweep one bit period in which to become linear. A mask on the face of the oscilloscope prevents the display of the extra bit.

The horizontal sweep is produced by a sawtooth generator composed of transistors Ql and Q2. With FF true, Q2 is conducting and holds the base of Q5 to ground. When FF goes false, Q2 cuts off, allowing Q1 to pull the base of Q5 negative. As Q5 begins conducting, Q6 and Q8 convert the current waveform produced into a voltage waveform of the proper amplitude for one horizontal plate. Transistors Q7 and Q10 function in the same manner to produce a voltage waveform of the proper amplitude for the other horizontal plate. Thus, the horizontal sweep is produced during alternate word periods.

The vertical drive card (figure 4-6) selects the four registers sequentially by the use of a counter. The two flip-flops which are connected to form the counter are referred to only as A and B in this description. A is composed of Q1 and Q3; B is composed of Q2 and Q4. Flip-flops A and B change state only when FF is changing state from false to true. This occurs at intervals of two word per-

iods, and the counter remains at each count for two word periods. Diode logic gates combine the four signals, A, \underline{A} , B, and \underline{B} , into AB, \underline{AB} , \underline{AB} , and \underline{AB} . These signals are combined, in another diode gate, with the inverted read signals of the four registers: U, C, L, and X. The output of this gate is designated, in this description only, as Ru', the input signal to Q6. The logical equation is:

Ru' = (A B U + A B L + A B C + A B X) FF

The output of O6 (Ru) is the information to be displayed. It is fed through the vertical gain control to the lower vertical deflection plate.

The combined signals from A and B are sent to the upper vertical plate through the vertical positioning circuit. AB is connected directly to the base of Q5 to produce the upper trace. AB and AB are connected through the L-position and C-position potentiometers, respectively, to the base of Q5 to produce the two intermediate traces. These two traces are independently adjustable. AB bypasses Q5, producing the lowest trace.

The counter remains in each of its four states for two word periods (figure 4-7). During the first word period, the content of U is displayed as the upper trace, followed by one word period of retrace. In the third word period, the content of L is displayed as the upper intermediate trace, followed by one word period of retrace. During the fifth word period, the content of C is displayed as the lower intermediate trace, followed by one word period of retrace. In the seventh word period the content of X is displayed as the lowest trace, followed by one word period of retrace. The length of a complete cycle is 2 milliseconds, $\frac{1}{4}$ of a millisecond for each display. The cyclic rate is such that four simultaneous traces appear on the face of the tube.




FIGURE 4-5 DIGITAL DISPLAY HORIZONTAL DRIVE CIRCUIT




FIGURE 4-6 DIGITAL DISPLAY VERTICAL DRIVE CIRCUIT

When L, the lower accumulator, is in lengthened mode, i.e., eight words long, different information is read from L every word time. When eight word times have elapsed, the words are repeated. Since the Ru logic allows the same word to be displayed every eight words, only one word of lengthened L will be displayed. By selecting the primitive sector numbers, the L SECTOR DISPLAY switch selects which of the eight words in the eight word line is to be displayed.

The last bit time of every eighth word is defined by timing pulse t_8 , which occurs simultaneously with t_6 during word period 7. The flip-flop, composed of Q3 and Q4 on the horizontal drive card is set true by t_8 and remains true during word period 0. The equation $\underline{S_1}$ t_6 is true at sign time of every word period except when t_8 is true. $\underline{S_1}$ t_6 sets the flip-flop false at the end of word period 0, and it cannot go true until the next t_8 sets it true. Hence it is true only during word period 0. The true output of this $\underline{S_1}$ t_6 flip-flop is combined with timing pulse t_5 in an AND gate. This term is true at t_5 time, which is near the middle of the word period, and pulls the three wipers of the L SECTOR DISPLAY switch negative. The position of the L SECTOR DISPLAY switch forces flip-flops FF, A, and B to assume any one of eight possible combinations during word 0. Each of the eight different combinations will allow a specific word, of the eight words of lengthened L, to be displayed. During the remaining seven word periods the flip-flops count as indicated. L is displayed only when A, B, and FF are all false. The words in the other registers are unaffected since they are repeated every word time.




FIGURE 4-7 DIGITAL DISPLAY TIMING

4.5 Memory--The storage of all programs and data in the RPC-4010 Computer is on the magnetic drum. The magnetic coating of the drum is capable of storing approximately 256,000 bits (8,000 words of 32 bits) of main memory, and 640 bits (20 words of 32 bits) of temporary storage. It contains four permanently recorded timing tracks. In addition, spare tracks are provided.

The drum is a tapered aluminum cylinder coated with magnetic material. It is driven by a synchronous motor at 3,600 RPM. Thus, one drum revolution is about 17 milliseconds, one word time is 260 microseconds, and a bit time is 8.2 microseconds.




FIGURE 4-8 DIGITAL DISPLAY DIAGRAM

The heads read and record on a track which is 0.025 inches wide. Each track is divided into 64 sectors containing 32 bits, giving 2,048 bits per track. The tracks are numbered 000 through 127 and sectors are numbered 00 through 63. Any word recorded on the drum may be located by specifying its track and sector numbers. For example, the word recorded on sector 62 of track 15 is addressed as 01562. Selection of main memory record/read heads is made by the track selection matrix. The specific head addressed is selected by activating the row and column which intersect the head circuit (figure 4-9). The sector is found by comparing the sector with the permanently recorded sector numbers on the $\rm S_1$ timing track. When these match, the following sector is selected. Timing and wave forms of the various signals are illustrated in figure 4-10.




FIGURE 4-9 MAIN MEMORY HEAD SELECTION-RECORD

4.5.1 Read and Record Technique

Information is recorded on the drum by the Ferranti or phase modulation method. This method takes advantage of the fact that a change of direction of magnetic flux in the middle of a bit will generate a positive voltage in one direction. If the change is in the opposite direction, a negative voltage will be generated. With data recorded as phase information rather than amplitude in-




FIGURE 4-10 MAIN MEMORY TIMING WAVEFORMS

formation, each bit has a definite signal. This is opposed to NRZ (non return to zero) recording, wherein a signal occurs only at a change of bit information.

Each read/record head (figure 4-11) has a center-tapped winding on two pole pieces of ferrite. The pole pieces are separated by a silver shim. The silver provides a high reluctance path, causing the magnetic flux to pass around the shim through the air. At this point, the read/record head is 0.0013 of an inch from the magnetic surface of the drum, and the magnetic flux will magnetize the drum surface.




FIGURE 4-11 READ RECORD HEADS

A current of 200 milliamps applied to the A side of the head will generate a magnetic flux in the clockwise direction. As this flux passes the air gap, the surface of the drum will be magnetized. To complete recording of a bit, a 200 milliamp current is applied to the B side of the head one half bit period later. This generates a magnetic flux in a counter-clockwise direction. This flux magnetizes the drum surface in the opposite direction as it passes the air gap. The phase shift required for Ferranti recording may be caused in either direction by starting with the A or B lead. The direction of magnetism of the recorded areas on the drum surface will allow translation as they are read.

Reading of information from the drum surface takes place as the recorded areas pass under the head. The magnetization of each recorded area will cause a flux to be generated in the pole pieces of the head. As the flux changes direction, a voltage is induced in the head windings. At clock time, this voltage is read and amplified. A "one" or a "zero" is set into a read flip-flop on a read amplifier card, depending on the direction of the voltage.

The head voltage signal has two frequencies. All "one" or all "zero" signals have a frequency of 120 KC, and the alternating "1", "0", "1", "0", etc., signal has a 60 KC frequency. This frequency change is characteristic of the Ferranti recording system. There is always a signal peak in the middle of each bit, and the peak is clocked into the flip-flop to identify the bit.

4.5.2 Clock and Timing Tracks

The clock track is recorded on the drum and is read by a read head connected to the clock read amplifier. The head voltage is fed to transformed Tl. on the clock read amplifier card. The outputs of Tl are amplified and drive the flip-flop composed of Q2 and Q3. The input to this read amplifier is approximately a sine wave, while the outputs CFF and CFF of the clock flip-flop are square waves with a period of approximately 8 microseconds.

Each clock flip-flop output triggers a blocking oscillator on the clock generator card (figure 4-12). The true side of the clock flip-flop triggers Q1 to drive switch Q2 and generate clock pulse T2. Through a 3 microsecond delay, switch Q3 is driven to generate T4.




FIGURE 4-12 CLOCK GENERATOR


The false side of the clock flip-flop triggers Q4 to drive switch Q5 and generate clock pulse T1. Through a 3 microsecond delay, switch Q6 generates clock pulse T3; clock pulse T5 is generated by another blocking oscillator driven by Q7. Clock pulses T1, T2, T3, and T4 are about one half to one microsecond wide with a rise time, from -5 volts to ground, of one tenth of a microsecond. Clock pulse T5 is 2 microseconds wide and goes from above ground to approximately -5 volts.

Timing tracks S_1 , S_2 , and S_3 are recorded on the drum and are combined to identify order time, operand address (track and sector), next instruction address (track and sector), and index time (figure 4-13). Track S_1 contains the sector number of every sector as 6 bits of information which occur twice during every word time. Track S_2 is true every word time during next instruction address. Track S_3 is false during both sector times of each word. Bit position 31 in S_1 is true in all sectors whose numbers are divisible by 8 and false in all other sectors. Bit 31 is used to form the t_8 signal.

The read amplifiers used for the timing tracks are the same as those used for the circulating registers described below. The outputs of the read flip-flops in each amplifier are designated s_1 , s_2 , and s_3 . A second flip-flop is driven by the first, one bit time later. The outputs of the second flip-flops are designated s_1 , s_2 , and s_3 . The six flip-flop outputs are logically combined to give the timing signals t_1 through t_8 .

4.5.3 Circulating Lines

The circulating lines or registers provide fast temporary storage. Each such line consists of a record head and one or more read heads on the same track of the magnetic drum (figure 4-14). "Circulating" means that the output of a read head is routed to the record head. This causes the contents of the track to be preserved and available for access during each word time.



SECTOR NUMBER IN BINARY

M TRUE EVERY EIGHTH SECTOR

 $t_1 = \underline{S}_2(\underline{S}_1 + \underline{S}_2)$ OPERAND ADDRESS

 $t_2 = S_1S_2S_3(s_2+s_3)$ NEXT INSTRUCTION TRACK

t3 = S1 S3 S3 ORDER TIME

t4 = S3 S2 S3 BIT 31


ts = S2S3 OPERAND SECTOR

te = S2 s2 SIGN TIME

 $t_8 = \underline{S}_2 s_2 s_1 = t_6 s_1$ SIGN TIME WORD 7

FIGURE 4-13 TIMING SIGNALS

The record amplifier drives current through the write head windings to write a one or a zero on the drum. Later the bit is sensed by the read head, the output of which is sent to the read amplifier card. On this card, the read head signal is amplified and clocked into the read flip-flop. The read flip-flop signal, a, is clocked into a second flip-flop, A, which presents the information to the record amplifier through the logic board. The second flip-flop, A, is used in the read circuits of all circulating lines. In order to overcome the delay inherent in this method of recording, information is read into main memory from the output of the read flip-flop of the circulating lines one bit early.



The five registers in the computer are designated as: U, upper accumulator; L, lower accumulator; C, command register; X, index register; and D, Track 127 register.

U is normally one word long. Its function is to hold, receive, or send information to main memory, L or X. During multiply and divide operations, U is extended to two words plus one bit by using the U* read head. This is controlled by the computer logic.

L is normally one word long and its function is to supplement U. During lengthened mode operation, L is extended to eight words by using the L^* read head. This is accomplished through program control.

C is a one word register which holds the instruction to be executed. The instruction is composed of the command, operand address, next instruction address, and index bit.

X is a one word register which is used to modify other computer words.

D is an eight word register which is used for fast access in main memory. It is addressed as track 127.

4.5.4 Record Amplifier

Bits to be recorded on the circulating lines enter the record amplifier through Ω l on the record amplifier card (figure 4-15). They are clocked, by clock pulse T_1 , into the flip-flop composed of Ω 4 and Ω 6. The output of Ω 1 determines the state of the flip-flop; if negative, Ω 4 is turned off, or if ground, Ω 6 is turned off. The flip-flop is complemented by clock pulse Ω 7 occurs in the middle of a bit time by gating the inputs of Ω 4 and Ω 6 through switches Ω 4 and Ω 7. Clock pulse Ω 5 turns Ω 6 off if Ω 7 is negative, and turns Ω 6 off if Ω 9 is negative.

The state of the flip-flop determines whether output transistor Q3 or Q5 is conducting. A 200 milliamp current flows through one side of the head to record on the drum. The complementing of the flip-flop causes the recording current to switch to the opposite winding of the record head, producing the phase shift.

4.5.5 Read Amplifier

The output of the read heads is connected to a two stage differential amplifier (figure 4-16). Transistor Q8 drives switch Q5. Transistor Q10 drives switch Q6 to set the flip-flop composed of Q2 and Q3 to "one" or "zero," depending on the phase of the input to the Read Amplifier. The output of this flip-flop is "u" "c" "l" "x" or "d". This output is used to read into main memory. It also sets a second flip-flop one bit time later, producing "U" "C" "L" "X" or "D".

The upper and lower accumulators have a second read head which is located beyond the normal head. These heads are designated as follows: "L*", which allows eight words to be circulated in the lower accumulator, and "U*", which allows two words plus one bit to be circulated in the upper accumulator.

4.5.6 Main Memory

Information to be written in main memory is presented to the V_R ' flip-flop (figure 4-17) from "u" or "l" through transistors Q9 and Q3. The infor-

mation is then gated into the flip-flop by T_3 . T_4 reverses the state of the flip-flop in the middle of each bit time, providing the necessary Ferranti phase shift.




FIGURE 4-15 RECORD AMPLIFIER

The output switches of V_R , viz., Q4 and Q8, are gated by transistors Q2 and Q10, which are controlled by the W flip-flop (figure 4-18). In order to record in main memory, W must be true. The state of W in the logic indicates the

early write period as the selected sector is under the selected main memory head. Transistors Q4 and Q8 are also gated by clock pulse T_5 . T_5 stops recording early enough to prevent end record signals at T_1 time.




FIGURE 4-16 READ AMPLIFIER

4.5.7 Column Drivers

The output of the V_R flip-flop goes to the column drivers (figure 4-9). Selection of a specific one of the eight columns is determined by eight settings of the P_1 , P_2 , and P_3 flip-flops, combined through a diode AND gate. Thus, the specific combination of the P flip-flops will select the output, and allow recording in a selected row intersecting the column in the head matrix.

4.5.8 Row Drivers

In order to select the row which designates the heads in a column to be selected for recording, the settings of the P_4 , P_5 , P_6 , and P_7 flip-flops are combined in a transistor AND gate on the row driver card (figure 4-9). For example, each of the P flip-flops controls a transistor. The outputs of the transistors are combined logically to apply a negative voltage to the selected row.




FIGURE 4-17 V_r FLIP-FLOP




FIGURE 4-18 W FLIP-FLOP

The center taps of eight heads (0, 16, 32, 48, 64, 80, 96, and 112) are driven to -15 volts by the selection of row zero. If column one has been selected by the column driver logic, the outputs of V_R and \underline{V}_R will go to memory heads 16 through 31. At head 16, the V_R or \underline{V}_R signal will allow 200 milliamps to flow through the selected head winding to write on track 16. The W signal will go true and allow V_R or \underline{V}_R to be true only during the selected sector time.

To read from main memory (figure 4-19) the column driver selects a column by combining the P_1 , P_2 , and P_3 flip-flop outputs. If P_1 , P_2 , and P_3 are




FIGURE 4-19 MAIN MEMORY HEAD SELECTION-READ

false, transistor Q9 is cut off and all the other transistors are conducting. With Q9 cut off, the output of column zero will be read.

The P_4 , P_5 , P_6 , and P_7 flip-flops select a row to be read by applying -15 volts to the center taps of all heads in the row. As in the write process, the matrix selects the one head with a negative voltage on the center tap which intersects the selected column. The output of the selected column driver goes to the main memory read amplifier. Just as with the circulating lines and the clock, the main memory read amplifier is composed of a differential amplifier which drives the read flip-flop, V. Unlike the other two types of read amplifiers, the signal is not repeated through a second flip-flop, but is used directly in the logic.

4.6 Logic Board--The logic equations specifying the conditions necessary to perform various operations in the RPC-4010 Computer are implemented by diode logic gates (figure 4-20) located on the logic board. By combining the logical AND and OR terms, the electronic elements achieve the desired electronic and logical results. The logical product is defined as an AND gate, derived from the fact that for the product of terms to be true, they all must be true. The logical sum is defined as an OR gate, derived from the fact that the sum of the terms is true, if any one is true.

The logical product of signals A and B is developed when both signals are true (-5V). When both signals are true, the top of R-l is clamped to -5V, and AB is true. If either signal is false (OV), the resistor is grounded, and AB is false (OV).




FIGURE 4-20 DIODE LOGIC

The logical sum of signals C and D is developed when either signal is true (-5V). When both signals are false (OV), the resistor is held to ground and the output C+D is false. With either or both signals true, the output is true.

4.7 Flip-Flop--Figure 4-21 is a schematic diagram of the flip-flop used in the RPC- $4\overline{010}$. It is actually more than a flip-flop; in addition to the flip-flop itself utilizing two 2N1301 transistors, there are two buffer amplifiers, each using a 2N404 transistor.

The signal called T_1 is the computer clock signal. This is a square pulse which is normally at -5 volts and rises to 0 volts once every 8 microseconds (approximately) and remains at 0 volts for about one microsecond.




FIGURE 4-21 RPC 4010 FLIP-FLOP

The flip-flop is triggered in this manner: when the 2N1301 on the right is conducting, the 2N1301 on the left is cut off. Likewise, when the 2N404 on the right is conducting, the 2N404 on the left is cut off. Under these conditions, signal A is true and A is false. That is, the flip-flop is off. If A' is at -5 volts, a positive pulse is coupled through the 200 micro-microfarad capacitor and the diode to the base of the 2N1301 transistor on the right. A positive pulse into the base makes this transistor stop conducting. The one on the left begins to conduct, and A becomes true while A becomes false. To state it another way, if A' is true (-5 volts) at clock time, the flip-flop will switch to its true (on) state. If A' is false (OV) at clock time, the flip-flop does not change. Similarly, if A' is true at clock time, the flip-flop will switch to its false state.

The 2,000-ohm load resistor in the collector circuit of the 2N404 buffer amplifier insures a maximum turn-off time of not more than two microseconds. Without biasing, the buffer amplifier can handle sixty milliamperes of AND gate loading, but no OR gate loading. If it is necessary to use the flip-flop signal in OR gates, an additional load resistor must be connected from the flip-flop output to some negative potential. The value of this resistor must be chosen so that it supplies the total OR current required. The amount of AND current which can be supplied is then reduced by the amount of current required by this additional resistor. The minimum value of this additional load resistor is that value which will draw sixty milliamperes. This might be 680 ohms to -40 volts or 270 ohms to -15 volts. If this value is used, the flip-flop can drive no AND gates, only OR gates.

The flip-flop itself changes state in less than 0.5 microsecond, but the 2N4O4 amplifiers are somewhat slower. Under the worst loading conditions they will change from -5 volts to 0 volts in less than one microsecond, and from 0 volts to -5 volts in less than two microseconds. If the load is non-capacitive, this two-microsecond figure is reduced to about one microsecond.

4.8 <u>Phase Sequencing</u>--Computer operation occurs in phases which are controlled by the phase control flip-flops F, G, and H. The phases are defined as follows:

Most instructions do not require an extension of execution, so H is usually off. The logic for proceeding from one phase to a succeeding phase is based on a simple binary counter, the logic for which is:

$$F' = \underline{F} G \underline{H}$$

$$\underline{F'} = F G \underline{H}$$

$$G' = \underline{G} \underline{H}$$

$$G' = G H$$

It is in this manner that F changes state at the end of phase 2 and 4 and that G changes state at the end of every phase, and H remains false.

The equations above are incomplete because they do not show when to change phase. All phases change at sign time when timing signal t_6 is true. As described in section 4.5.2 on timing, $t_6 = \underline{S}_2 s_2$. This signal occurs during only one bit time of each word period and identifies the sign bit, the most significant bit in each word.

The search flip-flop K is on during phase 1 while searching for the next instruction sector, and during phase 3 while searching for the data word. At the end of every word period K is turned on:

$$K' = t_6 + \dots$$

When the computer enters phase 1, K is on. The logic for turning K off in phase 1 is:

$$K' = F G H S_2 S_3 (S_1 C + S_1 C) + ...$$

 \underline{F} \underline{G} \underline{H} indicates phase 1, and S_2 \underline{S}_3 indicates next instruction sector time. This \underline{tells} us that during phase 1, K can be turned off only during the next instruction sector time. Additionally, $(S_1 \ \underline{C} + \underline{S}_1 \ C)$ indicates that S_1 must be true while C is false, or S_1 must be false while C is true, to turn K off. That is, K is turned off unless S_1 is identical to C in the next instruction sector.

Now a more complete equation can be written for ending phase 1:

$$G' = G H K t_6 (\underline{A} Z_1) + \dots$$

During both the next instruction sector time and operand sector time, S_1 carries the number in binary code of the next sector on the memory drum. If S_1 is identical to C throughout the next instruction sector portion of the command, the desired instruction is located in the following sector of memory. K is turned off during every word time that a mismatch occurs, and remains on only when a match of S_1 and C indicates that the selected next instruction is available during the following word time. Phase 1 is then ended and phase 2 started by turning G on.

During phase 1, while the next instruction sector search is taking place, the instruction track number is copied from C into the P flip-flops. To accomplish this the f_7 signal is generated through diode logic:

$$f_7 = F G H S_1 S_2 S_3 + \dots$$

NOTE

Lower case logic signs do not refer to flipflops or record amplifiers.

The f_7 logic shows that during phase 1 (\underline{F} \underline{G} \underline{H}) and the next instruction track time (\underline{S}_1 \underline{S}_2 \underline{S}_3), f_7 is true. The number is set into the P flip-flops by the following logic:

$$P_1' = f_7 C + ...$$

$$\underline{P}_1' = f_7 \underline{C} + \dots$$

$$P_2' = f_7 P_1 + ...$$

$$\underline{P}_2' = f_7 \underline{P}_1 + \dots$$

$$P_7' = f_7 P_6 + \dots$$

$$\underline{P}_7' = f_7 \underline{P}_6 + \dots$$

Thus, the next instruction track number is copied bit by bit from the C register into the P flip-flops during phase 1, so that when the sector is found, the head selection matrix has already selected the correct head.

order portion of the

During phase 2, the instruction is transferred into C. C'-FGH (ez(S,+S

Remainder is transferred via the adder "ei"

 $C' = \underline{F} G \underline{H} \quad \underline{b}_{C} V + \underline{b}_{C} (\underline{N}L + NL^{*})$

The term F G H identifies phase 2. The signal $b_{\rm C}$ is from the EXECUTE LOWER AC-CUMULATOR switch and is false during normal operation, allowing the next instruction to come from memory $(\underline{b}_{C}\ V)$. When in execute lower accumulator mode, the next instruction comes from the lower accumulator $b_c (NL + NL^*)$.

The five most significant bits of an instruction word contain the command. At the same time that these bits are being transferred into C, during phase 2, the f8 signal is used to set these bits into the Q flip-flops. The term f8 is

defined as: $f_8 = \underline{F} \ G \ \underline{H} \ S_1 \ S_3 \ S_3$ $F \ \underline{G} \ \underline{H} \ determines \ phase 2 \ and \ S_1 \ S_3 \ s_3 \ determines \ order \ time. The Q flip-flops$

are set by:

$$Q_1' = f_8 \left[\underline{b}_C \ V + b_C \ (\underline{N}L + NL^*) \right] + \dots$$

$$\underline{Q}_1' = f_8 \left[\underline{b}_C \ \underline{V} + b_C \ (\underline{NL} + \underline{NL}^*) \right] + \dots$$

$$Q_2' = f_8 Q_1 + \dots$$

$$\underline{Q}_2' = f_8 \underline{Q}_1 + \dots$$

$$Q_5' = f_8 Q_4 + \dots$$

$$\underline{Q}_5' = f_8 \underline{Q}_4 + \dots$$

Phase 2 lasts only one word time. It is ended and phase 3 is entered by:

$$F' = \underline{F} G \underline{H} t_6 + \dots$$

$$\underline{G}' = \underline{F} G \underline{H} t_6 + \dots$$

Phase 2 is identified by F G H, and the end of word time is identified by t6.

Phase 3 initiates another sector search, this time for the data word upon which the instruction is to operate. In order to accomplish this, more logic must be added to \underline{K}' . K is turned on at the end of every word by:

$$K' = t_6 + \dots$$

By adding to K!

$$\underline{K}' = (\underline{F} \underline{G} \underline{H} S_2 \underline{S}_3 + \underline{F} \underline{G} \underline{H} \underline{S}_2 \underline{S}_3) (\underline{S}_1 C + \underline{S}_1 \underline{C}) + \dots$$

K is turned off in phase 1 (\underline{F} \underline{G} \underline{H}) at next instruction time (S_2 $\underline{S_3}$) or in phase 3 (F G H) at data word time $(\underline{S_2} \ \underline{S_3})$ when the search is not successful $(\underline{S_1} \ C + S_1 \ \underline{C})$. Reducing the equation to its simplest form results in:

$$K' = G S_3 H (F S_2 + F S_2) (S_1 C + S_1 C) + \dots$$

Note M flip flot is set on bit 31 \$2 B x reg set 1 in that Position see A1-12. 4-33 When C matches the sector being searched for, K will stay on, ending phase 3 by:

$$G' = \underline{G} \, \underline{H} \, K \, t_6 + \ldots$$

The operand track is selected in phase 3 in the same manner as the next instruction track is selected in phase 1— by adding more terms to f_7 :

$$f_7 = G H S_1 S_3 (F S_2 + F S_2) + \dots$$

Phase 4 normally (e.g., ADD) lasts one word time, during which the data word is available as V (the output from memory). The MULTIPLY, DIVIDE, SHIFT, and INPUT instructions make use of phase 4a by setting the H flip-flop true to provide additional execution time. F and G are turned off after one word time of phase 4 by:

$$\underline{F}! = F G t_6 + \dots$$

$$G' = G t_6 + \dots$$

If H is turned on at this time, phase 4a begins. If H is not turned on, phase 1 begins.

4.9 Execution of Commands -- All 32 commands (figure 4-22) used in controlling the operation of the RPC-4010 Computer are described on the following pages.




FIGURE 4-22 RPC 4010 COMMAND WAVEFORMS

4.9.1 HALT, 00, HLT (Track 0), Ω_1 Ω_2 Ω_3 Ω_4 Ω_5

Stop in phase 3 and wait for a start signal before proceeding to phase 4.

The OO command has two functions, and is treated as two separate commands. With data track O, the OO command is called HALT (HLT), and its function is to stop the computer. With a non-zero data track, its function is to interrogate the branch switches, and it is called SENSE (SNS). The SENSE command is explained separately in section 4.9.2.

The computer is stopped by not allowing it to proceed from phase 3 to phase 4. The A flip-flop stops the computer by preventing G from going true at the end of phase 1 or phase 3 unless A is false. The G' logic is:

$$G' = Z_i K H A t_6 + . . .$$

Thus, the computer cannot proceed from phase 3 to phase 4 or from phase 1 to phase 2 unless A is false.

In the one operation mode, the computer stops in phase 3 before executing the instruction in the C register. This is accomplished by turning A on at the sign time of phase 2 when the ONE OPERATION switch is depressed. The A' logic is:

$$A' = F G H t_6 b_0 + \dots$$

The computer remains in phase 3 until a start signal turns A off. The \underline{A}' logic is:

$$\underline{A}' = \underline{G} \underline{H} b_{S} + \dots$$

The b_S signal is obtained when the START COMPUTE switch is depressed or when a start signal is received from input/output. When A is false, G is able to be turned on, and the computer can proceed to phase 4, executing the instruction in C.

In the normal mode, the computer will not stop in phase 3 except on a HALT command because A is turned off at the end of phase 2. The \underline{A} ' logic for this is:

$$\underline{A'} = \underline{F} \underline{G} \underline{H} \underline{t_6} \underline{b_0} + \dots$$

In both the normal and one operation modes, the computer will not stop in phase 1 (except during an input command) because A is turned off at the end of phase 4. The A' logic in this instance is:

$$A' = t_6 F G H (Q_1 + Q_2 + Q_3 + Q_4 + Q_5) + \dots$$

The Q terms turn A off for every command except the input command.

When the computer is turned on initially, it is possible for the computer to be in either phase 1 or phase 3. To make sure that the computer is in phase 3, F is turned on when the ONE OPERATION switch is latched and the SET INPUT switch is depressed.

$$F' = b_q + \dots$$

The HLT command is executed by turning A on during the command time of phase 3. This prevents the computer from going into phase 4. The A' logic is:

$$A' = \underline{Q}_1 \ \underline{Q}_2 \ \underline{Q}_3 \ \underline{Q}_4 \ \underline{Q}_5 \ \underline{M} \ F \ \underline{G} \ t_3 + \dots$$

The \underline{M} term differentiates between the HLT and SNS commands. If M is true, the SENSE command is present and A will not be turned on.

The M flip-flop is turned off at the end of phase 2 by:

$$\underline{M}' = \underline{F} \underline{H} t_6 + \dots$$

It can be turned on in phase 3 by:

$$M' = F G H S_1 S_2 S_3 Q_2 C + . . .$$

The factor \underline{S}_1 \underline{S}_2 \underline{S}_3 defines data track time. If the command is 00, M is turned on only if C goes true during data track time, that is. if the data track is non-zero. \underline{Q}_2 prevents M from turning on during data track time with the INPUT command. Thus, M is turned on in phase 3 and remains on during phase 4 for all cases where \underline{Q}_2 is false except command 00, track 0.

To proceed after a HLT command has been executed, the START COMPUTE switch is depressed, making $b_{\rm S}$ true. With $b_{\rm S}$ true, A is turned off and M is turned on so that the computer can proceed to phase 4.

The
$$\underline{A}'$$
 logic is: $\underline{A}' = \underline{G} \underline{H} b_s + \dots$

The M' logic is: M' =
$$b_s \Omega_2 G + ...$$

If M were not turned on, the computer would remain in phase 3 because A would be continually turned on by the Ω_1 Ω_2 Ω_3 Ω_4 Ω_5 M F G t_3 term.

If the HLT command is index modified a non-zero track number may result, converting it into a SENSE command (OO, track non-zero).

4.9.2 SENSE, 00, SNS, Q_1 Q_2 Q_3 Q_4 Q_5

Turn on B (the branch control flip-flop) if for any branch switch which is depressed, the corresponding data track bit contains a "1". There is no branch switch that corresponds to the 64's data track bit. Turn B on if the 64's data track bit contains a "1" and one of the following conditions exists:

- 1. No input device is selected.
- 2. A selected input or output device is not ready.

Turn B off if none of the above conditions is true.

B is unconditionally turned off in the last word period of phase 3 by:

$$\underline{B}' = K F \underline{G} t_6 Z_1 \underline{A} (\underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4) (P_1 + k_{23} + P_2 + P_3 + P_4 + P_5 + P_6) + \dots$$

As explained under HALT, A is false at the end of phase 3 except for the HALT and INPUT commands. \underline{A} in this equation prevents turning B off for a HALT command, or when the computer is in the one operation mode. This enables the computer operator to determine whether any previously executed commands turned B on by observing the RESET light on the control panel. The P_{1-6} and k_{23} terms prevent B from being turned off after a HALT if B was on as a result of previously executed commands. In one operation mode, phase 3 of SNS, B is turned off by pressing the START COMPUTE switch because one or more of the P flip-flops will be true.

B is then turned on in phase 4 only if the below stated conditions are met.

$$B' = F G t_{6} Q_{1} Q_{2} Q_{3} Q_{4} Q_{5} (P_{1} Z_{q} + P_{2} b_{2} + P_{3} b_{3} + P_{4} b_{4} + P_{5} b_{5} + P_{6} b_{6} + P_{6} b_{6$$

$$P_7 b_7) + ...$$

 $Z_{\rm q}$ is a synchronism signal from input/output. $Z_{\rm q}$ is true only if an input device is selected and, in addition, all selected input and output devices are ready. For example, $Z_{\rm q}$ will be false if the photo-reader is selected and searching.

The branch switch symbols and their corresponding track bits are shown in the following table:

Track Bit	64	32	16	8	4	2	1
Branch Switch	None	b ₂	b ₃ :	b ₄	b5	b6	b ₇
P Flip-Flop	P ₁	P_2	P ₃	P ₄	P ₅	P ₆	P_7

4.9.3 COMPARE X EQUAL, 01, CXE, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

Turn B OFF if ON, then compare the data address in the instruction with the data address in the index register. If they are equal, turn B ON.

B is turned off at the end of phase 3 by:

$$\underline{B}' = K F \underline{G} t_6 Z_1 \underline{A} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 (Q_5 + \dots) + \dots$$

The carry flip-flop, A, is used to record the results of the comparison. As explained earlier, A is always false upon entering phase 4. In phase 4, A is turned on if any bit of the index register is not the same as the corresponding bit of the command register during data address time. If A is still off at sign time of phase 4, this indicates that X and C were found to have equal data addresses.

A' = F G
$$\underline{H}$$
 t₁ \underline{Q}_2 \underline{Q}_3 (X \underline{C} + \underline{X} C) \underline{S}_2 (\underline{S}_1 + \underline{S}_3) + . . .

 \underline{S}_2 (\underline{S}_1 + \underline{S}_3) defines data address time. \underline{Q}_2 \underline{Q}_3 defines eight commands altogether, of which the state of A has meaning only for the CXE command.

If A is off at sign time of phase 4, B is turned on by:

B' = F G
$$t_6 \ \underline{Q}_1 \ \underline{Q}_2 \ \underline{Q}_3 \ \underline{Q}_4 \ \underline{Q}_5 \ \underline{A}$$

4.9.4 RESET AND ADD TO UPPER, O2, RAU, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 Q_4 \underline{Q}_5

Replace the contents of U with the contents of the memory location specified by the data address.

The contents of U are circulated during phases 1, 2, and 3 by:

$$U' = U H (F + G)$$

During phase 4, V (memory) is read into U by:

$$U' = F G \underline{H} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 V$$

Thus, during phase 4, the O2 command reads the contents of memory into U.

4.9.5 RESET AND ADD TO LOWER, O3, RAL, Ω_1 Ω_2 Ω_3 Ω_4 Ω_5

Replace the contents of L with the contents of the memory location specified by the data address.

The contents of L are circulated during phases 1, 2, and 3 by:

$$L' = (N L + N L*) H (F + G)$$

The term \underline{N} L + N L* indicates that the lower accumulator is in either normal or lengthened mode.

During phase 4, V is read into L by:

$$L' = F G H Q_1 Q_2 Q_3 Q_4 Q_5 V$$

Thus, during phase 4, the 03 command reads the contents of memory into L.

4.9.6 STORE ADDRESS FROM UPPER, 04, SAU, Ω_1 Ω_2 Ω_3 Ω_4 Ω_5

Store the data address portion of U into the memory location specified by the data address portion of the instruction.

In order to record in memory, W must be true. For SAU, W is true during early data address time of phase 4:

$$W' = Q_1 Q_2 Q_3 Q_4 Q_5 \underline{s}_2 (\underline{s}_1 + \underline{s}_3) F G$$

Early data address time is defined by $\underline{s_2}$ ($\underline{s_1}$ + $\underline{s_3}$) which begins and ends one bit before data address time. The early signal is necessary for recording in memory as explained in the section on Ferranti recording. The signal which is recorded while W is true is:

$$V' = \underline{Q}_5 u + \dots$$

The u signal is the upper accumulator, occurring one bit early. Thus, the SAU command records the data address portion of U in memory.

4.9.7 MASKED STORE, 05, MST, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

Store L into the memory location specified by the data address portion of the instruction where U contains l's. Where U contains O's, leave the memory location unaltered.

Recording is allowed all during early phase 4 whenever u contains "1" by:

$$W' = (F G \underline{t}_6 + F \underline{G} K \underline{t}_6) \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{u} + \dots$$

The term F G \underline{t}_6 + F \underline{G} K t_6 identifies early phase 4, u specifies the time early U has 1's. The signal which is recorded during this time is:

$$V' = Q_5 (N 1 + N 1*)$$

Thus, the O5 command records L into memory where U contains 1's. Where U contains O's, nothing is recorded, and the original content of memory is undisturbed.

4.9.8 LOAD COUNT AND REPEAT, 06, LDC, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

Replace the contents of the instruction track portion of the X register with the repeat count (n), which comes from the next instruction track portion of the addressed word in memory. Place the computer in repeat mode. The instruction following LOAD COUNT AND REPEAT will have its phase 4 executed n + 1 times. The operands of the instruction will be the consecutive memory locations specified by (n), beginning with the operand address in the instruction word. Each time phase 4 is repeated, the instruction track portion of X is diminished by 1. Phase 4 ends when the Repeat Count reaches 0. This leaves all 1's in the instruction track portion of X, and the computer is then taken out of repeat mode.

The repeat count is loaded into the X register from memory in phase 4 of the repeat command by:

$$X' = F G Q_1 Q_2 Q_3 Q_4 Q_5 S_1 S_2 S_3 V + . . .$$

The computer is in repeat mode when R, the repeat flip-flop is on. R is turned on in phase 4 of the REPEAT command by:

$$R' = F G t_6 \Omega_1 \Omega_2 \Omega_3 \Omega_4 \Omega_5$$

The logic for ending phase 4 is:

$$\underline{G}' = G \underline{H} t_6 (\underline{R} + \underline{Q}_1 \underline{Q}_2 Q_3 Q_4 \underline{Q}_5) + \dots$$

$$\underline{F}' = F G t_6 (\underline{R} + \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5) + \dots$$

For each word time of a repeated phase 4, the repeat count in X is reduced by 1. The logic which accomplishes this is:

$$X' = F G (Q_1 + Q_2 + \underline{Q}_3 + \underline{Q}_4 + Q_5) \underline{s}_1 s_2 s_3$$
$$\left[\underline{R} X + R (K \underline{X} + \underline{K} X)\right] + \dots$$

The term $(Q_1 + Q_2 + Q_3 + Q_4 + Q_5)$ allows the subtraction of a binary 1 from X to occur each phase 4 of every repeated command except the REPEAT command itself. K is turned ON at sign time of phase 4 by:

$$K' = t_6 G + ...$$

To subtract 1 from a binary number, successively replace the least significant O's with 1's, and replace the first 1 encountered with a 0, and leave the remaining bits unchanged.

The function of K is to indicate whether a one has been encountered or not. K is turned on by the logic above, and remains on for all least significant 0's. K is turned off when the least significant 1 is encountered by:

$$K' = F G H S_1 S_2 S_3 X + . . .$$

K is on at sign time of phase 3 and upon entering phase 4 for all commands except INPUT. K is always off when entering phase 4 of INPUT, thus, the first word of repeated phase 4 in input is not counted.

The term R $(\underline{K} \ X + \underline{K} \ \underline{X})$ in the X' logic replaces the least significant O's with 1's, and the first 1 encountered with O, since K is on for these cases. After a 1 is encountered, K is turned off at the following clock time, and X is

circulated without change.

When the repeat count portion of X is zero, the subtraction process leaves K on and all 1's in the repeat count. With K on at data address time, R is turned off by:

$$\underline{R}' = F G t_1 K$$

With R turned off at data address time, phase 4 is ended by the F and G logic above.

When phase 4 ends, the computer goes into phase 4a or phase 1.

4.9.9 LOAD X, 07, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

Replace the data address portion of the index register with the data address portion of the instruction word.

The command register obtains the instruction word from memory during phase 2. During phase 4, the operand address is copied into the index register by:

$$X' = F G Q_1 Q_2 Q_3 Q_4 Q_5 (\underline{S}_1 + \underline{S}_3) \underline{S}_2 C + \cdots$$

The term $(\underline{S}_1 + \underline{S}_3)$ \underline{S}_2 defines data address time. The LOAD X command may be index modified to become add to index.

4.9.10 INPUT, 08, INP, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

Send a signal calling for an input to an input/output unit. Stop in phase I until a character is presented from input/output. When a character is presented, go directly from phase I to phase 3, then 4, then 4a, entering the character into the least significant character position of L. Go into phase I and wait for a new character. Repeat this cycling for each character entered until a START COMPUTE signal is received. The computer then goes on to the next instruction. If the data track address has 0 in the 64's place, accept only the least significant four bits of each character. If the data track address has I in the 64's place, accept all six bits of the character presented. If L is one word long, read into the double accumulator, composed of U and L. If L is eight words long, read into L.

This is the only instruction which cycles through the phases repeatedly while executing a single instruction. In the first cycle all four phases occur in the normal manner, beginning with phase 1, wherein the input instruction is located in memory as the next instruction, through phase 4. Phase 4 is followed by one word time of phase 4a. In phases 4 and 4a of this first cycle, the signal Y_i is sent to input/output which calls for input. The input information is entered during the following cycles, one character per cycle.

Flip-flop M is used to distinguish between the first cycle and the other cycles. During the first cycle M remains off, but beginning with the second cycle, M is turned on in phase 3. M is always turned off in phase 1 and 2 by:

$$M' = F H t_6 + \dots$$

M is turned on in phase 3 for the INPUT command only if $Z_{\rm b}$, a signal for input/output, is true.

$$M' = F \underline{G} t_6 Z_b Q_2 + \dots$$

 Z_b is true only while a character is being presented to the computer for input. Z_b is never true during the first cycle, since input/output has not yet been informed that an input is desired, hence no character is being presented for input. Therefore, M remains off in the first cycle.

During the first cycle, the logic for ending phase 3 is:

$$G' = F \underline{G} \underline{H} t_6 z_1 \underline{A} \left[\underline{Q}_1 Q_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 (\underline{N} + t_8) \right] + \dots$$

 $Z_{\rm i}$ is a signal from input/output which is normally true when $Z_{\rm b}$ is false. A was set false in phase 2 if the computer was not in the one operation mode. In the first phase 3 of an INPUT command, $Z_{\rm i}$ is true. When L is eight words long, defined by N, phase 3 of the first cycle lasts until the next tg pulse occurs. This causes phase 4 to begin with a word time whose sector address modulo 8 is zero.

In all cycles of INPUT, phase 4 is followed by phase 4a:

$$H' = F G \underline{H} t_6 \underline{Q}_1 Q_2 \underline{Q}_5 \underline{R} + \dots$$

In phases 4 and 4a of the first cycle, a signal, Y_i , is sent to input/output calling for an input:

$$Y_i = (F G + H) \underline{Q}_1 Q_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{M}$$

Input/output responds to this, either by starting a selected reader or indicating by a light that typewriter input is expected.

Phase 4a is always followed by phase 1 as has been explained elsewhere. Phase 4a lasts one word time if L is one word long. If L is eight words long, phase 4a ends with the next t_8 pulse.

$$\underline{H}' = H t_6 \underline{Q}_3 \underline{Q}_4 (\underline{N} + t_8) + \dots$$

Thus, normally (when phase 4 is not repeated), phases 4 and 4a together have a duration of two word times when L is one word long. They last eight word times, beginning and ending with t_8 , when L is 8 words long. During phase 4 and 4a of the first cycle, if L is one word long, U and L are connected as a two word circulating line.

$$U' = k_1 \underline{N} \underline{M} L + \dots$$

$$L' = k_1 \underline{N} U + \dots$$

$$k_1 = (F G + H) \underline{\Omega}_1 \underline{\Omega}_2 \underline{\Omega}_3 \underline{\Omega}_4 \underline{\Omega}_5$$

If L is eight words long during phases 4 and 4a of the first cycle, U is circulated on itself and L is circulated as an eight word line:

$$U' = k_1 N U + ...$$

 $L' = k_1 N \underline{M} L^* + ...$

Phase 1 cannot end in the normal way, i.e., when the search for next instruction is successful, so long as A is true.

$$G' = \underline{G} t_6 Z_i K \underline{A} \underline{H} + \dots$$

A will be true because it is always turned on in phase 4a of the input order by:

$$A' = k_1 + \dots$$

Therefore, the computer remains in phase 1 until the action started by sending Y_i in phases 4 and 4a, results in the presentation of a character for input. When a character is presented, Z_b becomes true and the computer proceeds directly from phase 1 to phase 3 by:

$$F' = \underline{F} \underline{H} t_6 Z_b \underline{Q}_1 Q_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 + \cdots$$

skipping phase 2. Then A, which is still on after the computer skips phase 1, must be reset so that the computer can proceed to phase 4. This is accomplished by turning A off with an input order during phase 3:

$$\underline{A}' = F \underline{G} \underline{M} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 + \cdots$$

The M term allows A to be reset for every phase 3 of an input order except the first. This is to prevent having to step through the input of every character in the one operation mode, or on the other hand, failing to stop in one operation mode before the execution of an input order.

The input instruction word is retained in the command register and the input order is retained in the Q flip-flops until a start signal b_S is received instead of a new character. The start signal turns A off when in phase 1, thus permitting phase 1 to be followed by phase 2.

$$A' = b_s \underline{G} \underline{H} + \cdot \cdot \cdot$$

In Section 4.8, Phase Sequencing, it is explained how the track number is shifted from the C register into the P flip-flops during phases 1 and 3. This shifting occurs only when f_7 is true.

$$f_7 = (\underline{M} + \underline{Q}_2) (\underline{F} \underline{G} \underline{H} \underline{S}_1 \underline{S}_2 \underline{S}_3 + \underline{F} \underline{G} \underline{H} \underline{S}_1 \underline{S}_2 \underline{S}_3)$$

During the first word time of phase 3, M is false and shifting occurs. At the end of the first word time of phase 3, M is turned on if $Z_{
m b}$ is true.

$$M' = F \underline{G} t_6 Z_b Q_2 + \dots$$

In every cycle except the first, Z_b must be true to enter phase 3, and since Z_b remains true for more than 1 word time, M always goes true at the end of the first word time of every cycle except the first.

Since both M and Q_2 are true after the first word period of phase 3, f_7 is false and shifting into the P flip-flops cannot occur in phase 3 after the first word period. Instead, the P flip-flops are set by the B flip-flops in input/output.

$$P_2' = k_{39} B_6$$

$$P_3' = k_{39} B_5$$

$$P_4' = k_{39} B_4$$

$$P_5' = k_{39} B_3$$

$$P_6' = k_{39} B_2$$

$$P_7' = k_{39} B_1$$

 $k_{39} = F G M Q_1 Q_2 Q_3 Q_4 Q_5$

If the data track number is non-zero, some of the P flip-flops will be true as a result of shifting the data track number into them. No provision is made to set the P flip-flops false, therefore, they can be a true copy of the B flip-flops only if the track number is 0 or 64. The P_2 through P_7 flip-flops will be off at the end of the first word time of phase 3 when M goes true; then after the B flip-flops are copied in by the above logic, a P flip-flop will be true only if its contributing B flip-flop is true. But if any P flip-flop is already true as a result of the operand track number, it remains true even if the contributing B flip-flop is false.

The setting of P_1 is not affected at all by the B flip-flops, and it holds the state which it obtained from the operand track number.

Phase 3 continues so long as Z_b remains true. When Z_b goes false, Z_i becomes true and permits the computer to enter phase 4 by:

G' = F
$$\underline{G}$$
 \underline{H} t₆ Z_i \underline{A} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 (\underline{N} + t₈) + . . .

If N is false (L is 1 word long), phase 4 begins at the end of the next sign time. If N is true (L is 8 words long), phase 4 cannot begin until tg is true.

In phases 4 and 4a, if L is 1 word long, L and U are coupled as a two word line, and the character that was set into the P flip-flops in phase 3 is shifted into the two word accumulator, in the least significant character position of the L line. If P_1 is true (track number more than 64), the full, 6-bit character enters the accumulator thus:

$$P_{2}' = k_{1} (N L + N L^{*}) + ...$$
 $P_{2}' = k_{1} (N L + N L^{*}) + ...$
 $P_{3}' = k_{1} P_{2} + ...$
 $P_{3}' = k_{1} P_{2} + ...$
 $P_{4}' = k_{1} P_{1} P_{3}$
 $P_{5}' = k_{1} P_{4} + ...$
 $P_{6}' = k_{1} P_{5} + ...$
 $P_{6}' = k_{1} P_{5} + ...$
 $P_{7}' = k_{1} P_{6} + ...$
 $P_{7}' = k_{1} N U + ...$
 $P_{7}' = k_{1} N U + ...$

During phases 4 and 4a of the first cycle of INPUT defined by k_1 \underline{M} , \underline{M} and \underline{M} are connected as a two word circulating line, as the above logic shows. During phases 4 and 4a of the remaining cycles, when \underline{M} is on, the input to \underline{M} is from the 6-bit shift register composed of the 6 P flip-flops \underline{M} This makes a delay line shift register is from \underline{M} , and the input to \underline{M} is from \underline{M} . This makes a delay line that is two words plus 6 bits long. The character that is just about to enter the two word line (i.e., the character in the P flip-flops) at the beginning of phase 4 must be just about to leave the two-word line (i.e., in the least significant character position of \underline{M}) two word times later, at the end of phase 4a. Any characters which were located in the 2 word line at the beginning of phase 4 have been shifted left one character position at the end of phase 4a, due to the fact that they undergo a delay of 6 bits in the P flip-flops.

During phase 1 and phase 3, each accumulator is independently circulated, so that it retains all characters in their positions until the next phase 4.

$$U' = U \underline{H} (\underline{F} + \underline{G}) + \cdot \cdot \cdot$$

$$L' = \underline{N} L \underline{H} (\underline{F} + \underline{G}) + \cdot \cdot \cdot$$

If P_1 is false, P_4 does not receive its input from P_3 but from L.

$$P_{4}' = k_{1} P_{1} (N L + N L^{*}) + ...$$

 $P_{4}' = k_{1} P_{1} (N L + N L^{*}) + ...$

Then only the least significant four bits of each character enter the two-word accumulator, and the characters already present in the accumulator at the beginning of phase 4 are shifted left only 4 bits.

When N is true, P_2 and P_4 receive their inputs from L*

$$\begin{array}{l} P_{2}' = k_{1} & (\underline{N} \ L + N \ L^{*}) \\ \\ \underline{P_{2}'} = k_{1} & (\underline{N} \ \underline{L} + N \ \underline{L}^{*}) \\ \\ P_{4}' = k_{1} \ P_{1} \ P_{3} + k_{1} \ \underline{P_{1}} & (\underline{N} \ L + N \ L^{*}) \\ \\ \underline{P_{4}'} = k_{1} \ P_{1} \ \underline{P_{3}} + k_{1} \ \underline{P_{1}} & (\underline{N} \ \underline{L} + N \ L^{*}) \end{array}$$

L receives its input directly from P_7 when N is true, and U is circulated independently.

$$L' = k_1 \underline{N} U + k_1 N (\underline{M} L^* + M P_7)$$

 $U' = k_1 \underline{N} (\underline{M} L + M P_7) + k_1 N U$

Thus, when L is an eight word line, characters are set into the eight word accumulator, L, in the same way that they are set into the two word accumulator when L is a one word line. When M is false (i.e., during phases 4 and 4a of the first cycle) L* is circulated on itself.

An indefinite number of characters can be entered in this fashion. If the number of characters entered exceeds the capacity of the two-word accumulator in the non-lengthened mode, information is shifted into the P flip-flops in phase 4 and destroyed in phase 1 when the P flip-flops receive the track number.

The process may be ended during any phase 1 by depressing the START COMPUTE switch, or by receiving a stop code from input/output. In either case, $Z_{\mbox{\scriptsize b}}$ does not go true, but instead $b_{\mbox{\scriptsize S}}$ goes true, setting A false, as explained above.

4.9.11 EXCHANGE, 09, EXC, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

Perform any non-conflicting combinations of the operations described below. The desired combinations are selected by the data track number.

Replace the contents of L with U

Data track 2 true--(P₆)

Replace the contents of U with L

Data track 4 true--(P5)

Replace the contents of X with U

Data track 8 true--(P4)

Replace the contents of U with X

Data track 16 true--(P3)

Set L to 8 word length

Data track 32 true--(P2)

Set L to 1 word length

Data tracks 16 and 32 true--(P2, P3)

Set L to opposite state

The contents of L are replaced with U by:

$$L' = F G \underline{Q}_1 Q_2 \underline{Q}_3 \underline{Q}_4 Q_5 P_7 U + (\underline{N} L + N L^*) \underline{H} \underline{Q}_1 Q_2 \underline{Q}_4 Q_5 \underline{P}_7 + \dots$$

Data track l is indicated by P_7 . The second term permits normal circulation of L if P_7 is false.

The contents of U are replaced with L or X by:

$$U' = F G Q_1 Q_2 Q_3 Q_4 Q_5 (P_6 L + P_4 X) + H Q_4 Q_5 P_4 P_6 U$$

Data track 2 is indicated by P_6 , and data track 8 is indicated by P_4 . If both P_4 and P_6 are true, the resulting word in U is the logical "OR" of the words in L and X. The second term permits normal circulation of U if P_4 and P_6 are both false.

The contents of X are replaced with the contents of U by:

$$X' = F G Q_1 Q_2 Q_3 Q_4 Q_5 P_5 R U + (P_5 + R) X + . . .$$

Data track 4 is indicated by P_5 . The logic is written so that R (Repeat) must be false before the index register may be altered in order to prevent a dynamic halt on a repeated EXCHANGE command. The index register contains the repeat count. If this could be altered, phase 4 might never end. If the EXCHANGE command with data track 4 true is repeated, it becomes a do-nothing command. If R is true or P_5 is false, X is circulated normally.

The length of L is changed by:

$$N' = \underline{N} F G t_6 \underline{Q}_1 Q_2 \underline{Q}_3 \underline{Q}_4 Q_5 P_3 + \dots$$

$$\underline{N}' = N F G t_6 \underline{Q}_1 Q_2 \underline{Q}_3 \underline{Q}_4 Q_5 P_2 + \dots$$

Data tracks 16 and 32 are indicated by P_3 and P_2 respectively. When N is true,

L is 8 words long; when N is false, L is 1 word long. If P_3 and P_2 are both true, N changes from its present state to the opposite state.

4.9.12 DIVIDE UPPER, 10, DVU, Ω_1 Ω_2 Ω_3 Ω_4 Ω_5

Divide the contents of U by the contents of the memory location specified by the data address. Leave the quotient in U and the remainder in L.

The procedure for division is a non-restoring system in which each step brings the partial remainder (U) toward zero by subtracting or adding the divisor (L) as their signs agree or disagree.

The divisor is copied into L from the memory location specified by the data address during phase 4 (word period 1) by:

$$L' = F G H V Q_1 Q_2 Q_3 Q_4 + \dots$$

At sign time of word period 1, the sign of the divisor sets P_6 by:

$$P_6' = F G \underline{H} t_6 Q_4 \underline{R} V + \dots$$

$$\underline{P}_6' = F G \underline{H} t_6 Q_4 \underline{R} \underline{V} + \dots$$

This sign is carried by P_6 throughout the execution of the DIVIDE command. The sign of the dividend sets P_7 during sign time of word period by:

$$P_7' = F G H t_6 Q_4 R U + \dots$$

$$P_7' = F G H t_6 Q_4 R U + \dots$$

On subsequent odd word periods, P_7 is set by the sign of the new remainder (U) by:

$$P_7' = H P_1 t_6 Q_3 Q_4 U + ...$$

$$P_7' = H P_1 t_6 Q_3 Q_4 U + ...$$

During each pair of word periods the sign of the remainder becomes the least significant bit of the quotient and the remainder is shifted one digit position.

Odd and even word periods are designated by the state of P_1 . The initial setting of P_1 occurs during word period 1, by:

$$P_1' = F G H t_6 R Q_4 + ...$$

 P_1 is set false at sign time of word period 3. P_1 remains false throughout word period 4 to indicate an even word period. Thus P_1 acts as a two position counter:

$$P_1' = H P_1 t_6 Q_4 + ...$$

$$P_1' = H P_1 t_6 Q_4 + \dots$$

Word period 1 is identified by F G \underline{H} ; word periods 2 and 3 are identified by \underline{F} \underline{G} \underline{H} ; word periods 4 through 64 are identified by F \underline{G} \underline{H} ; word period 65 is identified by F G \underline{H} ; and word periods 66 and 67 are identified by \underline{F} \underline{G} \underline{H} .

Addition or subtraction of U and L takes place during even word periods according to the S signal. If the sign of U is the same as the sign of L, S is true and L is subtracted from U.

$$S = H \Omega_3 (F + G) (P_6 P_7 + P_6 P_7) + ...$$

To carry out the addition or subtraction U and L are presented as ${\rm I}_1$ and ${\rm I}_2$ during even word periods by:

$$I_1' = H \Omega_3 (\underline{F} P_1 u^* + F U^*) + \dots$$

$$I_2' = H Q_3 P_1 (F P_7 + G) e_{11} + \dots$$

The result is the signal e2, which is derived from:

$$e_2 = A I_1 I_2 + A I_1 I_2 + A I_1 I_2 + A I_1 I_2$$

The result, e2 is then copied into U by:

$$U' = e_2 + Q_4 + Q_3 + \dots$$

This process continues until word period 64, subtracting L from U, shifting U one bit position, and inserting the quotient in the unused portion of U.

By the end of the 64th word period, sector coincidence occurs. However, three more word periods are required to complete the division process. The 64th word period is identified by:

$$K' = t_6 Q_4 + \dots$$

$$K' = G S_3 H Q_4 S_2 (S_1 C + S_1 C) + . . .$$

In turn, K turns G on by:

$$G' = G t_6 H K F$$

During word period 66, the remainder is available, but possibly needs restoration from the previous subtraction (or addition) which occurred in word period 64. This restoration is indicated by the last quotient digit developed, which also controls the state of P_7 . Hence P_7 is used to gate the divisor into I_2 during word period 66:

$$I_1 = H F Q_3 P_1 u*$$

$$I_2 = H P_1 (N L + N L^*) (F Q_3 P_7) + . . .$$

The sign of the divisor, indicated by P_6 , determines whether the restoration requires an addition or subtraction.

$$S = H F G P_6 + \dots$$

The output of the adder, e_2 , is then the correct remainder and is read into L, which has been holding the divisor up to this time:

$$L = G e_2 P_1 H Q_4 + ...$$

During word period 67 the full quotient is available in either its true or its complemented form and is copied into U by:

U' = G
$$e_2 \stackrel{F}{=} H Q_4 + ...$$

 $I_1 = H \stackrel{F}{=} Q_3 P_1 P_6 U^* + H \stackrel{F}{=} Q_3 G P_1 \stackrel{P}{=} 6 U^*$

Because of the system of division used, the determining factor of whether the quotient is complemented or not is the sign of the divisor. If the sign is positive, the quotient will be complemented in word period 67 by the above $\rm I_1$ logic.

If the divisor is negative, the quotient must be corrected by adding one in the least significant digit.

$$S = H \underline{F} G P_6 + \dots$$

$$I_2 = H \underline{F} G P_1 P_6 \underline{\Omega}_3 + \dots$$

The simplified word periods for division are given in table 4-1.

Table 4-1

RPC-4010 COMPUTER
DIVISION TIMETABLE

WORD PERIOD	F	G	Н	Р1	U'	L'	11	12	S
1 (Ph 4)	. 1	1	0	_	#	V		-	-
2 (Ph 4a)	0	0	1	0	e ₂	L	u*	L	P6P7+ <u>P6P</u> 7
3 (Ph 4a)	0	0	1	1	e ₂	L	U*	0	P6P7+ <u>P6P</u> 7
462 (even WP)	1	.0	1	0	e ₂	L	U*	. L	P6P7+ <u>P</u> 6 <u>P</u> 7
563 (odd WP)	1	0	1	1	e ₂	L	U*	0	P6P7+ <u>P</u> 6 <u>P</u> 7
64 (K on)	1	0	1	0	e ₂	L	П*	L	P6P7+ <u>P</u> 6 <u>P</u> 7
65	1	1	1	1	e ₂	L	U*	o	P6P7+ <u>P6P</u> 7
66	0	1	1	0	e ₂	e ₂	u*	P ₇ L	P ₆
67	0	1	1	1	e ₂	L	P ₆ U*	P ₆	P ₆
							+P ₆ <u>U</u> *		

This signal is 0 for single length division (DVU) and

L for double length division (DIV).

NOTE:
$$P_6' = F G H t_6 V$$
 (Sign of divisor)
 $P_7' = F G H P_1 t_6 U$ (Dividend digits)

4.9.13 DIVIDE, 11, DIV, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

Divide the contents of U and L (double length format) by the contents of the memory location specified by the data address.

The procedure for double length division is identical to that of single length, with the exception that during word period 1, the previous contents of L are copied into U at the same time the divisor is copied from the memory location specified by the data address into L by:

$$U' = F G \underline{H} \underline{Q}_1 Q_2 \underline{Q}_3 Q_4 Q_5 L$$

The remainder of this operation is identical to DIVIDE SINGLE LENGTH. The exception of copying L into U is noted in table 4-1.

4.9.14 SHIFT RIGHT OR LEFT, 12, SRL, Ω_1 Ω_2 Ω_3 Ω_4 Ω_5

Shift the contents of the double length accumulator (combined upper and lower) to the right if the least significant data track bit is zero; or shift the contents to the left if the least significant data track bit is one. The number of bit positions shifted is dependent upon the number in the data address sector. Turn on branch control if overflow occurs during shift left.

Since there is no operand to search for in a shift command, phase 3 is ended after one word period by:

$$G' = G t_6 \Omega_1 \Omega_2 \Omega_3 \Omega_4 + \dots$$

Phase 4 lasts one word period and is identified as word period 1 of the execution of the shift command. Word period 1 and word period 2 are identical for both the SHIFT RIGHT and the SHIFT LEFT command. Word periods are defined by the states of signals indicated on the "Shift and Normalize Timing Chart" (figure 4-23). During word period 1, U is circulated by:

$$U' = \underline{H} \ \underline{Q}_1 \ \underline{Q}_3 \ \underline{Q}_4 \ U + \dots$$

Phase 4 (word period 1) is ended after one word period by:

$$H' = F G \underline{H} t_6 \underline{R} \underline{Q}_1 Q_2 Q_3 \underline{Q}_4 + \dots$$

The state of P_1 is indeterminate until the end of phase 4, at which time it is turned off by:

$$\underline{P}_1' = F G \underline{H} t_6 \underline{R} Q_3 + \dots$$

Thus, P_1 is off during phase 4a, word period 2. At the end of word period 2, P_1 is turned on by:


$$P_1' = H P_1 t_6 Q_3 + \cdots$$

For the remainder of the shift command P_1 is true.

As is done for all instructions, F and G are turned off at the end of phase 4 (word period 1) by:

$$\underline{F}' = F G \underline{R} t_6 + \dots$$

$$\underline{G}' = G \underline{H} \underline{R} t_6 + \dots$$



NOTE: N EQUALS NUMBER OF BIT POSITIONS TO BE SHIFTED

FIGURE 4-23 SHIFT AND NORMALIZE TIMING CHART

At the end of word period 3, F is turned on by:

$$F' = F G H P_1 Q_3 t_6 + \dots$$

For both SHIFT RIGHT and SHIFT LEFT commands, during word period 1 U is circulated by:

$$U' = \underline{H} \ \underline{Q}_1 \ \underline{Q}_3 \ \underline{Q}_4 \ U + \dots$$

Also, during word period 1, L is circulated by:

$$L' = H \Omega_1 \Omega_2 \Omega_3 \Omega_4 L + \dots$$

During word period 2, except for sign time (H \underline{R} t₆), U and L are circulated and the P flip-flops set by:

U' = H
$$\underline{P}_1$$
 Q_3 \underline{Q}_4 \underline{Q}_5 U + . . .
L' = H \underline{P}_1 Q_3 \underline{Q}_4 \underline{Q}_5 L + . . .
 \underline{P}_3 ' = H \underline{P}_1 \underline{t}_6 Q_3 U + . . .
 \underline{P}_3 ' = H \underline{P}_1 \underline{t}_6 Q_3 \underline{U} + . . .
 \underline{P}_4 ' = H \underline{t}_6 Q_3 \underline{P}_3 + . . .
 \underline{P}_4 ' = H \underline{t}_6 Q_3 \underline{P}_3 + . . .
 \underline{P}_5 ' = H \underline{t}_6 Q_3 \underline{P}_4 +
 \underline{P}_5 ' = \underline{t}_6 + . . .

The P_3 , P_4 , and P_5 flip-flops are tested every sign time for overflow. During a SHIFT LEFT command, the B flip-flop is turned on to indicate an overflow by:

$$B' = \underline{G} H \underline{K} P_7 Q_3 \underline{Q}_4 \underline{Q}_5 t_6 \left[\underline{P}_3 P_4 + P_3 \underline{P}_4 + P_3 P_4 \underline{P}_5 (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \right] + . .$$

During word period 2, U and L are circulated by:

$$U' = H Q_3 Q_4 U F P_1 (Q_5 + P_7)$$

 $L' = H Q_3 Q_4 Q_5 F P_1 (N L + N L*)$

Flip-flops P_2 and P_4 are turned off by:

$$P_2' = Q_3 + t_6 + \dots$$

$$\underline{P}_4' = Q_3 H t_6 + \dots$$

And the P_3 flip-flop is set with the sign bit of L by:

$$P_{3}' = H P_{1} t_{6} Q_{3} (N L + N L^{*}) + . . .$$

$$\underline{P}_3' = \underline{H} \ \underline{P}_1 \ \underline{t}_6 \ \underline{Q}_3 \ (\underline{\underline{N}} \ \underline{\underline{L}} + \underline{N} \ \underline{\underline{L}}*) + \dots$$

At t₆ time a test is made for overflow or zero shift during word period 3 and the following word periods of the SHIFT LEFT command (figure 4-24). U is delayed one bit each word period through flip-flop P₃:

$$P_3' = H P_1 \pm_6 Q_3 U + \dots$$

$$\underline{P}_3' = H P_1 \underline{t}_6 Q_3 \underline{U} + \dots$$

$$U' = \underline{G} H P_1 P_7 Q_3 Q_4 P_3 + \dots$$

The P_4 and P_5 flip-flops are set by:

$$P_4' = H \pm_6 Q_3 P_3 + ...$$

$$\underline{P}_4' = H \underline{t}_6 Q_3 \underline{P}_3 + \dots$$

$$P_5' = H \pm_6 Q_3 P_4 + \dots$$

Note that P_5 can be turned on by P_4 , but cannot be turned off. P_5 will be reset each t_6 time by:

$$P_5' = H Q_3 t_6$$

The one bit shift for each word period is accomplished in L by shifting through P_2 :

$$P_2' = H \ \underline{t}_6 \ Q_3 \ L + . . .$$

$$\underline{P}_2' = H \ \underline{t}_6 \ Q_3 \ \underline{L} + . . .$$

$$\underline{L}' = \underline{G} \ H \ P_1 \ P_7 \ Q_3 \ \underline{Q}_4 \ P_2 + . . .$$

At sign time the most significant bit in U is shifted out and lost. The second most significant bit from L sets P_3 :

$$P_{3}' = H P_{1} t_{6} Q_{3} P_{2} + ...$$

$$P_{3}' = H P_{1} t_{6} Q_{3} P_{2} + ...$$

and becomes the least significant bit of U in the next word period by:


$$U' = \underline{G} H P_1 P_7 Q_3 \underline{Q}_4 P_3 + \dots$$

Flip-flops P_2 and P_4 are set to zero each sign time by:

$$\underline{P}_2' = H t_6 Q_3 + \cdots$$

$$\underline{P}_4' = H t_6 Q_3 + \dots$$

WORD PERIOD 3 TO END (EXCEPT SIGN TIME) GHP 14



WORD PERIOD 3 TO END (SIGN TIME) GHP to




FIGURE 4-24 SHIFT LEFT-W/P 3 TO END

The zero set into P_2 goes into the least significant bit position of L by:

$$L' = \underline{G} H P_1 P_7 Q_3 Q_4 P_2 + \dots$$

The above operation is repeated to shift the contents of the combined U and L accumulators one bit to the left each word period.

At each word period of phase 4a, the data sector portion of C is reduced by one through the use of K as a carry on complement control.

$$C' = H Q_3 Q_4 S_2 S_3 (C K + C K) + . . .$$

Every t_6 time K is turned on by:

$$K' = t_6 Q_3 + \dots$$

And is turned off by the first "l" in the data sector of C:

$$\underline{K}' = H Q_3 Q_4 P_1 Q_5 C + \dots$$

When the shift count is reduced to zero after the designated number of bits have been shifted, K remains on through sign time and turns G on by:

$$G' = G t_6 H K F + \dots$$

With G on, shifting stops and F is turned off at the next word period.

$$F' = F t_6 G H$$

H is turned off during the following word period by:

$$\underline{H}' = H t_6 \underline{F} G P_1$$

A shift command ends at this word period when G is turned off by:

$$G' = G t_6 F P_1$$

4.9.15 SHIFT RIGHT (word period 3 to end)

During word period 3 of the SHIFT RIGHT command (figure 4-25), U is circulated.

The one-bit shift is accomplished in L by circulating L one bit early:

$$L' = H Q_3 Q_4 Q_5 P_7 P_1 G 1 t_6 + ...$$

During word period 3, U is circulated by:

$$U' = H Q_3 Q_4 Q_5 P_7 F U + \dots$$

The least significant bit of L is lost in each shift, and the least significant bit of U is entered into the most significant bit position of L by:

L' = H Q₃
$$\underline{Q}_4$$
 \underline{Q}_5 \underline{P}_7 P₁ \underline{G} t₆ u + . . .




FIGURE 4-25 SHIFT RIGHT-W/P 3 TO END

During word periods 4 through n (where n equals the number of bits to be shifted) U is copied one bit early:

U' =
$$H Q_3 Q_4 Q_5 P_7 F t_6 u + \dots$$

Again L is circulated one bit early by:

L' = H Q₃
$$\underline{Q}_4$$
 \underline{Q}_5 \underline{P}_7 F \underline{G} t₆ l + . . .

During sign time of word periods 4 through n, the sign of U is repeated to give an algebraic shift:

$$U' = H Q_3 Q_4 Q_5 P_7 t_6 U + \dots$$

The least significant bit of L is lost and the least significant bit of ${\tt U}$ is copied into the most significant bit position of L during sign time.

L' =
$$H Q_3 Q_4 Q_5 P_7 F G t_6 u + . . .$$

During word period n+1, when SHIFT RIGHT is completed, U is circulated one bit early, except sign time:

U' =
$$H Q_3 Q_4 Q_5 P_7 F t_6 u + \dots$$

And L is circulated by:

$$L' = H Q_3 \underline{Q}_4 \underline{Q}_5 G (\underline{N} L + N L^*) + . . .$$

During sign time of word period n+1, and all of word period n+2, both U and L are circulated:

$$U' = H Q_3 Q_4 Q_5 P_7 U (t_6 + F)$$

$$L' = H Q_3 Q_4 Q_5 G (N L + N L*) + . . .$$

At the end of either SHIFT RIGHT or SHIFT LEFT, the contents of the combined upper and lower accumulators will have been shifted the number of bits indicated in the data track address of the shift command. If a SHIFT RIGHT or SHIFT LEFT command is given with a zero in the data track address, H is turned off before shifting starts in word period 3 and no shift takes place.

$$\underline{H}' = H t_6 (\underline{F} \underline{G} \underline{P}_1 K \underline{Q}_3 \underline{Q}_4 \underline{Q}_5) + \dots$$

4.9.16 NORMALIZE, 13, SLC, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

The value contained in the double length accumulator (U and L) is shifted left until it is in normalized form, that is, until bit l contains the first significant magnitude bit. Following the shift, L is cleared to zero and the number of places shifted is put in bits 5-17 of L.

During word period 1, phase 4, U and L are circulated as in the shift commands:

$$U' = \underline{H} \ \underline{Q}_1 \ Q_3 \ \underline{Q}_4 \ U + \dots$$

$$L' = \underline{H} \ \underline{Q}_1 \ \underline{Q}_2 \ \underline{Q}_3 \ \underline{Q}_4 \ L + \dots$$

Phase 4a, word period 2, is entered by:

$$H' = F G H t_6 Q_1 Q_2 Q_3 Q_4$$

$$G' = G t_6 H R$$

$$F' = F G t_6 R$$

Again, word period 2 is executed exactly as in the shift commands, with U and L circulated by:

$$U' = H Q_3 Q_4 F P_1 U Q_5 + \dots$$

$$L' = H Q_3 Q_4 F P_1 (N L + N L^*) + . . .$$

The P flip-flops are set by:

$$P_{3}' = H Q_{3} P_{1} t_{6} u + . . .$$

$$P_{3}' = H Q_{3} P_{1} t_{6} u + ...$$

$$P_4' = H Q_3 \pm_6 P_3 + \dots$$

$$P_4' = H Q_3 t_6 P_3 + ...$$

$$P_5' = H Q_3 t_6 P_4 + \dots$$

During sign time of word period 2, flip-flops P2 and P4 are turned off by:

$$P_2' = Q_3 H t_6 + \dots$$

$$P_4' = Q_3 H t_6 + \dots$$

Flip-flop P3 is set by:

$$P_{3}' = H Q_{3} P_{1} t_{6} (N L + N L^{*})$$

$$P_3' = H Q_3 P_1 t_6 (\underline{N} \underline{L} + \underline{N} \underline{L}^*)$$

Both U and L continue to be circulated as above. During word period 3 and the following word periods, U is circulated through P_3 , causing a one-bit shift to the left:

$$U' = H Q_3 Q_4 G P_3 P_1 Q_5 + \dots$$

and L is circulated through P2, causing a one-bit delay.

$$L' = H G Q_3 Q_4 P_1 P_2 Q_5 + \cdots$$

Flip-flops P_4 and P_5 are set by:

$$P_4' = H Q_3 \pm_6 P_3 + ...$$

$$\underline{P}_4' = H Q_3 \underline{t}_6 \underline{P}_3 + \dots$$

$$P_5' = H Q_3 t_6 P_4 + ...$$

$$\underline{P_5}' = t_6 + \dots$$

During the first bit of word period 3 and during all bits of the following word periods, the content of P_3 is set into the least significant bit position of U by:

$$U' = H G P_1 Q_3 Q_4 P_3 + ...$$

Both P_2 and P_4 are set to zero:

$$P_2' = H Q_3 t_6 + \dots$$

$$P_4' = H Q_3 t_6 + ...$$

and L is circulated through P_2 to set the least significant bit position to zero.

$$L' = H G Q_3 Q_4 P_1 P_2 + ...$$

At sign time, P_3 has the new sign of U, and P_4 has the new 1/2 bit of U. If these bits are 0 and 1, the number in U is at least + 1/2 (\underline{P}_3 and \underline{P}_4 are true). If the bits are 1 and 0, the number is less than - 1/2 (\underline{P}_3 and \underline{P}_4 true). A stop must be generated when these conditions are met.

As -1 is not wanted as a result of SLC, stop must also be generated when U is exactly - 1/2 (which would become -1 on the next shift). P_5 identifies - 1/2 by indicating any "1's" to the right of the 1/2 bit in U during sign time.

One more bit must be considered, namely the sign bit of L. If this bit is a "l", another shift is possible without developing -l in U. Thus, the stop term developed is:

$$G' = H Q_3 Q_4 Q_5 t_6 \left[(P_3 P_4 + P_3 P_4 + P_3 P_4 P_5) (\underline{N} \underline{L} + \underline{N} \underline{L}^*) \right]$$

G goes true when the next shift would cause an overflow. The content of U and L is now normalized. Setting G true causes F to go false the following word period:

$$\underline{F}' = F t_6 G H + \dots$$

This will cause G and H to go false the next odd word period by:

$$\underline{H}' = H t_6 G F P_1 + \dots$$

$$G' = G t_6 P_1 F + ...$$

causing the computer to enter phase 1 of the following command.

During each execution of the NORMALIZE command, the shift count is entered into the operand sector of the C register by:

$$\underline{K'} = H Q_3 Q_4 (P_1 + F) Q_5 C S_2 S_3$$

$$C' = H Q_3 Q_4 S_2 S_3 (C K + C K) + . . .$$

During n + 1 operand sector time, L receives the shift count by:

$$L' = H Q_3 Q_4 S_2 S_3 C F G Q_5 + \dots$$

The final result is that the contents of U and L are shifted to the left to normalize the count and L is zero except for the shift count in the operand sector.

4.9.17 MULTIPLY, 14, MPY, \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

The contents of U are multiplied by the contents of the memory location specified by the data address. The resulting double length products are held in U and L. Timing is co-ordinated with the phases as indicated in table 4-2.

Table 4-2

RPC-4010 COMPUTER

MULTIPLICATION TIMETABLE

WORD PERIOD	F	G	Н	P ₁	יט	L'	I ₁	^I 2	s
1 (Ph4)	1.	1	0	-	U t ₆	V	-	-	
. 2 (Ph 4a)	0	0	1	0	e ₂	L	0	P ₇ L	1
3	0	0	1	1	e ₂ <u>t</u> 6	L	U*	P ₆	1
462 (even WP)	1	0	1	0	e ₂	L	υ*	P ₇ L	0
563 (odd WP)	1	, 0	1	1	e ₂ <u>t</u> 6	L	П*	P ₇ P ₆	0
64 (K on)	1	0	1	0	e ₂	L	Π*	P ₇ L	0
65	1	f 1	1	1	e ₂ <u>t</u> 6	L	U*	P7 L	0
66	0	1	1	0	e ₂	e ₂	U*	0	0
67	0	1	1	1	e ₂	L	Π*	0	0

NOTE: $P_6' = F G \underline{H} t_6 V$ (sign of multiplicand) $P_7' = F G H P_1 t_6 U^* + F G \underline{H} t_6 U$ (multiplier digits)

The process of multiplication consists of a series of additions of the multiplicand to the partial product and the shifting of the partial product for each digit of the multiplier. As multiplication continues from the first digit of the multiplier to the last, the partial product formed by each addition and shift increases from one word to approximately two. Thus, a multiplication requires 64 word periods (two for each digit of the multiplier) to complete the product.

To retain the digits of the full product, U is extended to two words plus one bit by the use of the second read head, U*. During the first word period, the two words in U contain the multiplier and one bit of the partial product. As multiplication continues, the partial product increases to approximately two words and the multiplier decreases to zero. This is accomplished by dropping each digit of the multiplier from circulation as it is used, and shifting the remainder of the multiplier and the increased partial product to the next most significant digit position.

The bits presented by U^* occur exactly 65 bit periods after being recorded. In other words U^* shifts the information for one bit left each two word periods of multiplication.

The bits of the multiplier are dropped as they are used by inhibiting the recording of U' at the last sign time of each two word period of multiplication. To accomplish this, the U' record equation is formed of only those terms which

include the sign time of the last of the two word periods. During phase 4, word period 1, U is circulated and the sign bit dropped by:

$$U' = \underline{Q}_1 \ \underline{Q}_3 \ \underline{Q}_5 \ \underline{t}_6 \ U \ \underline{H} + \dots$$

To mark each of the two word periods required for the addition of the multiplicand to the partial product, flip-flop P_1 is turned off at the end of the first word period of phase 4. At the end of the next word period it is set on, and alternates throughout the execution of multiplication. That is to say, during each odd word period, P_1 is on, and during each even word period, is off.

$$P_1' = H P_1 t_6 (Q_3 + Q_4)$$

$$\underline{P}_1' = F G \underline{H} t_6 \underline{Q}_1 \underline{Q}_2 Q_3 Q_4 \underline{Q}_5 + H P_1 Q_4 t_6 + \dots$$

The memory location specified by the data address is copied into L as the multiplicand during word period 1 by:

L' = F G
$$\underline{H}$$
 V \underline{Q}_1 \underline{Q}_2 \underline{Q}_4 \underline{Q}_5 + . . .

The sign of the multiplicand is set into P_6 during phase 4 by:

$$P_6' = F G \underline{H} t_6 Q_4 \underline{R} V + \dots$$

$$\underline{P}_6' = F G \underline{H} t_6 Q_4 \underline{R} \underline{V} + \dots$$

The sign of U is set into P_7 during phase 4 by:

$$P_7' = F G H t_6 Q_4 R U + . . .$$

$$\underline{P}_7' = F G \underline{H} t_6 Q_4 \underline{R} \underline{U} + \dots$$

During sign time of the following odd word periods of phase 4a, P_7 will be set by the successive multiplier digits:

$$P_7' = H P_1 t_6 Q_3 Q_4 U^* + ...$$

$$P_7' = H P_1 t_6 Q_3 Q_4 U^* + ...$$

During periods 2 through 67 of the MULTIPLY command, the result of ${\rm I}_1$ and ${\rm I}_2$ (e₂) is copied into U by:

$$U' = H Q_4 (\underline{P}_1 + \underline{t}_6 \underline{F} G) e_2$$

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} I_1 \underline{I}_2 + \underline{A} \underline{I}_1 I_2$$

During even word periods of the execution of MULTIPLY, A is the carry:

$$A' = I_2 (I_1 S + I_1 S) Q_4 H Q_3 P_1 + ...$$

$$\underline{A}' = \underline{I}_2 (\underline{I}_1 S + \underline{I}_1 \underline{S}) H Q_4 + \dots$$

Addition of U and L is performed through ${\rm I}_1$ and ${\rm I}_2$, as indicated by the contents of L:

$$I_1' = H (F + G Q_3 + P_1 G) U* + . . .$$

$$I_2' = H P_1 P_6 (\underline{F} \underline{G} Q_3 + F Q_3 P_7) + H \underline{P}_1 \underline{G} P_7 (\underline{N} \underline{L} + N \underline{L}^*) + \dots$$

 P_6 is ture and S is true during WP 66 and 67. S is always true during WP 2 and 3.

$$S' = H \left(\underline{F} \underline{G} Q_3 + \underline{F} \underline{G} P_6 \right)$$

During word periods 3 through 67, I_1 is the content of U, which is shifted left each even word period. The contents of L become I_2 during even word periods when P_7 is true. I_2 is true for all odd word periods when U is negative and P_6 is true, indicating the multiplicand is negative. Each even word period that P_7 is true, I_2 , which is L, is added to I_1 , the result is copied into U, and U is shifted one bit position. Bits in L which are zero cause nothing to be added to I_1 , but the one bit shift is accomplished as before. At word period 66, the double length result is in extended U. At this time, e_2 is copied into L:

$$L' = H Q_4 P_1 G e_2 + ...$$

and into U:

$$U' = H Q_4 P_1 e_2 + ...$$

During word period 67, both U and L are circulated as the double length product of U and the contents of memory specified by the data address.

4.9.18 MULTIPLY BY TEN, 15, MPT, Q_1 Q_2 Q_3 Q_4 Q_5

Multiply the contents of U by ten if the data track number is O. Multiply the contents of L by ten if the data track number is 64.

To multiply by ten, only one word period of phase 4 is required for execution. The operation is carried out by delaying data one bit (multiplying by two), then delaying the same data three bits (multiplying by eight) and adding the two results.

During execution, the P_1 flip-flop is used to determine whether U or L will be multiplied. The P_2 flip-flop copies L:

$$P_2' = (\underline{N} L + \underline{N} L^*) F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 \underline{t}_6 + \cdot \cdot \cdot$$

$$P_2' = (\underline{N} L + \underline{N} L^* + \underline{t}_6) F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 + \cdot \cdot \cdot$$

Note at sign time that P_2 is turned off. The output of P_2 is L-delayed one bit and thus multiplied by 2:

$$P_2 = 2 \times L$$

The output of P_3 is U-delayed one bit and thus multiplied by 2:

$$P_3' = U F G Q_1 Q_2 Q_3 Q_4 Q_5 \underline{t}_6 + \cdots$$

$$\underline{P_3}' = (\underline{U} + t_6) F G \underline{Q_1} Q_2 Q_3 Q_4 Q_5 + \cdots$$

$$P_3 = 2 \times U$$

The state of P_1 determines whether P_2 or P_3 is copied by P_4 :

$$P_4' = F G Q_1 Q_2 Q_3 Q_4 Q_5 (P_1 P_3 + P_1 P_2) \underline{t}_6$$

$$P_4' = F G Q_1 Q_2 Q_3 Q_4 Q_5 (P_1 P_3 + P_1 P_2 + t_6)$$

As with P_2 and P_3 , P_4 is turned off at sign time. The output of P_4 sets P_5 , except at sign time:

$$P_5' = F G \Omega_1 \Omega_2 \Omega_3 \Omega_4 \Omega_5 P_4 t_6 + \cdots$$

$$\underline{P}_5' = F G \underline{Q}_1 Q_2 Q_3 Q_4 Q_5 (\underline{P}_4 + t_6)$$

The output of P_5 is either U or L-delayed three bit periods, thus multiplied by 2^3 or 8:

$$P_5 = 8 \times U$$

or

$$P_5 = 8 \times L$$

To complete the multiplication, it is necessary to add P_2 and P_5 for L, or P_3 and P_5 for U:

$$8 \times L + 2 \times L = 10 \times L$$

or

$$8 \times U + 2 \times U = 10 \times U$$

To add, the quantities to be added become the inputs to I_1 and I_2 :

$$I_1' = \underline{H} F \underline{Q}_1 (\underline{P}_1 P_3 + \underline{P}_1 P_2)$$

$$I_2' = H F Q_1 P_5$$

The sum appears as e_2 . If \underline{P}_1 is true, U is multiplied by ten:

$$U' = F G P_1 Q_1 Q_2 Q_3 Q_4 Q_5 e_2 + \dots$$

If P_1 is true, L is multiplied by ten:

$$L' = F G P_1 Q_2 Q_3 Q_4 Q_5 e_2 + \dots$$

The original contents of the four P flip-flops P_2 , P_3 , P_4 , and P_5 are important. When data tracks 0 or 64 are given, these flip-flops contain zeros. If other data track numbers are given, the contents of these four flip-flops will add 1, 2, 3, 5, 6, 7, or 8 to the product of U or L in the least significant bit positions (table 4-3).

4.9.19 PRINT DATA ADDRESS, 16, PRD, Q_1 Q_2 Q_3 Q_4 Q_5

The PRD command presents the data track number as a binary output to in-put/output. Track numbers 0 through 63 are characters to be printed or punched (table 4-4) and track numbers 64 through 127 are control functions (table 4-5).

The operand sector number is disregarded except in the case of a completely optimum address, where the operand sector is two greater than the location of the command. In this instance, the interlock from input/output ($Z_{\rm O}$) is overridden and the computer will not wait for a ready signal from input/output: it assumes the I/O device is in the process of executing a previous print command.

Table 4-3

RPC-4010 COMPUTER-

QUANTITIES ADDED DURING

MPT	COMMAND	

	\	C	har		A	an E/C	
FLIP-FLOPS				PS ()		U	and the second second
	P ₁	P ₂	P ₃	P ₄	P ₅	RE	SULT
	0	x	0	0	٥.	10L	L
	0	x	0	0	1	101/+1	L
	0	x	0	1	\0	10L+2	L
	0	х	0	1	1	10L+3	L
	0	x	1	0	0.	10L+5	L
	0	x	1	0	1	10L+6	L
	0	х	1	1/	. o	10L+7	L
	0	x	1	/1	1	10L+8	L
	1	0	x /	0	0	100	U
	1	0	/x	0	1	100+1	U
	1	0/	х	1	0,	10U+2	U
	1	0	х	1	1	10U+3	ש
	1 /	1	х	0	0	10U+5	ט
	1	1	х	0	1	10U+6	Ų
	/ ₁	1	х	1	0	10U+7	ע
I	1	1	x	1	1	10U+8	U

X No Effect on Operation

During execution of the PRD command, U and L are circulated by:

$$U' = U \underline{H} Q_1 \underline{Q}_3 \underline{Q}_4 + \dots$$

$$L' = (\underline{N} L + \underline{N} L^*) \underline{H} Q_1 \underline{Q}_3 \underline{Q}_4 + \cdots$$

During phase 3 of the PRD or PRU command, K is on, so a successful sector search in the first wordtime of phase 3 causes entry into phase 4. If the first sector of phase 3 is not addressed, K depends on $Z_{\rm O}$ being true. Hence, a sector search cannot end phase 3 while the interlock is false. When $Z_{\rm O}$ goes true, G

goes on, entering phase 4 immediately. The operand track number is set into the P flip-flops by f_7 :

$$f_7 = G + S_1 + S_3 + S_2 + Q_2 + \dots$$

During phase 4, a $\rm Y_{\rm O}$ signal is sent to input/output, indicating data is being presented for output:

 $Y_0 = F G Q_1 Q_2 Q_3 Q_4$

Table 4-4

RPC-4010 COMPUTER

ALPHANUMERIC AND FUNCTION

CODE

NUMERIC	DEFINITION	BINARY	NUMERIC	DEFINITION	BINARY
00	Tape Feed	000000	32	G	100000
01	Carriage				
	Return	000001	33	Н	100001
02	Tab	000010	34	I	100010
03	Backspace	000011	35	J	100011
04	Color Shift	000100	36	K	100100
05	Upper Case	000101	37	L	100101
06	Lower Case	000110	3 8	M	100110
07	Line Feed	000111	3 9	N	100111
08	*Stop Code	001000	40	0	101000
09	-	001001	41	P	101001
10		001010	42	Q	101010
11	Photo Reader	001011	43	R	101011
12	4.	001100	44	S	101100
13	End of		, i		
	Message	001101	45	T	101101
14	-	001110	46	U	101110
15	*	001111	47	V	101111
16	0)	010000	48	W	110000
17	1 0	010001	49	X	110001
18	2 ''	010010	50	Y	110010
19	3 #	010011	51	Z	110011
20	4 Σ	010100	52	, \$	110100
21	5 Δ	010101	53	= :	110101
22	6 @	010110	54	[;	110110
23	7 & .	010111	55] %	110111
24	8 '	011000	56		111000
25	9 (011001	57		111001
26	Α	011010	58	+ , ?	111010
27	В	011011	59	<u>-</u>	111011
28	С	011100	60	· -	111100
29	D	011101	61	Space	111101
30	E	011110	62	'∕̄ ∔	111110
31	F	011111	63	Code delete	111111

Table 4-5

INPUT/OUTPUT SELECTION CODES

RPC-4000 System

Data Track No.	Input/Output Unit & Function:
64	4500 Reader Input
65	4500 Reader Input & Punch Output
66	4500 Reader Input & Typewriter Output
67	4500 Reader Input & Punch & Typewriter Output
68	4500 Typewriter Input
69	4500 Typewriter Input & Punch Output
70	4500 Typewriter Input & Typewriter Output
71	4500 Typewriter Input & Punch & Typewriter Output
72	4410 Photo-Reader, Forward & Search
73	4410 Photo-Reader, Reverse & Search
74	4410 Photo-Reader, Forward
75	4410 Photo-Reader, Reverse
76-79	Available for Additional Units
80	4600 Reader Input
81	4600 Reader Input & Punch Output
82	4600 Reader Input & Tunen Sutput 4600 Reader Input & Typewriter Output
1	4600 Reader Input & Typewriter Output 4600 Reader Input & Punch & Typewriter Output
83	
84	4600 Typewriter Input
85	4600 Typewriter Input & Punch Output
86	4600 Typewriter Input & Typewriter Output
87	4600 Typewriter Input & Punch & Typewriter Output
88-94	Available for Additional Units
95	Master Reset
96	Available for Additional Units
97	4500 Punch Output
98	4500 Typewriter Output
99	4500 Punch & Typewriter Output
100	Available for Additional Units
101	4500 Punch Output
102	4500 Typewriter Output
103	4500 Punch & Typewriter Output
104	4410 Photo-Reader Search Mode
105	4410 Photo-Reader Search Mode
106	4440 High Speed Punch
107-112	Available for Additional Units
113	4600 Punch Output
114	4600 Typewriter Output
115	4600 Punch & Typewriter Output
116	Available for Additional Units
117	4600 Punch Output
118	4600 Typewriter Output
119	4600 Punch & Typewriter Output
120	4290 Input & Output Translator Select
121	4290 Input Translator Select
122	4290 Output Translator Select
123	4290 Input Translator Reset
124	4290 Output Translator Reset
· ·	Input Duplication On
125	
126	Input Duplication Off
127	Reset Output Units

With Y_0 true, input/output reads the states of the P flip-flops. The combination of their states causes either a character to be printed or punched, or an input/output function to be executed. The logic involved is explained in the section on input/output, section 4.10.

4.9.20 PRINT FROM UPPER, 17, PRU, Q_1 Q_2 Q_3 Q_4 Q_5

The PRU command presents the most significant four or six bits of U as an output. A "l" in bit position 5 results in a six-bit output. A "O" in bit position 5 results in a four-bit output. The two remaining bits of the output word are bit positions 6 and 7 of the instruction word in the C register.

The operand sector number is disregarded except in the case of a completely optimum address, where the operand sector is two greater than the location of the command. As in PRD, the computer will not wait for a ready signal from input/output.

Bit position 5 sets P₁ by:

$$P_1' = f_7 C + ...$$

$$P_1' = f_7 C + \dots$$

$$f_7 = G H S_1 S_3 F S_2 + \dots$$

The remaining P flip-flops are set during phase 3 by U. The state of P_1 determines whether 4 or 6 bits from U are used to set the P flip-flops:

$P_2' = k_2 P_1 U + \dots$	(6-bit	output)
$\underline{P}_2' = k_2 P_1 \underline{U} + \dots$	* . * * * * * * * * * * * * * * * * * *	**
$P_{3}' = k_2 P_1 U^* + \dots$	* ***	11,
$\underline{P}_3' = k_2 P_1 \underline{U}^* + \dots$	11 11	11
$P_4' = k_2 P_1 P_3 + k_2 P_1 U + \dots$	(4-bit	output)
$\underline{P}_4' = k_2 P_1 \underline{P}_3 + k_2 \underline{P}_1 \underline{U} + \dots$	· 11 11	tt .
$P_5' = k_2 P_4 + \dots$	ff ff	†† 1
$\underline{P}_5' = k_2 \underline{P}_4 + \dots$. 11 11	tt .
$P_6' = k_2 P_5 + \dots$		tt.
$\underline{P}_6' = k_2 \underline{P}_5 + \dots$	11 11	11
$P_7' = k_2 P_6 + \dots$	11 11	11
$\underline{P}_7' = k_2 \underline{P}_6 + \dots$	11 11	***
$k_2 = F \subseteq S_1 Q_1 Q_2 Q_3 Q_4 Q_5 S_3$		

The k_2 signal is on for only 6 bit times, so it is necessary to take the input for P_3 from U*.

Phase 3 is ended by:

$$G' = G t_6 Z_i F Z_0 Q_1 Q_2 Q_3 Q_4 + \dots$$

During phase 4, a Y_0 signal is sent along with the output to input/output to indicate the computer is ready to output data.

$$Y_0 = F G Q_1 Q_2 Q_3 Q_4$$

The setting of the P flip-flops is read into Input/Output during phase 4.

4.9.21 EXTRACT, 18, EXT, Q_1 Q_2 Q_3 Q_4 Q_5

The EXT command logically combines the contents of the memory location specified by the data address bit by bit with the contents of U. The result, in U, contains "l's" in both memory and U. That is, the result in U is the Boolean "AND" of the memory word and the previous contents of U.

During the execution of EXT, L is circulated by:

$$L' = (\underline{N} L + \underline{N} L^*) \underline{H} (\underline{Q}_1 + \underline{Q}_2) \underline{Q}_5 + \cdots$$

During phase 4, memory and U are combined by:

$$U' = U + F + G + V + Q_2 + Q_3 + Q_5 + \cdots$$

The result of this combination is held in U.

4.9.22 MASKED MERGE LOWER, 19, MML, Q_1 Q_2 Q_3 Q_4 Q_5

The MML command combines the word specified by the data address with L bit by bit through a mask in U. Bits in L are kept where U is 0, or are replaced by bits in memory where U is 1.

During phase 4 of MML, L is the result of:

$$L' = G (\underline{N} L + \underline{N} L^*) \underline{H} \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{U} + \underline{F} \underline{G} \underline{H} \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{U} \underline{V}$$

By this logic, L is either the contents of L when U is false, or the contents of memory when U is true.

4.9.23 COMPARE MEMORY EQUAL, 20, CME, Q_1 Q_2 Q_3 Q_4 Q_5

The CME command compares U with the addressed word in memory through a mask in L. If the two words are identical in the bit positions where L has "l's", the branch control (B) flip-flop is turned on.

At the end of the last word period of phase 3 of the CME command, the B flip-flop is turned off by:

$$B' = Z_i F G t_6 A Q_1 Q_2 Q_3 Q_4 K + \dots$$

Throughout the execution of the command, U and L are circulated by:

$$U' = U + Q_2 Q_3 + ...$$

 $L' = (N L + N L^*) + Q_2 Q_3 + ...$

The comparison with U of the word in memory specified by the data address takes place in phase 4. The indication that the words are equal is that B is true.

A is preset off at sign time of phase 2:

$$\underline{A}^{\dagger} = \underline{F} \ t_6 \ \underline{H} + \dots$$

A is turned on by a mismatch during the word, where there are "1's" in L:

$$A' = F G + \underline{t}_6 \Omega_2 \Omega_3 \left[(\underline{N} L + N L^*) \underline{U} V \Omega_5 + (\underline{N} L + N L) U \underline{V} \right] + \dots$$

At sign time, if A is off or if the mask has all "O's", a successful comparison is indicated to B by:

$$B' = F G t_6 Q_1 Q_2 Q_3 Q_4 A (N L + N L^* + U V + U V) + \dots$$

During comparison when in repeat mode, until a successful comparison is made, S_1 is copied into X in the next instruction sector position. When B goes on, X starts circulating the sector obtained, which is one greater than the sector in which the successful comparison was made.

$$X' = F G Q_1 Q_2 Q_3 Q_4 S_1 S_2 S_3 B R$$

4.9.24 COMPARE MEMORY GREATER, 21, CMG, Q_1 Q_2 Q_3 Q_4 Q_5

The CMG command compares the data word in the memory location specified by the data address with U through a mask in L.

If the word in memory is equal to or greater than U in the bit psoitions where L has "l's", B is turned on.

At the end of phase 3 of the CMG command, the B flip-flop is turned off by:

$$B' = F \subseteq t_6 Q_1 Q_2 Q_3 (Q_4 + Q_5) + \dots$$

Throughout the execution of the command U and L are circulated by:

$$U' = U + Q_2 Q_3 + ...$$

 $L' = (N L + N L^*) + Q_2 Q_3 + ...$

The comparison of the word in memory specified by the data address with U takes place in phase 4. This is an algebraic compare on sign digit, if the mask has a "l" in the sign digit position. If the word in memory specified by the data address is equal to or greater than U, B is turned on:

$$B' = F G t_6 Q_1 Q_2 Q_3 Q_4 A \left[(\underline{N} \underline{L} + \underline{N} \underline{L} + \underline{U} \underline{V} + \underline{U} \underline{V}) + Q_5 (\underline{N} \underline{L} + \underline{N} \underline{L} + \underline{U} \underline{V}) \right]$$

The A flip-flop must be false in order to turn the B flip-flop on. A is turned off when memory is greater than U, gated through the mask by:

$$\underline{A}' = F G Q_1 Q_2 Q_5 V \underline{U} (\underline{N} L + N L^*) + \dots$$

When U is greater than V, A is turned on by:

$$A' = F G + Q_2 Q_3 + (N L + N L^*) U + \dots$$

Thus, with A true, B will not go true. With A false, the B flip-flop is turned on when there is no mask in L, when U and V are equal, or when V is greater than U.

As in the CMG command, the sector is copied into X and circulated following a successful compare.

4.9.25 TRANSFER ON MINUS, 22, TMI, Q1 Ω_2 Q3 Q4 Ω_5

The TMI command tests the sign of U. If U is negative, the operand address of the command word is used to locate the next instruction. If U is positive, the next instruction address of the command word is used to locate the next instruction.

During the execution of the TMI command, U and L are circulated by:

$$U' = U \underline{H} \underline{Q}_2 Q_3 + \dots$$

$$L' = (\underline{N} L + \underline{N} L^*) \underline{H} \underline{Q}_2 Q_3 + \dots$$

During phase 3, the sign of U determines the location of the next instruction. If U is negative during sign time the F flip-flop is turned off when the sector search is completed, as indicated by K:

$$\underline{F}' = F t_6 K \underline{A} Q_1 \underline{Q}_2 Q_3 Q_4 \underline{Q}_5 U + \dots$$

This returns the computer to phase 2, and the operand address of the command word becomes the next instruction address.

If U is positive, the G flip-flop is turned on immediately:

$$G' = F A H Q_1 Q_3 Q_4 Q_5 U G t_6 Z_1 + ...$$

This causes the computer to enter phase 4 directly, go to phase 1 and use the next instruction address to locate the next instruction.

4.9.26 TRANSFER ON BRANCH CONTROL, 23, TBC, Q_1 Q_2 Q_3 Q_4 Q_5

The TBC command tests the branch control flip-flop B. If B is true, the operand address of the command is used as the next instruction address and B is turned off. If B is false when tested, the command has no effect, and the next instruction is specified in the next instruction address portion of the command word.

During the execution of the TBC command, U and L are circulated by:

$$U' = U + Q_2 Q_3 + ...$$

 $L' = (N L + N L^*) + Q_2 Q_3 + ...$

During phase 3, the state of B determines the location of the next instruction. If B is on, the F flip-flop is turned off:

$$\underline{F}' = F t_6 K Z_1 \underline{A} Q_1 \underline{Q}_2 Q_3 Q_4 Q_5 B + \dots$$

This returns the computer to phase 2, and the operand address of the command word becomes the next instruction address. At the same time, B is turned off by:

$$\underline{B}' = Z_1 + \underline{G} + \underline{G} + \underline{G} + \underline{A} + \underline{Q}_1 + \underline{Q}_2 + \underline{Q}_3 + \underline{Q}_5 + \ldots$$

If the B flip-flop is already off, G is turned on by:

$$G' = \underline{G} t_6 \underline{A} F \underline{H} Q_1 Q_3 Q_4 Q_5 \underline{B} + \dots$$

This causes the computer to enter phase 4 and use the next instruction address to locate the next instruction.

4.9.27 STORE UPPER, 24, STU, Q_1 Q_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5

The STU command stores the contents of U in the memory location specified by the data address. The contents of U are undisturbed.

During the execution of the STU command, U and L are circulated by:

$$U' = U + Q_1 + Q_3 + \dots$$

$$L' = (\underline{N} L + N L^*) \underline{H} Q_1 \underline{Q}_3 \underline{Q}_4$$

In order to record information in memory, W must be true. This is accomplished at index time of the last WP of phase 3 and phase 4 by:

W' = (F
$$\underline{H}$$
 \underline{G} K t₆ \underline{A} + \underline{H} F G \underline{t} ₆) Q₁ Q₂ \underline{Q} ₃ + . . .

The contents of ${\tt U}$ are recorded into memory by reading ${\tt U}$ one bit early as u:

$$V' = Q_5 u$$

 $\mbox{\tt W}$ and $\mbox{\tt V}$ will record the contents of $\mbox{\tt U}$ into the memory location specified by the data address.

4.9.28 STORE LOWER, 25, STL, Q_1 Q_2 Q_3 Q_4 Q_5

The STL command stores the contents of L in the memory location specified by the data address. The contents of L are undisturbed.

During the execution of the STL command, U and L are circulated by:

$$U' = U \underline{H} Q_1 \underline{Q}_3 \underline{Q}_4$$

$$L' = (\underline{N} L + N L^*) \underline{H} Q_1 \underline{Q}_3 \underline{Q}_4$$

In order to record information in memory, W must be true. This is accomplished at index time of the last WP of phase 3 and in phase 4 by:

W' = (F H G K t₆ A + H F G t₆)
$$Q_1$$
 Q_2 Q_3 + . . .

The contents of L are recorded into memory by reading L one bit early as 1:

$$V' = Q_5 (N 1 + N 1*)$$

W and V will record the contents of L into the memory location specified by the data address.

4.9.29 CLEAR UPPER, 26, CLU, Q1 Q2 Q3 Q4 Q5

The CLU command stores the contents of U in the memory location specified by the data address and sets U to zero. During the execution of the CLU command, U is not circulated but reads "O's". L is circulated by:

$$L' = (N L + N L^*) + Q_1 Q_5$$

In order to record information in memory, W must be true. This is accomplished at index time of the last WP of phase 3 and during phase 4 by:

W' = (F H G K t₆
$$\underline{A}$$
 + \underline{H} F G \underline{t}_6) Q₁ Q₂ \underline{Q}_3

The contents of U are recorded into memory by reading U one bit early as u:

$$V' = \underline{Q}_5 u$$

W and V will record the contents of U into the memory location specified by the data address.

4.9.30 CLEAR LOWER, 27, CLL, Q1 Q2 Q3 Q4 Q5

The CLL command stores the contents of L in the memory location specified by the data address and sets L to zero.

During the execution of the CLL command, L is not circulated but reads "O's". U is circulated by:

$$U' = U \underline{H} \Omega_1 \Omega_5$$

In order to record information in memory, W must be true. This is accomplished at index time of the last WP of phase 3 and during phase 4 by:

W' = (F
$$\underline{H}$$
 \underline{G} K \underline{t}_6 \underline{A} + \underline{H} F \underline{G} \underline{t}_6) Q_1 Q_2 \underline{Q}_3

The contents of L are recorded into memory by reading L one bit early, as 1:

$$V' = Q_5 (N 1 + N 1*)$$

W and V will record the contents of L into the memory location specified by the data address.

4.9.31 ADD TO UPPER, 28, ADU, Q_1 Q_2 Q_3 \underline{Q}_4 \underline{Q}_5

The ADU command adds the contents of the memory location specified by the data address to U. The sum is retained in U. If the sum is less than -1 or greater than 1-2-31, overflow occurs and the branch control flip-flop, B, is turned on.

Throughout the execution of the ADU command, L is circulated by:

$$L' = (\underline{N} L + N L^*) \underline{H} Q_1 \underline{Q}_5$$

During phase 4 the contents of U become the I_1 signal:

$$I_1 = \underline{H} F Q_1 Q_5 U$$

At the same time, the contents of the memory location specified by the data address become the I_2 signal:

$$I_2 = H F Q_1 V$$

The S flip-flop is off, so I_1 and I_2 are added. The combination of I_1 and I_2 determines the state of the A flip-flop. The A flip-flop is turned on by:

$$A' = I_1 I_2 S G Q_2 t_6 + ...$$

At sign time the A flip-flop is preset off by:

$$\underline{A}' = F G \underline{H} t_6 Q_1$$

The sum of U and V is recorded into U as the \mathbf{e}_2 signal:

$$e_2 = A I_1 I_2 + A I_1 I_2 + A I_1 I_2 + A I_1 I_2$$

and U becomes:

$$U' = e_2 F G Q_1 Q_2 Q_3 Q_5$$

An overflow is sensed by the B flip-flop at sign time by:

$$B' = F G t_6 Q_1 Q_2 Q_3 (A I_1 I_2 S + A I_1 I_2 S)$$

Thus, the ADU command adds the contents of the memory location specified by the data address to L. The sum is retained in L. If the sum is less than -1 or greater than $1-2^{-31}$, overflow occurs and the branch control flipflop, B, is turned on.

4.9.32 ADD TO LOWER, 29, ADL, Q_1 Q_2 Q_3 Q_4 Q_5

The ADL command adds the contents of the memory location specified by the data address to L. The sum is retained in L. If the sum is less than -1, or greater than 1-2-31, overflow occurs and the branch control flip-flop, B, is turned on.

Throughout the execution of the ADL command, U is circulated by:

$$U' = U \underline{H} Q_1 Q_5$$

During phase 4 the contents of L become the I_1 signal:

$$I_1 = H F Q_1 Q_5 (N L + N L^*) + . . .$$

At the same time, the contents of the memory location specified by the data address become the $\rm I_2$ signal:

$$I_2 = H F Q_1 V + \dots$$

The combination of I_1 and I_2 determines the state of the A flip-flop. The A flip-flop is turned off by:

$$\underline{A'} = \underline{I_1} \ \underline{I_2} \ \underline{S} \ Q_2 \ \underline{t_6} \ G + \dots$$

The A flip-flop is turned on by:

$$A' = I_1 I_2 S Q_2 t_6 G + ...$$

Thus, the A flip-flop is on at sign time only when there is a carry.

The sum of L and V is recorded into L as the e2 signal:

$$e_2 = A I_1 I_2 + A I_1 I_2 + A I_1 I_2 + A I_1 I_2$$

and L becomes:

$$L' = F G e_2 Q_1 Q_2 Q_3 Q_5 + \cdots$$

An overflow is sensed by the B flip-flop at sign time by:

$$B' = F G t_6 Q_1 Q_2 Q_3 (\underline{A} I_1 I_2 \underline{S} + \underline{A} \underline{I}_1 \underline{I}_2 \underline{S}) + \dots$$

Thus, the ADL command adds the contents of the memory location specified by the data address to L and turns B on if an overflow occurs. Carry is reset each sign time, so the addition of each word in lengthened L is independent.

4.9.33 SUBTRACT FROM UPPER, 30, SBU, Q_1 Q_2 Q_3 Q_4 Q_5

The SBU command subtracts the contents of the memory location specified by the data address from U. The remainder is retained in U. If the remainder is less than -1 or greater than 1-2-31, overflow occurs and the branch control flip-flop, B, is turned on.

Throughout the execution of the SBU command, L is circulated by:

$$L' = H Q_1 Q_5(N L + N L^*) + ...$$

During phase 4, the contents of U become the I₁ signal:

$$I_1 = F \underline{H} Q_1 \underline{Q}_5 U + \dots$$

At the same time, the contents of the memory location specified by the data address become the I_2 signal:

$$I_2 = F \underline{H} Q_1 V + \dots$$

During execution of a subtract command, the S signal is true:

$$S = F \underset{\square}{H} Q_1 Q_4 + \dots$$

The combination of I_1 and I_2 determines the state of the A flip-flop. The A flip-flop is turned on by:

$$A' = \underline{I}_1 \ I_2 \ S \ Q_2 \ \underline{t}_6 \ G + \dots$$

At sign time, the A flip-flop is turned off by:

$$\underline{A}' = I_1 \underline{I}_2 S Q_2 G \underline{t}_6 + t_6 F G \underline{H} Q_1$$

Thus, the A flip-flop is on at sign time only when there is a carry.

The remainder of the subtraction of V from U is recorded in U as the \mathbf{e}_2 signal:

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} I_1 \underline{I}_2 + \underline{A} \underline{I}_1 I_2$$

and U becomes:

$$U' = e_2 F G Q_1 Q_2 Q_3 Q_5$$

An overflow is sensed by the B flip-flop at sign time by:

$$B' = F G t_6 Q_1 Q_2 Q_3 (\underline{A} \underline{I}_1 I_2 S + A I_1 \underline{I}_2 S)$$

Thus, the SBU command subtracts the content of the memory location specified by the data address from U and turns B on if an overflow occurs.

4.9.34 SUBTRACT FROM LOWER, 31, SBL, Q_1 Q_2 Q_3 Q_4 Q_5

The SBL command subtracts the contents of the memory location specified by the data address from L. The remainder is retained in L. If the remainder is less than -1 or greater than 1-2-31, overflow occurs and the Branch Control flip-flop B is turned on.

Throughout the execution of the SBL command U is circulated by:

$$U' = U \underline{H} Q_1 Q_5 + \dots$$

During phase 4, the contents of L become the I_1 signal:

$$I_1 = F + Q_1 + Q_5 + \dots + \dots$$

At the same time, the contents of the memory location specified by the data address become the I_2 signal:

$$I_2 = F \underline{H} Q_1 V + \dots$$

During the execution of a subtract command, the S signal is true:

$$S = F H Q_1 Q_4 + \dots$$

The combination of I_1 and I_2 determines the state of the A flip-flop. The A flip-flop is turned on by:

$$A' = I_1 I_2 S Q_2 \underline{t}_6 G + ...$$

At sign time the A flip-flop is turned off by:

$$A' = I_1 I_2 S Q_2 t_6 G + t_6 F G H Q_1 + ...$$

Thus, the A flip-flop is on at sign time only when there is a carry.

The remainder of the subtraction of V from L is recorded into L as the e_2 signal:

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} I_1 \underline{I}_2 + \underline{A} \underline{I}_1 \underline{I}_2 + ...$$

and L becomes:

$$L' = F G e_2 Q_1 Q_2 Q_3 Q_5 + \cdots$$

An overflow is sensed by the B flip-flop at sign time by:

$$B' = F G t_6 Q_1 Q_2 Q_3 (\underline{A} \underline{I}_1 I_2 S + A I_1 \underline{I}_2 S) + \dots$$

Thus, the SBL command subtracts the contents of the memory location specified by the data address from L and turns the B flip-flop on if an overflow occurs.

4.10 RPC-4500 TAPE-TYPEWRITER SYSTEM--Communication between the Computer and the operator is carried out through the RPC-4500 Tape-Typewriter System. This system allows the operator to enter information in the form of commands or data into the computer. The information which the unit prints may be used as a permanent record of operations. The RPC-4500 Tape-Typewriter System is composed of the RPC-4430 Reader/Punch and the RPC-4480 Typewriter. Up to 60 input or output units may be connected to the computer through the RPC-4430 Reader/Punch (figure 4-26 and 4-27).

The reader/punch is designed to use one inch wide paper tape. Characters are represented by seven holes across the width of the tape. Six of the holes define the character, while the seventh hole is used for a parity bit to insure that there is an even number of holes representing each character.

The typewriter appears to the system as two devices, just as the reader/punch is two devices. It appears as an input device when an operator types information being received by the computer, and it appears as an output device when it accepts information from the computer to be transformed into printed copy. Characters are represented as the outputs of seven logic gates in the same binary code as the reader/punch tape holes.

The control panels on the RPC-4430 Reader/Punch allow the operator to interrupt or override computer control of input/output equipment. When the input/output system is not being used in conjunction with the computer the operator has autonomous control of the input/output equipment.




FIGURE 4-26 RPC 4500 TAPE TYPEWRITER SYSTEM

Operating on-line (with the computer) the input/output equipment responds to commands issued by the computer. The computer is capable of selecting specific devices with which to communicate. While only one input device may be selected for operation with the computer at any one time, several output devices can receive information from the computer simultaneously. Selections are made by the computer under program control, but the operator may intercede by means of the control panel.

Duplication of information entering the computer may be accomplished on selected output devices by use of Input Duplication mode. When devices are used simultaneously the speed of the system is that of the slowest operating device. For example, the reader will wait after presenting a character while the slower typewriter or punch duplicates the character.

The usual input to the computer consists of a group of characters followed by a code indicating the end of a word. The operator may select Single Character Input mode; in which only one character enters the computer each time the computer requests input. (Single Character Input mode cannot be used for data entry while the lower accumulator is in lengthened mode.)

On-line operation of the system provides a test for correct (even) parity. This function (Parity Monitor) may be inhibited manually by depressing the PARITY MONITOR INHIBIT switch on the control panel.




FIGURE 4-27 RPC 4430 READER/PUNCH

Off-line operation of the system incorporates many of the features of online operation. The typewriter, reader, and punch can be used off-line in any meaningful combination to prepare, examine, or modify tapes. In addition, when operating off-line the stop code may be ignored to allow tapes to be duplicated without initiating a read cycle each time this code is read.

4.10.1 SYSTEM CONTROL, ON-LINE

The system control (on-line) section functions as interpreter between the computer and input or output devices; no signals pass directly between the computer and any device. This section synchronizes the activities of several simultaneously operating output devices and/or a single input device by checking the device "READY" signals (R). It then controls the computer accordingly with synchronizing signals (Z). Input and output characters are stored within this section in a set of 7 bit flip-flops (B). System Control also performs the function of controlling automatic (program controlled) selection of input and output devices by producing the SELECTION gate sampling pulse (S) after determining whether a character from the computer is to be used for output or selection. Signals pertinent to controlling devices and the input and output data are routed to devices via information bus lines. A parity check (for even parity) is made on all input information present on the bus lines so that any input device connected with the system uses the parity check feature. Different modes of operation can be set up by program control or through manipulation of the control panel. These various modes are handled by the system control section, and thus any device installed in the system can operate in these alternate modes. They are: Input Duplication (program selectable), Parity Monitor Inhibit, and Single Character Input (manually selectable). (4 bit or 6 bit input is determined within the computer.) The system can accommodate up to 60 devices utilizing the information bus lines, all devices being program selectable and monitored by system control (on-line).

4.10.2 SYSTEM CONTROL, OFF-LINE

This section is completely independent of the on-line system control section although it performs similar functions. This section does not communicate with the computer and the modes of operation must be manually selected. There is no parity check installed off-line. The off-line information busses driven and monitored by the computer accommodate only a typewriter and a reader/punch unit. Characters to be processed are stored in 7, tape hole, flip-flops (H). All necessary tape preparing and editing modes are provided.

4.10.3 DEVICE CONTROL

Practically any input or output device can be connected to the information bus lines from on-line system control, since sufficient control and data information is presented to or accepted by these lines. Input/output devices do differ in the power required to drive them, power level supplied, and in polarity (and sometimes duration) of signals. The function of the device control circuits is to accommodate any device to the information bus lines. There are also functions peculiar to individual devices which require internally generated or "shaped" signals; these are also formed by the device control circuits. Automatic selection of a device is accomplished with a circuit which is similar in each device (1 transistor and up to 8 components decode a selection pattern). This circuit usually sets (a simpler one resets) a selection flip-flop (Q). The B signals form a code which is sampled, using the selection signal (S). Input devices present character information (which sets B or H flip-flops) as B_1*-B_7* or H₁*-H₇* signals. Output devices accept character information from B or H signals. Either device presents "READY" synchronism signals (R). The output device "GO-AHEAD" signal (G) starts an output device cycling. The input device "ADVANCE" signal (A) initiates an input cycling. The signals A, B, B*, B_1*-B_7* , H*, H_1*-H_7* , P_1-P_5 , and S, as well as K and U either from or to system control, are derived from on-line or off-line information bus lines. Character information is processed or transmitted only if a device is selected (on-line) when Q is true, or a device is selected off-line and it has been manually switched off-line. Only devices within the RPC-4500 and RPC-4600 can be manually

switched off-line. This operation switches device control to respond to offline system control information bus lines (emanating from circuit cards 12 and 13), rather than on-line information bus lines.

4.11 RPC-4500 CONTROLS--The RPC-4480 Typewriter is equipped with three keys which perform special input/output functions. The BACKSPACE key normally backs the typewriter platen one character when depressed. When it is depressed while the SPECIAL key is held down, the tape in the punch section of the reader/punch is backed one character position at the same time the platen is backed. This is accomplished by completing the circuit through relay K-l on the power control chassis (figure 4-28). Normally, X is used on the typewriter in its usual func-





FIGURE 4-28 TAPE TYPEWRITER BACKSPACE CIRCUIT

tion. When pressed at the same time SPECIAL is held down, a NULL code is generated on the paper tape. The CODE STOP prints an asterisk and generates the stop code to stop the operation of an input device. The normal keys of the typewriter print their specific characters and generate the RPC-4010 binary code, available at the output of the typewriter (figure 4-29).

4.11.1 PRIMARY CONTROL PANEL

Control of all input/output equipment used with the RPC-4000 Computer System is accomplished manually by use of the RPC-4430 Reader/Punch.control panels



NOTE: CHARACTER CODE TABLE 4-4

FIGURE 4-29 TYPEWRITER KEYBOARD

(figure 4-30). The primary control panel is located on the top right side of the unit. The switches on this panel are described as follows:

The <u>SYSTEM POWER</u> switch (figure 4-31) is a two-position, latching switch, which when depressed completes the AC power circuit to all system input and output equipment. When contacts 2 and 3 of the SYSTEM POWER switch are closed, the circuit through the coil of system power relay K-3 in the power control chassis is completed, energizing relay K-3 and completing the 115V, AC circuit to the power supply.




FIGURE 4-30 READER/PUNCH CONTROL PANELS




FIGURE 4-31 RPC 4500 SYSTEM POWER CIRCUIT

There are two <u>PARITY MONITOR</u> switches (figure 4-32). <u>RESET</u>, a two-position, non-latching switch, when depressed resets the parity error signal (E). This signal when true inhibits data flow. A parity error is indicated by a light in the RESET button. When contacts 1 and 2 of the RESET switch are opened, the B flip-flops are set and generate a correct parity code. (This code is B_1 B_2 B_3 B_4 B_5 B_6 B_7 .)




FIGURE 4-32 PARITY MONITOR RESET AND INHIBIT CIRCUITS

Before a parity error can be detected, the system is committed to process the character. The computer will receive the error character, unless it is a stop code. To reset the error signal and resume operation, the STOP READ switch should be depressed and the error corrected prior to the PARITY MONITOR RESET switch being pressed.

INHIBIT, a two-position, latching switch, when depressed overrides the results of parity checking of input data. When contacts 2 and 3 of the INHIBIT switch are closed the start signal $(Z_{\rm S})$ is unaffected by E. When contacts 5 and 6 are closed the synchronizing signal $(Z_{\rm T})$ is unaffected by E, allowing data to

be read regardless of the state of E. Contacts 8 and 9 of the INHIBIT switch complete the circuit to the light, which is illuminated when the switch is depressed.

The <u>MASTER RESET</u> switch (figure 4-33), a two-position, non-latching switch, when depressed disconnects all input/output units from the computer. When contacts 4 and 5 of the MASTER RESET switch are opened, the B flip-flops are set to the code B_1 B_2 B_3 B_4 B_5 B_6 B_7 which allows the UNSELECT signal (U) to go true. Also, the ground to Q_7 on system control card #5 is opened and the SELECT signal (S) goes true, enabling the selection gate at each output device to be reset by the logic term SU. Input device selection is reset by the logic term B_6 S.




FIGURE 4-33 MASTER RESET CIRCUIT

There are two <u>INPUT DUPLICATION</u> switches (figure 4-34). <u>SELECT</u>, a two-position, non-latching switch, when depressed sets the RPC-4500 Tape-Typewriter to the input duplication mode. When contacts 1 and 2 of the SELECT switch are opened, the input copy mode flip-flop (C) on system control card #4 is set true. <u>RESET</u>, a two-position, non-latching switch, when depressed stops the RPC-4500 Tape-Typewriter input duplication mode. When the <u>RESET</u> switch is depressed contacts 1 and 2 are opened, and the input copy mode flip-flop (C) on system control card #4 is set false.




FIGURE 4-34 INPUT DUPLICATION SELECT AND RESET CIRCUITS

The <u>START READ</u> switch (figure 4-35), a two-position, non-latching, shorting (make before break) switch, when depressed and subsequently released initiates operation of the selected input device. When contacts 2 and 3 are closed, the synchronizing READY signal (Z_r) is held false, inhibiting operation. When contacts 1 and 2 open, signal L_{h-1} goes true, turning on the input flip-flop (I_c).

The $\underline{\text{STOP READ}}$ switch, a two-position, non-latching switch, when depressed stops the operation of the selected input device. When contacts 1 and 2 on the STOP READ switch are opened, the input flip-flop (I_C) on system control card #5 is set false by the L_{i-1} signal, which stops the input of data to the computer.




FIGURE 4-35 START READ AND STOP READ CIRCUITS (ON-LINE)

The START COMPUTE switch (figure 4-36), a two-position, non-latching, shorting (make before break) switch, when depressed and subsequently released sets the computer to compute mode. When contacts 2 and 3 of the START COMPUTE switch are closed, the INPUT-ENABLE-COMPUTE signal (Z_1) to the computer is held false. When contacts 1 and 2 open, the START COMPUTE signal (Z_8) is forced true. The computer cannot proceed until contacts 2 and 3 re-open.




FIGURE 4-36 START COMPUTE CIRCUIT

The SINGLE CHARACTER MODE switch (figure 4-37), a two-position, latching switch, when depressed causes the input device to halt and the computer to go into compute mode after a single character entry. In this mode, the computer can receive any character presented. (Normally, character codes less than 16 in binary value are inhibited from entering the computer.) This mode cannot be used for data entry when the computer is in lengthened mode. When contacts 2 and 3 of the SINGLE CHARACTER MODE switch are closed the INPUT BEGIN signal (Z_b) is routed to turn I_c off. When contacts 4 and 5 are opened, Z_b is allowed to go true for any character. When contacts 8 and 9 are closed the START COMPUTE signal (Z_b) generated by transistor Q_5 on system control card #5, is controlled by signal (M) derived from a one-shot multivibrator on system control card #4, rather than by the stop ode. "Metro with SMAP"

There are seven character indicator lights on the primary control panel. These lights are designated P, 6, 5, 4, 3, 2, and 1 and are illuminated to indicate the next character code to be read by the paper tape in the RPC-4430. The signals to these lamps are generated by the transistors Q_3 through Q_9 on reader control card #7, and are a reading of the reader brushes.




FIGURE 4-37 SINGLE CHARACTER MODE CIRCUIT (ON-LINE)

4.11.2 AUXILIARY CONTROL PANEL

The auxiliary control panel is located on the top left side of the RPC-4430 Reader/Punch unit. The switches on this panel are described as follows:

The <u>POWER</u> switch (figure 4-38), a two-position, latching switch, when depressed applies AC power to the RPC-4500 Tape-Typewriter System devices. When contacts 2 and 3 of the POWER switch are closed, the circuit through device power relay K-2 on the power control chassis is completed. Contacts 3 and 4 of the device power relay complete the AC power circuit to the reader/punch and the typewriter. Contacts 5 and 6, 7 and 8, and 9 and 10 route the DC voltage to the reader/punch and the typewriter and their device control circuit cards.




FIGURE 4-38 RPC 4500 UNIT POWER CIRCUIT

A <u>SELECTION MONITOR</u> light (figure 4-39) is provided which when illuminated indicates that an on-line input or output device is operating off-line. The circuit to the <u>SELECTION MONITOR</u> light is completed by any one of the input or output device selection flip-flops being set true.

The <u>TYPEWRITER TO COMPUTER</u> switch (figure 4-40), a two-position, non-latching switch, when depressed establishes the typewriter to computer interconnection. It is illuminated to indicate that the typewriter has been selected on-line as the input device. When contacts 1 and 2 of the TYPEWRITER TO COMPUTER switch are opened, the signal L_{m-1} goes true, turning on the typewriter select flip-flop ($Q_{\hat{\mathbf{1}}}$) on card #14, enabling the typewriter to operate as an input device.

The READER TO COMPUTER switch (figure 4-41), a two-position, non-latching switch, when pressed establishes the paper tape reader to computer interconnection. It is illuminated to indicate that the paper tape reader has been selected on-line as the input device. When contacts 1 and 2 of the READER TO COMPUTER switch are opened, the signal L_{n-1} goes true, turning on the reader select flip-flop ($Q_{\rm r}$) on card #8, enabling the paper tape reader to operate on-line.

The <u>AUX TYPEWRITER TO COMPUTER</u> switch (figure 4-42), a two-position, non-latching switch, when pressed establishes the auxiliary typewriter to computer interconnection. It is illuminated to indicate that the auxiliary typewriter has been selected on-line as the input device. When contacts 1 and 2 of the AUX TYPEWRITER TO COMPUTER switch are opened, the signal L_{O-1} goes true, turning on the auxiliary typewriter select flip-flop (Ω_y) on card #14 (at card position 29), enabling the typewriter to operate as an input device.




FIGURE 4-39 SELECTION MONITOR CIRCUIT




FIGURE 4-40 TYPEWRITER TO COMPUTER CIRCUIT

The <u>COMPUTER TO TYPEWRITER</u> switch (figure 4-43), a two-position, non-latching switch, when depressed establishes the computer to typewriter interconnection. It is illuminated to indicate that the typewriter has been selected on-line as an output device. When contacts 1 and 2 of the COMPUTER TO TYPEWRITER switch are opened, the signal L_{p-1} goes true, turning on the typewriter select flip-flop ($Q_{\rm O}$) on card #17, enabling the typewriter to operate as an output device.




FIGURE 4-41 READER TO COMPUTER CIRCUIT




FIGURE 4-42 AUXILIARY TYPEWRITER TO COMPUTER CIRCUIT




FIGURE 4-43 COMPUTER TO TYPEWRITER CIRCUIT

The COMPUTER TO PUNCH switch (figure 4-44), a two-position, non-latching switch, when depressed establishes the computer to paper tape punch interconnection. It is illuminated to indicate that the paper tape punch has been selected as an output device. When contacts 1 and 2 of the COMPUTER TO PUNCH switch are opened, the signal L_{q-1} goes true, turning on the punch select flip-flop (Q_p) on card #11, enabling the paper tape punch to operate as an output device.




FIGURE 4-44 COMPUTER TO PUNCH CIRCUIT

The COMPUTER TO AUX TYPEWRITER switch (figure 4-45), a two-position, non-latching switch, when depressed establishes the computer to auxiliary typewriter interconnection. It is illuminated to indicate that the auxiliary typewriter has been selected as an output device. When contacts 1 and 2 of the COMPUTER TO AUX TYPEWRITER switch are opened, the auxiliary typewriter select flip-flop (Q_z) on card #17 (at card position 32) is set, enabling the auxiliary typewriter to operate as an output device.




FIGURE 4-45 COMPUTER TO AUXILIARY TYPEWRITER CIRCUIT

The READER TAPE MONITOR light (figure 4-46) is illuminated when the paper tape reader is out of tape, or when the tape is jammed. When tape trouble occurs, the reader if selected will stop and halt system operation until the trouble is corrected.




FIGURE 4-46 TAPE MONITOR CIRCUITS

4.11.3 OFF-LINE CONTROL

The following switches are used to control off-line operations:

The CONDITIONAL STOP switch (figure 4-47), a two-position, latching switch (illuminated when depressed), when depressed allows the off-line system to continue although a stop code character has been sensed. When it is not depressed, the system requires that the START READ switch be depressed following a stop code. Similarly, the SINGLE CHARACTER MODE switch is ignored when the CONDITIONAL STOP switch is depressed. At this time, contacts 2 and 3 close, causing transistor Ω_6 on card #12 to conduct, which holds \underline{I}_m ' false, inhibiting turn off of the I_m flip-flop.




FIGURE 4-47 CONDITIONAL STOP CIRCUIT

The <u>TAPE FEED</u> switch (figure 4-48), a two-position, non-latching switch, when depressed causes the paper tape punch to punch tape feed holes if the PUNCH SELECT switch is depressed. When contacts 2, 3, 5, and 6 of the TAPE FEED switch




FIGURE 4-48 TAPE FEED CIRCUIT

are closed, the \underline{H}^{1} and \underline{G}_{m} signals are produced, forcing the H flip-flops false and causing the punch to cycle.

The <u>TYPEWRITER SELECT</u> switch (figure 4-49), a two-position, latching switch, when depressed releases the typewriter from the on-line system, allowing off-line operation. When contacts 4 and 5 of the TYPEWRITER SELECT switch open, the relays on relay cards V_I and V_{II} release, and switch the typewriter inputs and outputs to off-line system control. Closure of contacts 2 and 3 causes the on-line signals A_p and Q_i to be ignored. When contacts 1 and 2 open, O_t is held off unless READER SELECT is depressed.




FIGURE 4-49 TYPEWRITER SELECT CIRCUIT

The <u>PUNCH SELECT</u> switch (figure 4-50), a two-position, latching switch, when depressed disconnects the paper tape punch from the on-line system, allowing off-line operation. When contacts 1 and 2 of the PUNCH SELECT switch are opened, the relays on relay card X release and switch the punch from on-line to off-line system control.

The <u>READER SELECT</u> switch (figure 4-51), a two-position, latching switch, when depressed disconnects the paper tape reader from the on-line system, allowing




FIGURE 4-50 PUNCH SELECT CIRCUIT




FIGURE 4-51 READER SELECT CIRCUIT

off-line operation. When contacts 2 and 3 close, the typewriter output flip-flop $(O_{\tt t})$ on card #17 is no longer held off (while the typewriter is off-line). Contacts 4 and 5 open to remove ground from relay coils on relay board W which release, and switch the reader from on-line to off-line system control. Contacts 7 and 8 are opened and contacts 8 and 9 are closed, switching reader control signals $(A_{\tt p}$ and $A_{\tt m})$ from computer to manual (off-line) control.

The START READ switch (figure 4-52), a non-latching, shorting (make before break), momentary switch, when depressed and subsequently released initiates operation of the typewriter or the tape reader when in the off-line mode. When contacts 1 and 2 of the START READ switch are opened, the input flip-flop (I_m) on card #12 is set true. When contacts 2 and 3 are closed, advance flip-flop (A_m) is held off by making the signal R_5 false, inhibiting a read cycle until the switch is released.

The STOP READ switch, a two-position, non-latching switch, when depressed stops operation in the off-line mode. When contacts 1 and 2 are opened, the input flip-flop (I_m) on card #12 is turned off.

The SINGLE CHARACTER MODE switch (figure 4-53), a two-position, latching switch, when depressed causes the paper tape reader (or typewriter) to stop after




FIGURE 4-52 START READ/STOP READ CIRCUITS (OFF-LINE)




FIGURE 4-53 SINGLE CHARACTER MODE CIRCUIT (OFF-LINE)

each character is read. In this mode, each depression of the START READ switch initiates the reading of one character with the reader in the off-line mode. When contacts 1 and 2 of the SINGLE CHARACTER MODE switch are opened, the input flip-flop (I_m) on card #12 will be set off each time the input signal (H^*) is true, causing the reader to read one character each time the START READ switch is pressed. The CONDITIONAL STOP switch overrides the function of the SINGLE CHARACTER MODE switch.

Synchronizing signals to the computer are used to coordinate input and output of information and indicate the state of the various input and output devices. The START COMPUTE signal ($Z_{\rm S}$) (figure 4-54) is generated by pressing the START COMPUTE pushbutton, by a stop code with the PARITY MONITOR INHIBIT pushbutton depressed ($L_{\rm d}$), or no parity error (E) and not in single character mode:

$$Z_s = (L_d + E)$$
 $\underline{L}_b \underline{B}_1 \underline{B}_2 \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 (\underline{B}') B^* + L_b M^+ + L_j$

The READY synchronism signal (Z_r) (figure 4-55) is generated by an output device READY signal (R_1) , the start read pushbutton not depressed (\underline{L}_h) and no parity error (\underline{E}) , or the PARITY MONITOR INHIBIT pushbutton depressed (L_d) .

$$Z_r = R_1 L_h (\underline{E} + L_d)$$




FIGURE 4-54 START COMPUTE SIGNAL

4.12 READER INPUT--The reader control circuit cards in the RPC-4500 Tape-Type-writer control the functions of the paper tape reader both on-line and off-line. The reader select flip-flop (Q_r) is turned on by a select code from the computer or by the READER TO COMPUTER switch (figure 4-56) on the auxiliary control panel. The B_{3p} , B_{4p} , B_{5p} , and B_{6p} signals (power outputs of the B flip-flops) are combined in a resistor-transistor NOR gate; if any one of these signals is true, the gating transistor (Q3) is saturated and its output is false. With all the above mentioned B signals false, the S signal is not blocked by transistor Q3 and it saturates the transistor Q1 grounding the Q_r signal, and sets Q_r true. When the READER TO COMPUTER switch is pressed, the ground which holds signal

 L_{n-1} false is removed, and ${\rm Q}_1$ is saturated grounding the base of ${\rm Q}_2$ and turning the ${\rm Q}_r$ flip-flop on.

$$Q_r' = S \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_n$$

The reader select flip-flop is turned off by the select signal and any one of the $\rm B_{3p}$ $\rm B_{4p}$ or $\rm B_{5p}$ signals being true, combined with $\rm B_{6p}$ being false. This grounds the base of transistor $\rm Q_4$ and causes the S signal to saturate $\rm Q_2$ holding $\rm Q_r$ false, resetting the $\rm Q_r$ flip-flop. As the READER SELECT switch ($\rm L_{\rm V}$) is pressed, the $\rm Q_r$ flip-flop is reset by a signal from the reader off-line relay ($\rm W_{14b}$), which saturates transistor $\rm Q_2$.

$$\underline{Q}_{r}' = S \underline{B}_{6} \frac{(Q_{r}')}{dt} = \frac{d}{dt} L_{V}$$
 (leading)




FIGURE 4-55 SYNCHRONIZING SIGNALS (Z_r , R_1 , Z_o , R_2)

The on-line system control section also generates the signals which control the input and output functions of all on-line input and output equipment. The input, or read, mode is indicated by the input flip-flop (I_c). During phase 4 of the first cycle of an INPUT command the computer produces the signal Y_i .

$$Y_i = (F G + H) \Omega_1 \Omega_2 \Omega_3 \Omega_4 \Omega_5 M$$




FIGURE 4-56 READER SELECT (Q_r)

The signal $\underline{Y_i}$ is routed to the I_c flip-flop through a diode so that when $\underline{Y_i}$ goes false Q_4 is cut off, allowing I_c to go true, which holds the $\underline{I_c}$ signal to ground. When the START READ switch on the primary control panel is depressed a negative voltage saturates the off side transistor of the I_c flip-flop, grounding the $\underline{I_c}$ signal and causing I_c to go true (figure 4-57). The logic which turns I_c on is:

$$I_c' = Y_i + L_h$$

The input flip-flop is turned off by a START COMPUTE signal ($Z_{\rm S}$) to the computer which saturates the on side transistor and holds $I_{\rm C}$ to ground. It may also be turned off by a SELECT signal (S) which drives the on side transistor into saturation and grounds the $I_{\rm C}$ signal. When the SINGLE CHARACTER MODE switch

on the primary control panel is depressed and a character is being presented for input (indicated by Z_b) I_c will be turned off. The STOP READ switch on the primary control panel will turn I_c off also, by allowing the \underline{I}_c transistor to saturate and ground the I_c signal. The logic which controls the above operations is:

$$\underline{I}_{c}' = Z_{s} + S + Z_{b} L_{b} + L_{i}$$




FIGURE 4-57 INPUT FLIP-FLOP (I_c)

The advance flip-flop (A_C) (figure 4-58) initiates a read cycle when turned on. A read cycle is begun only when in the input or read mode (I_C) and when all devices are ready (Z_C) :

$$A_c' = I_c Z_q$$

The advance flip-flop is turned off by the trailing edge of the differentiated B* pulse:

$$\frac{A_c}{dt}$$
 = $\frac{d}{dt}$ B* (trailing)

The <u>SELECT signal</u> (S) (figure 4-59) indicates device or mode selection. It goes true when the MASTER RESET switch on the primary control panel is pressed, opening the ground circuit to the emitter of the transistor, generating the S signal.

$$S' = L_e + \dots$$

In order to set the B flip-flops and read into the computer, B* must be true. When the reader select flip-flop and the advance flip-flop are true and the READER SELECT switch (off-line) is not depressed at the time reader cam 1 is true, the B* signal goes true:

$$B^* = (Reader Cam 1) Q_r A_c L_v$$

(B* is actually derived from a one-shot multivibrator set by this term.)




FIGURE 4-59 SELECT SIGNAL (S)

When operating off-line, the reader select flip-flop $(Q_{\tt r})$ is ignored, and the READER SELECT switch must be in the off-line mode:

$$H^* = (Reader Cam 1) A_m L_v$$

The reader tape-sensing brush signals are identified as T_1 through T_7 . When operating on-line, the brushes which are in contact with the drum through holes in the paper tape set the B flip-flops by energizing the drum with B*. Off-line operations are identical, except that the H flip-flops of the off-line system control section are set:

$$B_{1-7}^* = (T_{1-7}) B^*$$

$$H_{1-7}^* = (T_{1-7}) H^*$$

During input of data to the computer, the B* signal generates \underline{B}' which sets all of the \underline{B} flip-flops false (figure 4-60). Signals from input devices are designated $B_{(n)}*$ and set the respective B flip-flop true in much the same manner as the $P_{(n)}$ signals. When a $B_{(n)}*$ signal is true it drives the off side transistor of the $\underline{B}_{(n)}$ flip-flop into saturation, which grounds the $\underline{B}_{(n)}$ output and allows the $B_{(n)}$ output to go true.




FIGURE 4-60 B FLIP-FLOP CIRCUIT

It should be noted that the B_6 flip-flop may also be set false and B_7 set true by an L_e signal from the MASTER RESET switch or an L_c signal from the PARITY MONITOR RESET switch. The signals which accomplish this are:

$$\underline{B}_{6}' = \underline{B}' + L_{e} + L_{c}$$
 $B_{7}' = B_{7}^{*} + Y_{o} (\underline{B}') E + L_{e} + L_{c}$
 $B_{1}' = B_{1}^{*}$
 $B_{2}' = B_{2}^{*} + \dots$

$$B_{3}' = B_{3}* + ...$$
 $B_{4}' = B_{4}* + ...$
 $B_{5}' = B_{5}* + ...$
 $B_{6}' = B_{6}* + ...$

Characters are stored in a set of seven B flip-flops, designated B_1 through B_7 , located on system control cards 1 and 2. Operation of each of the B flip-flops is identical. A B' signal is sent to the base of the on side transistors, which sets all of the flip-flops false by saturating these transistors, therefore grounding the outputs. The logic for turning the B flip-flops off is:

The \underline{B} ' signal is generated during output of data from the computer or input of data by an input device:

$$\underline{B'} = \underline{d}_{dt} Y_0 \text{ (leading)} + \underline{d}_{dt} B^* \text{ (leading)}$$

Where $\frac{d}{dt}$ is the differentiated leading or trailing edge of the designated signal.

The ${\rm Y}_{\rm O}$ signal is generated during phase 4 of a print command from the computer by:

$$Y_O = F G Q_1 Q_2 Q_3 Q_4$$

During each word period of an output command from the computer, the Y_O signal is false until phase 4. Signals from the computer P flip-flops designated $P_{(n)O}$, are presented (but not necessarily accepted) at all times to the B flip-flops. The $P_{(n)O}$ signals will, if true, saturate the false transistor of a corresponding B flip-flop, gated by the Y_O signal. Thus, a true signal from the computer will hold the false side of the corresponding B flip-flop to ground setting the B flip-flop true. The logic for performing the above operation for each of the B flip-flops is:

$$B_1' = Y_0 P_{70} + L_e + L_c + ...$$

 $B_2' = Y_0 P_{60} + L_e + L_c + ...$
 $B_3' = Y_0 P_{50} + L_e + L_c + ...$
 $B_4' = Y_0 P_{40} + L_e + L_c + ...$

$$B_5' = Y_0 P_{30} + L_e + L_c + ...$$

 $B_6' = Y_0 P_{20} + ...$

The B₇ flip-flop represents the parity bit, and its state is generated when the \underline{B}' signal is false and the PARITY ERROR signal (E) is true, so that the output of the computer is augmented to have correct (even) parity. (E will be false after B is set correctly.) This operation is also gated by Y_0 :

$$B_7' = Y_0 (B') E + L_e + L_c + ...$$

The B $_1$ through B $_5$ and B $_7$ flip-flops are also set true by an L $_{\rm e}$ signal from the MASTER RESET switch or an L $_{\rm c}$ signal from the PARITY MONITOR RESET switch.

The tape feed ADVANCE TAPE signal to the reader (figure 4-61) is generated on-line by the READER SELECT signal (Q_r), the advance flip-flop (A_c) and the READER SELECT switch in the on-line position (L_V).

TAPE FEED =
$$A_c Q_r L_v + A_m L_v$$




FIGURE 4-61 READER TAPE FEED

The <u>reader clutch</u> (figure 4-62) is engaged when the reader select flip-flop is true (Ω_r) or when operating off-line by the input flip-flop (I_m) and the READER SELECT switch in the off-line position.

READER CLUTCH =
$$Q_r$$
 Re₃ L_v + L_v I_m

The advance on-line flip-flop (A_C) is controlled by R3. In order to generate an R3 signal, the reader must be ready (Reader Cams 2 and 4) (figure 4-63), the reader select flip-flop must be true (Q_T) , the READER SELECT switch must be in the on-line position (\underline{L}_V) , and the tape trouble switches must be false. Control of the off-line advance flip-flop (A_m) is through R5. In this mode, the reader must be ready (Reader Cams 2 and 4), the READER SELECT switch must be in the off-line psoition, and the tape trouble switches must be false.

$$R_3$$
 = (Reader Cams 2 and 4) Q_r \underline{L}_v (Reader Tape Trouble Switches)
 R_5 = (Reader Cams 2 and 4) L_v (Reader Tape Trouble Switches)

INPUT begin (Z_b) is generated by an input sampling signal, (B^*) , the absence of the flip-flop reset signal $(\underline{B}^!)$ and the SINGLE CHARACTER MODE pushbutton depressed or an acceptable character with the typewriter function signal false (F).

$$z_b = B* (\underline{B}') \left[L_b + (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6) \underline{F} \right]$$

The INPUT ENABLE signal (Z_i) requires the absence of an input sampling signal (B^*) and the non-depression of the START COMPUTE switch (L_j).

$$z_i = \underline{B}^* \underline{L}_j$$

A non-readiness query being false tests the readiness of all devices. The Z_q signal is generated by the READY synchronism signal (Z_r) and an input DEVICE READY signal (R3).

$$z_q = z_r R_3$$

Parity checking of information in the RPC-4000 system is accomplished in both input and output modes by the system control section of the RPC-4500 Tape-Typewriter System. Each character contains six bits of identification and a seventh parity bit, which is included or excluded to bring the total to an even number of ones, or true bits, in each character.

Input and output information is sent through the B flip-flops character by character. The parity check is made of each character by reading the settings of the B flip-flops and by generating an error signal (E) if an odd number of ones is recognized.




FIGURE 4-62 READER CLUTCH




FIGURE 4-63 CAM TIMING

With the computer in input mode, E will stop the operation of both the computer and input device if the PARITY MONITOR INHIBIT pushbutton is not depressed. In the event of an error a correction may be typed or re-read into the computer, provided the PARITY MONITOR RESET pushbutton has been pressed to resume operation. Pressing the PARITY MONITOR RESET pushbutton should be preceded by pressing the STOP READ pushbutton.

With the computer in the output mode, E will go to a negative voltage when an odd number of true bits is detected and set the B_7 flip-flop true to generate the necessary parity bit.

The outputs of the B flip-flops are inputs to system control card #3 (figure 4-64). The B signals are compared through "exclusive NOR" gates which detect an odd or even number of ones in the character to determine the state of E as true or false. The states of B_1 and B_2 are compared to Q2. Both B_1 and B_2 are connected to the emitter of Q2 through a diode gate. Thus, when B_1 and B_2 are both false (at ground potential) the emitter and base of Q2 are held at ground. As a result Q2 is cut off, and the collector is at a negative voltage. When B_1 and B_2 are true (at a negative voltage) the emitter and base of Q2 are held negative. Again, Q2 is cut off, and the collector is negative. When B_1 and B_2 are both false or both true, an even number of bits is determined in B_1 and B_2 and indicated by Q2 output being true.




FIGURE 4-64 PARITY ERROR CIRCUIT

In the event B_1 and B_2 do not coincide (B_1 false and B_2 true, or B_1 true and B_2 false), the emitter of Q_2 will be held to ground and the base deflected to a negative voltage. Consequently, Q_2 will conduct and the collector will be held false, indicating an odd number of true bits for B_1 and B_2 .

The Q2 circuit determines the number of true bits in B_1 and B_2 . In the same manner, the Q7 circuit determines the number of true bits in B_3 and B_4 and the Q9 circuit determines the state of the B_5 and B_6 combination.

In the next stage the number of true bits in the outputs of Q2 and Q7 are determined by Q3. If the outputs are both false (indicating that B_1 and B_2 are odd and that B_3 and B_4 are odd) or both are true (indicating that both combinations, B_1 B_2 and B_3 B_4 are even) the output of Q3 is true, indicating that the number of true bits in B_1 , B_2 , B_3 , and B_4 is even. An even number of true bits in these four B flip-flops will be indicated by:

$$(B_1 \ B_2 + \underline{B}_1 \ \underline{B}_2) \ (B_3 \ B_4 + \underline{B}_3 \ \underline{B}_4) + (B_1 \ \underline{B}_2 + \underline{B}_1 \ B_2) \ (B_3 \ \underline{B}_4 + \underline{B}_3 \ B_4)$$

If the outputs of Q2 and Q7 are not the same, that is, Q2 is false (indicating B_1 and B_2 contain an odd number of true bits) and Q7 is true (indicating B_3 and B_4 contain an even number of true bits) or if Q2 is true and Q7 is false, the collector of Q3 will be false indicating an odd number of true bits in B_1 , B_2 , B_3 , and B_4 . An odd number of true bits in these four flipflops will be indicated by:

$$(B_1 \ B_2 + \underline{B}_1 \ \underline{B}_2) \ (B_3 \ \underline{B}_4 + \underline{B}_3 \ B_4) + (B_1 \ \underline{B}_2 + \underline{B}_1 \ B_2) \ (\underline{B}_3 \ \underline{B}_4 + \underline{B}_3 \ B_4)$$

The Q8 circuit compares the output of Q9 with \underline{B}_7 . If the output of Q9 is negative, \underline{B}_5 and \underline{B}_6 have an even number of true bits. If Q9 is at ground, \underline{B}_5 and \underline{B}_6 have an odd number of true bits. The \underline{B}_7 output of the \underline{B}_7 flip-flop is true when there is no parity bit and false when there is a parity bit. The collector of Q8 will be negative when Q9 and \underline{B}_7 are alike, and will be held to ground when Q9 and \underline{B}_7 are not alike. The logic which indicates an even number of true bits in \underline{B}_5 , \underline{B}_6 , and \underline{B}_7 is:

$$(B_5 B_6 + B_5 B_6) B_7 + (B_5 B_6 + B_5 B_6) B_7$$

An odd number of true bits is determined by:

$$(B_5 B_6 + \underline{B}_5 \underline{B}_6) B_7 + (B_5 \underline{B}_6 + \underline{B}_5 B_6) \underline{B}_7$$

A final comparison is made between Q3 and Q8 by the circuit at Q4. A true output from Q4 indicates that B_{1-7} contain an even number of true bits or no parity error. The collector of Q4 drives the base of Q5. Consequently the collector of Q5 (E) is true when an odd number of true bits are detected, or false when an even number of true bits are detected.

The false outputs of the B flip-flops are compared through a NOR gate to determine if a delete code (B_{1-7} true) has been set into the B flip-flops. When this occurs, Ql will not conduct:

$$E = (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6)$$
not delete code

$$\left[(B_1 \ B_2 + \underline{B}_1 \ \underline{B}_2) \ (B_3 \ B_4 + \underline{B}_3 \ \underline{B}_4) + (B_1 \ \underline{B}_2 + \underline{B}_1 \ B_2) \ (B_3 \ \underline{B}_4 + \underline{B}_3 \ B_4) \right]$$

$$B_1 - B_4 \text{ even}$$

$$[(B_5 \ B_6 + \underline{B}_5 \ \underline{B}_6) \ B_7 + (B_5 \ \underline{B}_6 + \underline{B}_5 \ B_6) \ \underline{B}_7] + \\ B_5 - B_7 \text{ odd}$$

$$[(B_1 \ B_2 + \underline{B}_1 \ \underline{B}_2) \ (B_3 \ \underline{B}_4 + \underline{B}_3 \ B_4) + (B_1 \ \underline{B}_2 + \underline{B}_1 \ B_2) \ (\underline{B}_3 \ \underline{B}_4 + B_3 \ B_4)]$$

$$B_1 - B_4 \text{ odd}$$

$$[(B_5 \ B_6 + \underline{B}_5 \ \underline{B}_6) \ \underline{B}_7 + (B_5 \ \underline{B}_6 + \underline{B}_5 \ B_6) \ B_7]$$

$$B_5 - B_7 \text{ even}$$

There is no parity check incorporated in off-line system control, and the busses accommodate only the typewriters and the reader/punch. Characters to be processed are stored in 7 tapehole flip-flops designated $\rm H_1$ through $\rm H_7$. All tape preparation and editing modes are provided.

The input or read mode for operation off-line is indicated by the input flip-flop (I_m). The input flip-flop is set by depressing the START READ switch on the auxiliary control panel. When the L_{x-1} signal goes true, the off side transistor of the I_m flip-flop is saturated, grounding the \underline{I}_m signal and allowing the I_m signal to go true.

$$I_m' = L_X$$

The input mode flip-flop is reset by a stop code being detected, or during single character mode (L_z) after each character is processed, providing the CONDITIONAL STOP switch (L_s) is not depressed. The I_m flip-flop is also reset by pressing the STOP READ switch (L_y), or by the READER SELECT switch on the auxiliary control panel being depressed.

$$\underline{I}_{m}' = L_{y} + H^{*} \underline{(H')} (L_{z} + \underline{H}_{1} \underline{H}_{2} \underline{H}_{3} \underline{H}_{4} \underline{H}_{5} \underline{H}_{6}) \underline{L}_{s} + \underline{d} \underline{L}_{y}$$
 (leading)

To initiate a read cycle the advance flip-flop (A_m) must be set. The advance flip-flop is set by both the input DEVICE READY signal (R_5) and the output DEVICE READY signal (R_4) being true simultaneously (synchronization of input and output devices) when the off-line system is in the "input" mode $(I_m \ true)$:

$$A_{m}' = R_5 R_4 I_m = K_m R_5$$

The advance flip-flop is reset by the differentiated H* signal.

$$\underline{A}_{m}' = \underline{d} H^* \text{ (trailing)}$$

To initiate an output cycle, the GO AHEAD signal (G_m) must be true (actually the \underline{G}_m signal being false is employed). When the TAPE FEED switch on the auxiliary control panel is pressed or when the advance flip-flop is set true, the G_m signal is generated:

$$G_{m} = L_{t} + \frac{d}{dt} A_{m}$$
 (leading)

When the input flip-flop is true, and the output device ready signal (R $_4$) is true, the off-line OK TO TYPE (or PUNCH) signal K_m goes true:

$$K_m = I_m R_4$$

The H flip-flops are set by the $\rm H_{1-7}*$ signals from an input device. At the beginning of each cycle the true side transistors of the H flip-flops are saturated by the H' signal, which sets the H flip-flops false:

$$\underline{H}_{1-7}$$
' = \underline{H} '

The \underline{H}' signal is generated by the leading edge of the \underline{H}^* signal or by the TAPE FEED switch on the auxiliary control panel being pressed:

$$\underline{H'} = \underline{d} \quad H^* \text{ (leading)} + L_t$$

4.13 PUNCH OUTPUT—The punch control section of the RPC-4500 Tape-Typewriter System controls the on-line and off-line operations of the paper tape punch. The punch select flip-flop $(Q_{\rm p})$ indicates that the paper tape punch is selected as an on-line device. The punch may be selected on-line by depressing the COMPUTER TO PUNCH switch which causes the signal Lq-1 to saturate the off side transistor and hold it to ground. This in turn grounds the base of the on side transistor and forces the $Q_{\rm p}$ flip-flop to go true. The punch select code combines the $B_{\rm lp},\ B_{\rm 4p},\ {\rm and}\ B_{\rm 5p}$ signals through a gate which forces the collector of transistor Q4 to ground when B4 or B5 is true or $B_{\rm l}$ is false, and isolates the S signal from the $Q_{\rm p}$ transistor. When the B signals are set to the punch select code (S) holds $\underline{Q}_{\rm p}$ to ground forcing $Q_{\rm p}$ true.

$$Q_p' = S B_1 \underline{B_4} \underline{B_5} + L_q$$

The punch select flip-flop is reset by a combination of the SELECT signal (S) and the UNSELECT signal (U) which disengages all previously selected output devices. The punch may also be reset by depressing the PUNCH SELECT switch ($L_{\rm W}$) on the auxiliary control panel which opens the X relay and causes signal $\rm X_{3b}$ to saturate the $\Omega_{\rm D}$ transistor.

$$\Omega_{p'} = SU + \frac{d}{dt}L_{w}$$
 (leading)

In order to activate the punch clutch and indicate that a punching cycle is in process, the output flip-flop (Op) must be true. Operating on-line, if the PUNCH SELECT switch on the auxiliary control panel is not depressed, the $G_{\rm C}$ signal is directed to the base of the transistor controlling $O_{\rm P}$. Op will be set true by $G_{\rm C}$ being false, and $Q_{\rm P}$ being false and $L_{\rm W}$ being true. Operating off-line, the PUNCH SELECT switch is depressed, and the $G_{\rm m}$ signal is directed to the base of the on side of the $O_{\rm P}$ flip-flop. In order to set the output flip-flop, either $G_{\rm C}$ or $G_{\rm m}$ must be true, depending on the state of the PUNCH SELECT switch.

$$O_p' = Q_p G_c \underline{L}_w + G_m L_w + L_t$$

The output flip-flop is turned off by punch cam 4 indicating that the punch is committed to cycle or is held off by the punch select flip-flop in the off state (\underline{Q}_p) and the punch operating on-line (L_w) .

Either of these conditions will saturate the true side transistor of the output flip-flop and hold the ${\rm O}_{\rm p}$ signal to ground.

$$\underline{O}_{p}' = (Punch Cam 4) + \underline{Q}_{p} \underline{L}_{w}$$

The punch clutch (figure 4-65) operates when the output flip-flop is true, punch cam 1 is true, and the punch tape trouble switches are false:

PUNCH CLUTCH CONTROL = O_p (Punch Cam 1) (Punch Tape Trouble Switches)




FIGURE 4-65 PUNCH CLUTCH

The punch will operate in the forward direction when the output flip-flop is true, punch cam l is true, the punch tape trouble switches are false, and the reverse tape feed mode is false.

FORWARD TAPE FEED = O_p (Punch Cam 1) (P.T.T.S.) (R.T.F.M.)

The reverse tape feed mode is true only when the tape backspace relay (K1) is energized. This mode can be entered only when the punch and typewriter are both off-line.

REVERSE TAPE FEED = Tape Backspace Relay

The feed hole magnet is energized when punch cam 5 is true and the punch is not in reverse tape feed mode.

FEED HOLE MAGNET = (Punch Cam 5) (Reverse Tape Feed Mode)

The paper tape punch magnets 1 through 7 are energized by either the power outputs of the B flip-flops, B_{1-7p} when L_w is true or by the H flip-flops, H_{1-7} when L_w is true and when punch cam 2 is true (figure 4-66).

CHARACTER PUNCH MAGNETS 1 through 7 = $\left[(B_{1-7}) \underline{L}_w + \right]$

$$(H_{1-7})$$
 $L_{\mathbf{W}}$ (Punch Cam 2)

The OUTPUT ENABLE signal $(Z_{\rm O})$ requires the READY synchronism signal $(Z_{\rm r})$ and an output DEVICE SELECTION (R_2) or a PRINT command with a selection $(P_{\rm O})$.

$$z_o = z_r (R_2 + P_o)$$

If during a print command, the computer generates a select signal (Po):

$$P_0 = P_1 Q_5$$

it is combined with the negation of (\underline{B}') and the computer produced Y_O signal to generate S $(Y_O$ indicates phase 4 of any print command):

$$S = P_O (\underline{B'}) Y_O + \dots$$




FIGURE 4-66 PUNCH MAGNETS

To initiate an output cycle by any on-line selected output device, a $G_{\rm C}$ signal is generated. When input information is to be copied during an input cycle (input duplication mode) $G_{\rm C}$ is formed by combining the leading edge of the differentiated $A_{\rm C}$ signal with the copy flip-flop.

$$G_c = \frac{d}{dt} A_c$$
 (leading) $C + ...$

An output cycle is initiated by the computer during phase 4 of a non-selection print command by combining the computer print out signal (Y_0) with a false selection signal (\underline{P}_0) .

$$G_{\mathbf{c}} = Y_{\mathbf{o}} P_{\mathbf{o}} + \dots$$

All selected input and output devices may be disengaged on-line, by the UNSELECT signal (U). The U signal is generated by the B_1 through B_5 flip-flops in the true state.

$$U = B_1 B_2 B_3 B_4 B_5$$

(U must be combined with S at output device control circuit to function properly.)

The input duplication mode is dependent on the copy flip-flop (C) for operation. The copy flip-flop may be turned on by pressing the INPUT DUPLICATION pushbutton, which releases the L_{g-1} signal from ground and allows transistor Ql to become saturated grounding the \underline{C} signal. The copy flip-flop may also be set by a select signal under computer control:

$$C' = S B_1 B_2 B_3 B_4 B_5 B_6 + L_g$$

The copy flip-flop is turned off by pressing the INPUT DUPLICATION RESET pushbutton, releasing L_{f-1} , or by computer control:

$$\underline{C}' = S \underline{B}_1 B_2 B_3 B_4 B_5 B_6 + L_f$$

4.14 TYPEWRITER CONTROL—The typewriter control section of the RPC-4500 Tape—Typewriter System controls all typewriter functions of input or output both online and off-line. When an auxiliary typewriter is connected to the RPC-4500, an identical control section (differing only in selection code) is added to control the auxiliary typewriter. The typewriter functions as two devices, an input device and an output device, just as the reader/punch unit is two devices.

Operating on-line the typewriter is selected as an input device by setting the typewriter input select flip-flop (Q_i) (figure 4-67). This may be accomplished by depressing the TYPEWRITER TO COMPUTER switch on the L.H. control panel or may be accomplished with the SELECT signal (S) true, signal B3 true, and signals B_{4p} , B_{5p} , and B_{6p} false. When the TYPEWRITER TO COMPUTER switch is depressed the off side transistor is saturated, grounding the Q_i signal and driving the Q_i signal true. The Q_i flip-flop may also be set by the Q_i ' signal which combines the outputs of the B_4 , B_5 , B_6 , and B_3 flip-flops through a resistor-transistor diode gate with the S signal in a manner similar to reader or punch selection. When B_3 is false or any of the B_4 , B_5 , B_6 flip-flops are true they inhibit transmission of the S signal. Otherwise the S signal becomes Q_i ' which saturates the off side transistor and sets the Q_i flip-flop to the true state.

$$Q_i' = S B_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_m$$

The typewriter select flip-flop is turned off in a manner similar to the reset of the reader select flip-flop Q_i by the select signal and B_6 and the absence of Q_i ' which sets the Q_i flip-flop. The Q_i flip-flop may also be reset by depressing the TYPEWRITER SELECT switch on the L.H. control panel.

$$\underline{Q}_{i}' = S \underline{B}_{6} (\underline{Q}_{i}') + \underline{d}_{dt} L_{u} (leading)$$

The typewriter is selected as an output device while operating on-line by turning on the typewriter output select flip-flop (Q_0) . To turn Q_0 on, the Q_0 signal is generated by gating the SELECT signal (S) with a combination of Q_0 , Q_0 , and Q_0 . The Q_0 flip-flop may also be set by depressing the COMPUTER TO TYPEWRITER switch on the L.H. control panel.

$$Q_0' = S B_2 \underline{B}_4 \underline{B}_5 + L_p$$




FIGURE 4-67 TYPEWRITER INPUT SELECT CIRCUITS

In order to turn the Q_O flip-flop off, the SELECT signal is combined with the UNSELECT signal or the signal produced as the TYPEWRITER SELECT switch on the L.H. control panel is being depressed.

$$\underline{Q}_{O}' = S U + \frac{d}{dt} L_u \text{ (leading)}$$

The typewriter may be operated off-line by depressing the TYPEWRITER SELECT switch on the L.H. control panel which de-energizes both the $V_{\rm I}$ and $V_{\rm II}$ relays, switching all typewriter control signals from on-line to off-line system control.

To drive the typewriter, as an output device, through a typing cycle, the typewriter output flip-flop (O_t) must be set. This is accomplished by the online GO AHEAD signal (G_C) when the TYPEWRITER SELECT switch on the L.H. control panel is not depressed, and by G_m when TYPEWRITER SELECT switch is depressed.

The typewriter OK TO TYPE signal (K_c) (figure 4-68), which indicates when a selected typewriter will be recognized as an input device, is controlled by the READY synchronism signal (Z_r) and the input flip-flop (I_c).

$$K_c = I_c Z_r$$

The typewriter FUNCTION signal (F), which represents characters not accepted by the computer unless in single character mode, is true when B_5 and B_6 are false.

$$F = B_5 B_6$$




FIGURE 4-68 OK TO TYPE SIGNAL

The F signal is ignored when the SINGLE CHARACTER MODE pushbutton is depressed.

The O_t flip-flop is held off when the typewriter should not accept the G_c or G_m signals. This is true if the typewriter is used as an input device, or is not selected as an output device. The typewriter output flip-flop is reset by the leading edge of the differentiated signal (N_{46}) indicating that a key has typed:

$$\underline{O}_{t}' = \underline{d}_{dt} N_{46}$$
 (leading) + $\underline{Q}_{o} \underline{L}_{u} + \underline{L}_{u} \underline{L}_{v} + \underline{Q}_{i} A_{c} \underline{L}_{u}$

The typewriter circuit is so designed that each key is energized by a discrete electronic code of seven bits. At the time the hammer is at the platen, the sampling signal (N_{46}) is generated whether the key was driven manually or energized electromechanically. This completes diode logic encoding to read or input the state of the seven bits describing a character. On-line input operation requires the B* signal; it is generated by the TYPEWRITER SELECT switch

 $(L_{\rm u})$ on the L.H. control panel not being depressed, the advance flip-flop $(A_{\rm C})$ being true, and the typewriter input select flip-flop $(Q_{\rm i})$ being true at sampling time:

$$B* = \underline{L}_u A_c Q_i N_{46}$$

(B* is derived from a one-shot multivibrator set by this term.)

$$B_{1-7*}$$
 = (Encoder bits 1, 2, 4, 8, F, A, P) B*

Off-line operation requires that the TYPEWRITER SELECT switch on the L.H. control panel be depressed, the READER SELECT switch not be depressed, and the off-line advance flip-flop be set at sampling time.

$$H^* = (L_u \underline{L}_v) A_m N_{46}$$

$$H_{1-7*}$$
 = (Encoder bits: 1, 2, 4, 8, F, A, P) H*

SECTION 5

MA INTENANCE

SECTION		PAGE
5.1	General	5-5
5.2	Disassembly	5-5
5.3	System Schematics	5-15
5.4	Magnetic Drum	5-15
5.4.1	Head Alignment and Replacement Procedure	5-16
5.5	Logic Board	5-16
	ILLUSTRATIONS	
FIGURE		PAGE
5-1	RPC 4010 Computer Assembly (6 Illustrations)	5-5
5-2	RPC 4430 Reader/Punch Assembly (4 Illustrations)	5-11
5-3	RPC 4480 Typewriter Assembly	5-14
5-4	Main Memory Head Locations	5-17
5-5	Installation of Magnetic Heads (6 Illustrations)	5-19
5-6	RPC 4010 Computer Logic Circuits (23 Illustrations)	5-27
	TABLES	
TABLE		PAGE
	Location of Gate Outputs	5-23

SECTION 5

MAINTENANCE

5.1 GENERAL--The maintenance procedures used on the RPC-4010 Computer and RPC-4500 Tape-Typewriter System follow standard electronic practice. Special instructions and equipment are necessary only for maintenance of the magnetic drum. This special equipment is supplied with the computer, and maintenance instructions are contained in section 5.4.

Maintenance of the Reader/Punch Unit (891-PC) is covered in the Control Data release FA 002, and maintenance of the Typewriter (180-XE) in the Control Data release FA 001.

5.2 <u>DISASSEMBLY</u>-- Disassembly of the RPC-4010 Computer (figure 5-1), the RPC-4430 Reader/Punch (figure 5-2), or the RPC-4480 Typewriter (figure 5-3) is required only when a failure has occurred in the unit. In order to carry out normal maintenance routines, removal of the cover panels is the only disassembly necessary. The units can be operated with their covers removed to aid in trouble shooting. As far as possible, all circuits are contained on removable cards to facilitate repair.




FIGURE 5-1 RPC 4010 COMPUTER ASSEMBLY (6 ILLUSTRATIONS)




FIGURE 5-1 (2 of 6)




FIGURE 5-1 (3 of 6)

,					
Position	UPPER	ROW-RIGHT	то	LEFT	
_ <u>&</u>	CARD	1.		DRAWING	NO.
1.	X RECORD	L 200	006 1	62	
2.	D RECORD	L 200	006 1	62	
3.	C RECORD	L 200	0061	62	
4.	L RECORD	L 200	006 I	62	
5.	U RECORD	L 200	0061	62	
6.	SPARE	·			
7.	COL. DR. 0-1	L 200	0061	65	
	COL. DR. 2-3	L 200			
	COL. DR. 4-5	L 200			
	COL DR. 6-7	L 200			
	ROW DR. 0-1-2-3	L 200			
	ROW DR. 4-5-6-7	L 200	0061	61	
	ROW DR. 8-9-10-1		006 1	61	
	ROW DR. 12-13-14-				
	MAIN MEM. READ			985-L200 0	07324
16.	W FLIP FLOP	L 200	006	056	
	Ve FLIP FLOP	L 200	0061	63	
	SPARE				
19.	HORIZONTAL	L 200	006 2	241	
20.	VERTICAL	L 200	006 2	242	

RIGHT TO LEFT
DRAWING NO.
L 200 007 292

NOTISON	LOWER	ROW-RIGHT TO LEFT
ğ	CARD	DRAWING NO.
41.	CLOCK READ	L 200009983-L200006160
42.		L 200006166
43.	S-3 READ	L 200 007 300]
44.	S-2 READ	L 200 007 300
45.	S-1 READ	L 200 00 7 300
46.	X READ	L 200007 300
47.	D READ	L 200007 300 \ ALSO
48.	☐ READ	L 200 007 300 (L 200 009984
49.	.* READ	L 200 007 300
50.	L READ	L 200007 300
	U* READ	L 200007 300
52.	U READ	L 200 007 300
53 .		
54.		-
5 5.	SPARE	
56.		
57 .	SPARE	
58.	AMPLIFIER	L 200006158
59.	LOGIC	
60.	logic	

FIGURE 5-1 (4 of 6)




FIGURE 5-1 (5 of 6)




FIGURE 5-1 (6 of 6)





FIGURE 5-2 RPC 4430 READER/PUNCH ASSEMBLY (4 ILLUSTRATIONS)



. · .	LOWER	ROW RIGHT TO L	EFT	
	CARD			DRAWING NO.
Modificed Cards	CARD 1 CARD 2 CARD 3 CARD 3 CARD 4 CARD 5 CARD 6 CARD 7 CARD 7 CARD 7 CARD 7 CARD 10 CARD 11 CARD 12 CARD 12 CARD 13 CARD 14 CARD 14 CARD 15 CARD 16 CARD 16 CARD 16 CARD 17 SPARE SPARE SPARE SPARE	SYSTEM CONTROL (ON-LINE) READER CONTROL PUNCH CONTROL (OFF-LINE) PRIMARY TYPEWRITER CONTROL	iew cards	L20006090 L20006246 L20006247 L200006248 L200006236 L200006250 L200006251 L200006251 L200006253 L200006253 L200006255 L200006255 L200007202 L200007203 L200007205

z	UPPER ROW RIGHT TO LEFT			
POSITION	CARD	DRAWING NO.		
21 22 23	RELAY BOARD W-READER RELAY RELAY BOARD X-PUNCH RELAY SPARE	L200002353 L200002354		
24 25 26 27	SPARE RELAY BD VI TYPEWRITER RELAYS JUNCTION STRIP #1	L200002356 L200002355		
28 29 30 31	JUNCTION STRIP #2 CARD 14 CARD 15 CARD 16 CONTROL	L20007202 L200007203 L200007204		
32 33 34 35	CARD 17 J SPARE SPARE SPARE	L200007205		
36 37 38 39	SPARE SPARE SPARE SPARE SPARE			
40	SPARE			

FIGURE 5-2 (3 of 4)




FIGURE 5-2 (4 of 4)




FIGURE 5-3 RPC 4480 TYPEWRITER ASSEMBLY

5.3 SYSTEM SCHEMATICS—In order to understand the interaction of the various units which make up the complete computer system and tape—typewriter system, system schematics are provided in Appendix 3. These schematics and a brief description of operation will assist in locating the source of troubles which occur in the system.

When the source of the trouble has been located, the card schematics which follow the system schematics may be used to repair or replace the components of the card which have failed.

5.4 MAGNETIC DRUM--The memory of the RPC-4010 Computer uses a magnetic drum manufactured by The Bryant Computer Products Company. The drum is a delicate precision instrument which requires that all maintenance and adjustment is carried out by thoroughly trained, experience personnel. It is recommended that maintenance and alignment of the memory section be confined to circuit adjustment and modifications in order to reduce the chance of damaging the drum.

Due to the extremely close tolerance between the drum surface and the heads, temperature variations and dust are apt to cause damage to the drum surface. The dust cover serves the dual purpose of protecting the drum from dust and of maintaining equal temperature of the shroud and drum. The dust cover should be removed only when necessary, and never for long periods of time. After stopping the drum, a minimum of four hours must elapse before the dust cover is removed. This allows the drum and the shroud to reach room ambient temperature.

CAUTION

To operate the drum with the dust cover removed, it must be removed before starting, with the drum at room ambient temperature and must be replaced before stopping the drum.

Removing the dust cover while the drum is operating will allow the shroud to cool suddenly, and by its contraction drive the heads into the drum surface. If the drum is allowed to stop with the dust cover removed, the shroud will cool more rapidly than the drum, again driving the heads into the drum surface.

All main memory heads (figure 5-4) should have a minimum signal at 120 KC of 20 millivolts per half or 40 millivolts across the whole head. All circulating heads and dual access heads should be adjusted axially so that both read and write heads are on the same track, i.e., read heads should be adjusted so that signals are of at least minimum amplitude and undistorted.

In the event that main memory heads or adjusted circulating heads fail to produce the minimum voltage, head replacement is necessary.

5.4.1 HEAD ADJUSTMENT AND REPLACEMENT PROCEDURE

The tolerances involved in the magnetic drum unit require careful fitting of replacement heads. The fitting of heads (figure 5-5) must follow the procedure given below.

CAUTION

The drum must be at room ambient temperature when replacing heads. All equipment and components must be free of grease and chips.

Step 1--Remove inoperative head from its head mount. Make sure head mount is tight. Press replacement head very lightly against drum surface and tighten head set screw.

CAUTION

Do not exert excessive pressure on drum surface.

Step 2--Remove head mount from shroud and install in head setting fixture supplied with computer.

NOTE

The head setting fixture is adaptable for either main memory or circulating line head mounts.


Lock head mount in head setting fixture. Adjust height so that head is in contact with the polished surface of head setting fixture. Hold fixture up to light and view from two sides, at least 90° apart, to insure that the head is exactly perpendicular to the polished surface.

Step 3--Loosen the head set screw and place a 1.3 mil (0.0013") shim between the head face and the surface of the head setting fixture. Align the heads in the head mounts, using the scribed marks on both components. This insures that the poles of the head will be aligned with the memory track on the drum. Tighten the head in the head mount.


Step 4--Remove head mounts from head setting fixture and install on drum shroud. The resulting head-to-drum surface clearance will be 1.3 mils at room ambient temperature. Rotate drum by hand, using a soft plastic-tipped rod through an inspection port, and make sure heads clear drum surface throughout rotation.

5.5 LOGIC BOARD--The diode logic which combines the signals in the RPC-4010 Computer is located on the logic board. In order to test and repair the gates which perform the logical combinations, the signal which is sought is located in the index pages (Table 5-1). The index gives the page of figure 5-6 which contains a detail drawing and location reference for the gate providing the specific signal.


o patrad a describe



5-17




MAIN MEMORY HEADS




RECIRCULATING LINE HEADS

NOTE: DO NOT USE EXCESSIVE PRESSURE ON HEADS.

FIGURE 5-5 INSTALLATION OF MAGNETIC HEADS (6 ILLUSTRATIONS)




MAIN MEMORY HEADS




RECIRCULATING LINE HEADS

FIGURE 5-5 (2 of 4)




MAIN MEMORY HEADS




RECIRCULATING LINE HEADS

FIGURE 5-5 (3 of 4)



MAIN MEMORY HEADS



RECIRCULATING LINE HEADS

FIGURE 5-5 (4 of 4)

TABLE 5-1
LOCATION OF GATE OUTPUTS

	SIGNAL	LOCATION	PAGE NO.
Flip-Flop Input Signals	A'	XX-51	5-42
	<u>A</u> '	xx-65	5-43
	В'	W-60	5-34
$(x_1, x_2, \dots, x_n) \in \mathcal{A}_{n-1}(x_n) \times \mathcal{A}_{n-1}(x_n) = \mathcal{A}_{n$	<u>B</u> '	JJ- 4 6	5-39
	F'	A-79	5-29
	<u>F</u> '	D-60	5-29
	G'	E-50	5-29
$\mathcal{C}_{\mathcal{A}} = \mathcal{C}_{\mathcal{A}} = \mathbf{c}$	<u>G</u> '	J-39	5-30
	н'	J-46	5-30
	<u>H</u> '	N-55	5-33
	K'	FF-59	5-39
	<u>K'</u>	NN-60	5-40
	M'	f-41	5-45
	<u>м</u> '	k-62	5-45
	N'	X-64	5-35
	<u>N</u> '	W-73	5-35
	<u>n</u> P ₁ '	D-3	5-28
	<u>P</u> 1'	D-13	5-28
	<u>-</u> 1 P ₂ '	H-13	5-28
	<u>P</u> 2'	M-10	5-30
	12 P ₃ '	W-14	5-32
	- 3 - <u>P</u> 3'	EE-12	5-37
		JJ-3	5-38
	P ₄ '		5-38
	<u>P</u> 4'	NN-3	5-41
	P ₅ '	TT-7	5-41
	<u>P</u> 5'	XX-5 XX-17	5-41
	P6'		5-41
	<u>P</u> 6'	XX-23	5-43
	P7'	b-10	5-44
	<u>P</u> 7'	f-7	5-44
	Q ₁ '	N-21	
	<u>Q</u> 1'	W-22	5-32
	Q2'	AA-23	5-37
	<u>Q</u> 2'	BB-22	5-37
	Q3'	FF-21	5-39

TABLE 5-1 (Cont.)

	SIGNAL	LOCATION	PAGE NO.
Flip-Flop Input Signals	<u>Q</u> 3'	JJ-25	5-39
(Cont.)	Q ₄ '	KK-21	5-40
	<u>Q</u> 4'	NN-25	5-40
	Q ₅ '	PP-21	5-41
	<u>Q</u> 5'	TT-25	5-41
	R†	T-64	5-35
	<u>R</u> !	W-70	5-35
	C'	y-80	5-48
	L!	TT-91	5-48 46
	U '	AA-92	5 -3 6
	X'	M-100	5-31
Main Memory Input Signals	W '	p-95	5-49
	V'	y-91	5-49
Input-Output Signals	Y_{O}	N-64	5 -33
	Y_{i}	BB-68	5-35
	PO	1-27	5-47
Addition Alpha Signals	11'	p-44	5-47
	12'	u-44	5-47
	S	y-70	5-48
Miscellaneous Alpha Signals	el	YY-61	5-44
Signals	e ₂	p-58	5-49
	e ₃	H-23	5-28
	e ₄	b-60	5-44
	e ₅	UU-37	5-42
	e ₆	YY-37	5-44
	e ₇	S-27	5-32
	e ₈	TT-61	5-42
	e ₉	W-25	5-32
	e ₁₀	k-13	5-46
	e ₁₁	p-13	5-47
	e ₁₂	AA-33	5-37
	e ₁₃	YY-39	5-44

TABLE 5-1 (Cont.)

	SIGNAL	LOCATION	PAGE NO.
Phase Control Alpha	f ₁	r-51	5-47
Signals	f ₂	c-54	5-45
	f ₃	c-51	5-45
	f ₄	FF-61	5-39
	f ₅	r-53	5-47
	f6	TT-37	5-41
	f ₇	KK-35	5-40
	fg	N-23	5-32
	f ₉	b-68	5-44
	f ₁₀	c-62	5-45
	f ₁₁	X-61	5-35
	f ₁₂	E-51	5-30
	f ₁₃	S-91	5-34
		T-61	5-35
	f ₁₄	BB-65	5-35
Command Alpha Signals	k ₁	J-18	5-30
	k ₂	S-34	5-33
	k ₃	FF-14	5-37
	k ₄	X-19	5-37
	k ₅		5-31
	k ₆	J-65	5-41
	k ₈	XX-9	
	k9	M-88	5-32
	^k 10	N-58	5-33
	k ₁₁	N-61	5-33
	k ₁₂	KK-61	5-41
	k13	J-54	5-31
	k ₁₄	A-22	5-28
	k ₁₅	E-25	5-28
	k ₁₆	J-25	5-30
	k17	f-22	5-45
	k ₁₈	YY-64	5-44
	k ₁₉	S-74	5-33
	k ₂₀	J-61	5-31
	k ₂₁	J-58	5-31

TABLE 5-1 (Cont.)

	SIGNAL	LOCATION	PAGE NO.
Command Alpha Signals	k ₂₂	FF-64	5-39
(Cont.)	k23	S-76	5-33
	k ₂₄	S-82	5-34
	k ₂₅	N-88	5-34
	^k 26	N-85	5-34
	k ₂₇	AA-17	5-37
	k ₂₈	k-4	5-46
	k ₂₉	c-64	5-45
	k30	X-67	5-35
	k ₃₁	c-19	5-45
	k ₃₂	H-21	5-28
	··· k ₃₃	c-16	5-45
. •	k34	D-61	5-30
	k ₃₆	KK-64	5-41
	k38	KK-37	5-40
	k39	FF-18	5-37
	k ₄₀	KK-67	5-41
	t ₁	FF-69	5-40
	t ₂	E-81	5-30
	t ₃	N-71	5-33
	t4	E-83	5-30
	t ₅	r-81	5-49
	t ₆	1-21	5-47
	t ₈	N-20	5 -3 2




FIGURE 5-6 RPC 4010 COMPUTER LOGIC CIRCUITS (23 ILLUSTRATIONS)




FIGURE 5-6 (2 of 23)




FIGURE 5-6 (3 of 23)




FIGURE 5-6 (4 of 23)




FIGURE 5-6 (5 of 23)




FIGURE 5-6 (6 of 23)




FIGURE 5-6 (7 of 23)




FIGURE 5-6 (8 of 23)




FIGURE 5-6 (9 of 23)




FIGURE 5-6 (10 of 23)




FIGURE 5-6 (11 of 23)




FIGURE 5-6 (12 of 23)




FIGURE 5-6 (13 of 23)




FIGURE 5-6 (14 of 23)





FIGURE 5-6 (15 of 23)

54






FIGURE 5-6 (16 of 23)




FIGURE 5-6 (17 of 23)




FIGURE 5-6 (18 of 23)




FIGURE 5-6 (19 of 23)




FIGURE 5-6 (20 of 23)







FIGURE 5-6 (21 of 23)






FIGURE 5-6 (22 of 23)




FIGURE 5-6 (23 of 23)

APPENDIX 1

RPC 4010 LOGIC EQUATIONS

SECTION		PAGE
A1.1	Definition of Terms	A1-5
A1.1.1	Some Explanations	A1-5
A1.1.2	Timing Tracks	A1-5
A1.1.3	Input-Output Signals	A1-5
A1.1.4	Control Panel Signals	A1-5
A1.1.5	Flip-Flops	A1-6
	Also see section Al.2	A1-7
A1.1.6	Recirculating Lines	A1-6
	Also see section A1.3	A1-19
A1.1.7	Main Memory	A1-6
	Also see section Al.4	A1-23
A1.1.8	Input-Output Signals	A1-7
	Also see section Al.5	A1-23
A1.1.9	Alpha Signals	A1-7
	I ₁ , I ₂ - section Al.6	A1-24
	S - section A1.7	A1-25
•	e _l to e _{l3} - section Al.8	A1-25
	f_1 to f_{14} - section A1.9	A1-26
	k_1 to k_{40} - section A1.10	A1-28
	t ₁ to t ₈ - section Al.11	A1-33

APPENDIX I

RPC-4010 LOGIC EQUATIONS

A1.1 DEFINITION OF TERMS

Al.1.1 Some Explanations

The output of a logic gate which is the input to a circulating line, a flip-flop, or an inverter is indicated by a prime ('). For example, the input signal to flip-flop F is called F'.

The Phases are identified as follows:

Phase	1	F	G	H
Phase	2	F	G	<u>H</u>
Phase	3	F	G	<u>H</u>
Phase	4	F	G	<u>H</u>
Phase	4			н

The logical equations beginning in Section Al.2 are written in the following format: The top line shows the long form of the equation, with a minimum of alpha signals. The second line shows the form of the equation actually used in the computer with all the alpha signals. The third line contains explanatory notes to aid in the understanding of the equation.

Al.1.2 Timing Tracks

 s_1, s_2, s_3

s₁, s₂, s₃

Al.1.3 Input-Output Signals (Synchronism Signals Originating in Input-Output)

z_{B}	Character Being Presented for Input
z 1	Character Not Being Presented for Input
z_0	Output Device Ready for next character
z_{S}	Start Compute
z_Q	Output Devices and Selected Input Device ready

Al.1.4 Control Panel Signals

$b_2 \longrightarrow b_7$	Branch (SENSE) switches
b _b	Branch Control (BC) switch
_b C	Execute Lower Accumulator switch
bo	One Operation switch

```
Set Input switch or One Operation switch
   bq
                 Start Compute switch
   bs
   \mathtt{b_r}
                 Set Input switch
        Flip-flops See Section Al.2, page Al-7
A1.1.5
                  Carry
   Α
                  Branch Control
    В
                  Phase Control
                  Phase Control
    G
                  Phase Control
    Н
                  Sector Search
    K
                  Index Control; Halt Control
                  Lengthened Mode Control
                  Track Selection; Character Holders
    P_1 \longrightarrow P_7
                  Order Holders
    Q_1 \longrightarrow Q_5
                  Repeat Mode Control
    R
A1.1.6 Recirculating Lines (Registers) See Section A1.3, page A1-19
           c, 1, 1*, and u are identical to C, L, L*, and U except that
            they occur 1 bit early.
                  Command Register
    С
                  Early C
                  Lower Accumulator (one word)
                  Early L
    1
                  Lower Accumulator (eight words)
    L*
                  Early L*
    1*
                  Upper Accumulator
    U
                  Early U
    u
                  Index Register
    Х
Al.1.7 Main Memory See Section Al.4, page Al-23
```

W

Time to Record

٧¹

Information to Record in Memory

ν

Information Being Read from Memory

Input-Output Signals (Synchronism Signals Originating in the Computer) A1.1.8 See Section Al.5, page A1-23

YO

One character ready for output <

 Y_{T}

Start Input Device ~

Po

Interpret Output Character as selection code

Al.1.9 Alpha Signals

An Alpha signal is the output of a logic gate or of an inverter which is used in logic gates.

Signals to be added in the Add Logic - Section Al.6, I_1 , I_2 page A1-24

Subtraction Control - Section Al.7, page A/-25

A miscellaneous collection of signals - Section Al.8, $e_1 \longrightarrow e_{13}$ page A1-25

Phase Control Signals - Section Al.9, page A1-26 $f_1 \longrightarrow f_{14}$

 $k_1 \longrightarrow k_{40}$ Command Signals - Section Al.10, page A /- 28

Timing Signals - Section Al.11, page A - 33 $t_1 \longrightarrow t_8$

A1.2 FLIP-FLOPS

A' =
$$I_2 (I_1 \underline{S} + \underline{I}_1 S) [G(Q_2 + \underline{F}) \underline{t}_6 + H Q_4] (\underline{t}_6 + H Q_3 \underline{P}_1)$$

e₅

 e_4

 $(\underline{t}_6 + K_5 P_1)$

Carry for Adder

Ph2 or Ph4 Not

Reset MPY No reset

(CXE, CME, CMG) or Ph4A

Even WP

+
$$\underline{H}$$
 F G Q₃ $\underline{\Omega}_2$ \underline{t}_6 [(\underline{N} L + N L*) \underline{U} V $\underline{\Omega}_5$ + (\underline{N} L + N L*) U \underline{V}]

+ <u>H</u> f₄ k₃₈ <u>t</u>6

e₁

 Ω_{5}

e₁₃

Ph4

CME U V

CME CMG U V

$$+ \underline{H} F G \underline{S}_2 \quad (\underline{S}_1 + \underline{S}_3) \quad \underline{Q}_2 \underline{Q}_3 \quad (X \underline{C} + \underline{X} C)$$

Hf4

 t_1

 Ω_2 Ω_3 (X C + X C)

Ph4 OP Adr

CXE X C

+
$$Q_1$$
 Q_2 Q_3 Q_4 Q_5 M F G t_3 + F G H t_6 b_0
 K_{11} Q_3 Q_5 M F G t_3 + f_2 t_6 b_0
 ph_3 HLT ONE OP ph_2

+ (F G $+$ H) Q_1 Q_2 Q_3 Q_4 Q_5
 k_1
 ph_4 and $4a$ INP

= I_2 (I_1 S + I_1 S) G (Q_2 + F) I_2 I_3 I_4 I_5 I_4 I_5 I_5 I_6 I_7 I_8 I_9 I

+ t₆
$$\begin{bmatrix} F & G & \underline{H} & (\Omega_1 + \Omega_3 + \Omega_4 + \Omega_5 + \underline{\Omega}_2) + H & \underline{\Omega}_3 & \Omega_4 \end{bmatrix}$$
 + H P₁ $(\Omega_3 + \Omega_4)$ t₆
t₆ $\begin{bmatrix} f_4 & \underline{H} & (k_{17} & & + \underline{\Omega}_2) + H & \underline{\Omega}_3 & \Omega_4 \end{bmatrix}$ + H P₁ $(\Omega_3 + \Omega_4)$ t₆
Reset Ph4 or 4 Ph 4a Odd WP Last Bit

SNS

+
$$P_3$$
 b_3 + P_4 b_4 + P_5 b_5 + P_6 b_6 + P_7 b_7) + Q_5 A]
+ P_3 b_3 + P_4 b_4 + P_5 b_5 + P_6 b_6 + P_7 b_7) + Q_5 A]
Switch Sensing CXE

B'

Ph4

<u>A</u>'

+
$$\Omega_1$$
 Ω_2 Ω_3 Ω_4 $\left[\underline{A}$ (\underline{N} \underline{L} + N \underline{L}^* + U V + \underline{U} \underline{V})
+ Ω_1 R_{38} Ω_4 $\left[\underline{A}$ (e_{12} + U V + \underline{U} \underline{V})

CME CMG No sign mask Signs Same

+
$$Q_5$$
 U V (N L + N L*)] + Q_1 Q_2 Q_3 [A I (I₁ S + I₁S) + Q_5 e₁₃] + Q_5 | ADU, ADL, SBU, Overflow SBL

+ A
$$\underline{I}_2$$
 (\underline{I}_1 S + \underline{I}_1 S)] + \underline{F} G H P₁ t₆ Q₄ \underline{Q}_3 (\underline{U} P₇ + \underline{U} P₇)
+ A e₆] + f₁ k₃₁ \underline{Q}_3 (\underline{U} P₇ + \underline{U} P₇)
WP3 Ph4a DIV DVU Overflow

+
$$G$$
 P_7 K Q_5 H Q_3 Q_4 t_6 $\left[P_3$ P_4 + P_3 P_4 + P_3 P_4 P_5 $\left(N L + N L^* \right) \right]$ + G P_7 K Q_5 k_3 SLT Overflow

$$\underline{B}' = Z_{1} F \underline{G} t_{6} \underline{A} \left[Q_{1} \underline{Q}_{2} Q_{3} (\underline{Q}_{4} + Q_{5}) K + \underline{Q}_{1} \underline{Q}_{2} \underline{Q}_{3} \underline{Q}_{4} \right] + b_{b}$$

$$= Z_{1} f_{3} \underline{A} \left[Q_{1} k_{38} (\underline{Q}_{4} + Q_{5}) K + k_{11} \underline{Q}_{3} \right] + b_{b}$$

$$Last WP Ph3 TBC CME CMG CXE, SNS Reset SW$$

F' =
$$\underline{F}$$
 t₆ $(G \underline{H})$ + \underline{G} H P₁ t₆ $(Q_3 + Q_4)$
 \underline{F} t₆ $(G \underline{H})$ + \underline{G} f₁₂ k₃₄
Ph2 to Ph3 WP3 Ph4A Not INP

+
$$\underline{G}$$
 Ω_{5} | H Ω_{3} Ω_{4} t₆ [P₃ \underline{P}_{4} + \underline{P}_{3} P₄ + P₃ P₄ \underline{P}_{5} (\underline{N} \underline{L} + \underline{N} \underline{L} *)]} + \underline{G} Ω_{5} k_{3}

End SLC

+
$$\underline{H}$$
 Z_b \underline{Q}_1 \underline{Q}_2 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 + \underline{b}_q
+ \underline{H} Z_b \underline{k}_6 \underline{Q}_5 + \underline{b}_q
Ph1 to Ph3 Inp SET INP Sw

$$\underline{F'} = F t_6 \left[G \left(H + \underline{R} + \underline{Q}_1 \ \underline{Q}_2 \ Q_3 \ Q_4 \ \underline{Q}_5 \right) \right]$$

$$F t_6 \left[G \left(H + \underline{R} + \underline{Q}_1 \ \underline{Q}_2 \ Q_3 \ Q_4 \ \underline{Q}_5 \right) \right]$$
End Ph4A End Ph4

+ K
$$Z_1$$
 A Q_1 Q_2 Q_3 Q_4 $(Q_5$ U + Q_5 B)
+ K Z_1 A Q_1 Q_2 k_{15} $(Q_5$ U + Q_5 B)
Ph3 to Ph2 Suc TMI TBC

$$G' = \underline{G} \ t_6 \ (Z_1 + H) \left\{ \begin{array}{l} K \ (\underline{A} \ \underline{H} + H \ F + H \ P_1 \ t_6) \\ \\ K \ (\underline{A} \ \underline{H} + H \ F + f_{12}) \end{array} \right.$$

$$\underline{G} \ t_6 \ (Z_1 + H) \left\{ \begin{array}{l} K \ (\underline{A} \ \underline{H} + H \ F + f_{12}) \\ \\ \underline{Ph1} \ to \ Ph2 \ Ph3 \ to \ Ph4 \ End \ Ph4A, \ Not \ INP \end{array} \right.$$

$$+ Q_5 H Q_3 Q_4 t_6 [P_3 P_4 + P_3 P_4 + P_3 P_4 P_5 (N L + N L*)]$$

 $+ Q_5 k_3$

End Ph4A SLC

+
$$\underline{Q}_1$$
 \underline{Q}_3 \underline{Q}_4 \underline{Q}_2 + \underline{Q}_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_5 \underline{Q}_2]
+ k_{13} \underline{Q}_2 + k_{14} \underline{Q}_2]
SRT SLT SLC LDX

+ F
$$\underline{A}$$
 \underline{Q}_2 (Z_0 Q_1 \underline{Q}_3 \underline{Q}_4 + Q_1 Q_3 Q_4 \underline{Q}_5 \underline{U}
+ F \underline{A} \underline{Q}_2 (Z_0 k_{10} + k_{15} Q_5 \underline{U}
Ph3 to Ph4 PRD PRU Unsuc TMI

+
$$Q_1$$
 Q_3 Q_4 Q_5 \underline{B}
+ k_{15} Q_5 \underline{B}
Unsue TBC

$$\underline{G}' = G t_{6} \left[\underline{H} \quad (\underline{F} + \underline{R} + \underline{Q}_{1} \quad \underline{Q}_{2} \quad Q_{3} \quad Q_{4} \quad \underline{Q}_{5}) + \underline{F} \quad P_{1} \right]$$

$$G t_{6} \left[\underline{H} \quad (\underline{F} + e_{3} \quad) + \underline{F} \quad P_{1} \right]$$

$$Ph2 to Ph3 \quad End Ph4 \qquad WP67 MPY DIV DVU$$

H' = F G
$$\stackrel{\text{H}}{\text{H}}$$
 t₆ ($\stackrel{\text{R}}{\text{R}}$ + $\stackrel{\text{Q}}{\text{Q}}$ 1 $\stackrel{\text{Q}}{\text{Q}}$ 2 Q₃ Q₄ $\stackrel{\text{Q}}{\text{Q}}$ 5) ($\stackrel{\text{Q}}{\text{Q}}$ 1 $\stackrel{\text{Q}}{\text{Q}}$ 4 Q₃ Q₂

f₁₄ (k₁₃ Q₂

End of Ph4 SLC SRT SLT

+
$$\Omega_1$$
 Ω_2 Ω_5 + Ω_1 Ω_2 Ω_3 Ω_4)
+ Ω_2 + Ω_3 + Ω_2 + Ω_3 + Ω_4

K' = t₆
$$\left[\frac{F}{2} + G + (Q_3 + Q_4) + (Z_0 + Q_1 + Q_2) (Q_1 + Q_2 + Q_5) \right]$$

t₆ $\left[\frac{F}{2} + G + k_{34} + (Z_0 + Q_1 + Q_2) (k_{19} + Q_5) \right]$
Ph1,2,4 Ph4A DIV DVU Not PRD, PRU unless Z₀ Not INP SLC SLT SRT MPY

$$\underline{K'} = \underline{G} \, \underline{S}_3 \left[\underline{H} \quad (\underline{F} \, S_2 + F \, \underline{S}_2) + H \, Q_4 \, \underline{S}_2 \right] \, (S_1 \, \underline{C} + \underline{S}_1 \, C)$$

$$\underline{G} \, \underline{S}_3 \left[\underline{H} \quad f_6 \quad + k_{18} \, \underline{S}_2 \right] \, (S_1 \, \underline{C} + \underline{S}_1 \, C)$$

$$\underline{Ph1} \, \, \underline{NI} \, \, \underline{Ph3} \, \underline{OP} \, \underline{Ph4A} \, \underline{OP} \, \underline{C} \neq \underline{S}_1$$

+ H
$$Q_3$$
 Q_4 $\left[(Q_5 + P_1 + F) (Q_5 C + Q_5 C) \underbrace{S_2 S_3}_{23} + Q_5 S_2 \underbrace{P_1} \right]$
+ k_{29} $\left[(Q_5 + P_1 + F) (Q_5 C + Q_5 C) \underbrace{t_5 + Q_5 S_2 P_1}_{5} \right]$
Ph4A SRT SLT Not SLC SRT SLT OP Sector SLC, No Search NI WP2

+ F G
$$\underline{H}$$
 \underline{S}_1 S_2 S_3 X
+ $\underline{f}_4\underline{H}$ \underline{t}_2 X
Ph4 Repeated NI trk

M' = F
$$\underline{G}$$
 t₆ (Z_b Q₂)
f₃ (Z_b Q₂)
Ph3 INP if Z_b

+
$$\underline{G} \ \underline{H} \ \underline{S}_1 \ S_3 \ (\underline{M} \ + \ \underline{\Omega}_2) \ (\underline{F} \ S_2 \ + \ F \ \underline{S}_2) \ F \ C \ \underline{\Omega}_2$$

+ $f_7 \ F \ C \ \underline{\Omega}_2$
Ph3 OP TRK Not O, SNS

+
$$\underline{F}$$
 G \underline{H} S₃ \underline{s}_3 S₂ $\Big|\underline{b}_C$ V + $\Big[b_C$ (\underline{N} L + N L*) $\Big]$ + b_s \underline{Q}_2 \underline{G}
+ f_2 t₄ e₇ b_s \underline{Q}_2 \underline{G}
Ph2 Bit 31 Index Bit Ph1 or 3, Not INP

$$\underline{M}' = \underline{F} \underline{H} t_6 + \underline{F} \underline{G} \underline{H} S_3 \underline{s}_3 s_2 \left[\underline{b}_{\underline{C}} \underline{V} + b_{\underline{C}} (\underline{N} \underline{L} + \underline{N} \underline{L}^*)\right] + b_{\underline{Q}}$$

$$\underline{F} \underline{H} t_6 + f_2 \quad t_4 \left[\qquad e_9 \qquad \qquad \right] + b_{\underline{Q}}$$
Phl or 2 Ph2 Bit 31 No Index Bit Set INP Sw

$$P_1' = f_7 C + H P_1 t_6 (Q_3 + Q_4)$$

$$f_7 C + H P_1 t_6 k_{34}$$
OP or NI Trk Ph4A Even WP Not INP

+ H
$$P_1$$
 Q_4 t_6
+ k_{31}
Ph4A Odd WP MPY, DVU, DIV

$$P_2' = f_7 P_1 + k_2 P_1 U + k_1 (\underline{N} L + N L*)$$

$$f_7 P_1 + k_2 P_1 U + k_1 e_{11}$$
OP or NI Trk PRU Ph3 Order INP Ph4 or 4A

+ F
$$\subseteq$$
 M k_6 Ω_5 B₆ + \underline{t}_6 (H Ω_3 + k_4) (\underline{N} L + N L*)
+ k_{39} B₆ + \underline{t}_6 k_{32} e₁₁
Input Set SLT SLC MPT Ph4

$$\underline{P_2}' = f_7 \quad \underline{P_1} \quad + \quad k_2 \quad P_1 \quad \underline{U} \quad + \quad k_1 \quad (\quad \underline{N} \quad \underline{L} \quad + \quad N \quad \underline{L}^*)$$

$$f_7 \quad \underline{P_1} \quad + \quad k_2 \quad P_1 \quad \underline{U} \quad + \quad k_1 \qquad \qquad e_{12}$$

$$OP \text{ or NI Trk} \quad PRU \quad Ph3 \quad Order \quad INP \quad Ph4 \text{ or } 4A$$

+ (H
$$\Omega_3$$
 + k_4) $\left[(\underline{N} \ \underline{L} + N \ \underline{L}^*) + t_6 \right]$
+ k_{32} $\left[(\underline{e}_{12}) + t_6 \right]$
SLT SLC MPT Ph4

$$P_3' = (f_7 + k_1) P_2 + k_2 P_1 U^* + F G M k_6 Q_5 B_5$$

$$k_{27} P_2 + k_2 P_1 U^* + k_{39} B_5$$
OP or NI Trk or INP PRU Ph3 Input Set

+ H
$$Q_3$$
 [t₆ P_1 (N L + N L*) + t₆ P_1 u + t₆ P_1 P₂ + t₆ P_1 U]
+ k₅ [t₆ P_1 e₁₁ + t₆ P_1 u + t₆ P_1 P₂ + t₆ P_1 U]
SLT SLC WP2 WP3 to End

+
$$k_4$$
 U \underline{t}_6
+ k_4 U \underline{t}_6
Ph4 MPT

$$\underline{P_3}' = (f_7 + k_1) \underline{P_2} + k_2 \underline{P_1} \underline{U}^* + \underline{FG} (\underline{U} + t_6)$$

$$k_{27} \underline{P_2} + k_2 \underline{P_1} \underline{U}^* + k_4 (\underline{U} + t_6)$$
OP or NI Trk or INP PRU Ph3 MPT Ph4

+ H Q₃
$$\left[t_{6} \quad \underline{P}_{1} \quad (\underline{N} \; \underline{L} \; + \; N \; \underline{L}^{*}) \; + \; \underline{t}_{6} \; \underline{P}_{1} \; \underline{u} \; + \; t_{6} \; \underline{P}_{1} \; \underline{P}_{2} \; + \; \underline{t}_{6} \; \underline{P}_{1} \; \underline{U}\right]$$
+ k₅ $\left[t_{6} \quad \underline{P}_{1} \quad e_{12} \quad + \; \underline{t}_{6} \; \underline{P}_{1} \; \underline{u} \; + \; t_{6} \; \underline{P}_{1} \; \underline{P}_{2} \; + \; \underline{t}_{6} \; \underline{P}_{1} \; \underline{U}\right]$
SLT SLC WP2 WP3 to End

$$P_4' = (f_7 + k_1 P_1 + k_2 P_1 + \underline{t}_6 H Q_3) P_3 + k_2 \underline{P}_1 U$$

$$k_{28} \qquad \qquad P_3 + k_2 \underline{P}_1 U$$

$$Trk \quad INP \quad PRU \quad Ph3 \quad SLT \quad SLC \quad PRU \quad Ph3, \quad 4-Bit$$

+ F
$$\subseteq$$
 M k_6 \subseteq B₄ + k₄ ($=$ P₃ + P₁ P₂) $=$ 6
+ k₃₉ B₄ + k₄ $=$ e₁₀ $=$ 6
Input Set MPT Ph4

+
$$k_1$$
 \underline{P}_1 (\underline{N} L + N L*)
+ k_1 \underline{P}_1 e_{11}
INP 4-Bit

+
$$k_4$$
 (\underline{P}_1 \underline{P}_3 + \underline{P}_1 \underline{P}_2 + t_6) + k_2 \underline{P}_1 \underline{U} + k_1 \underline{P}_1 (\underline{N} \underline{L} + N \underline{L}^*)
+ k_4 (\underline{P}_1 \underline{P}_3 + \underline{P}_1 \underline{P}_2 + t_6) + k_2 \underline{P}_1 \underline{U} + k_1 \underline{P}_1 e₁₂

MPT Ph4 PRU Ph3 INP

$$P_5' = \begin{bmatrix} f_7 + k_1 + k_2 + (H Q_3 + k_4) & \underline{t}_6 \end{bmatrix} P_4$$

$$\begin{bmatrix} k_8 + k_{32} & \underline{t}_6 \end{bmatrix} P_4$$
Trk INP PRU Ph3 SLT SLC MPT Ph4

$$\underline{P}_5$$
' = $(f_7 + k_1 + k_2 + k_4) \underline{P}_4 + (H Q_3 + k_4) t_6$
 $(k_8 + k_4) \underline{P}_4 + k_{32} t_6$
Trk INP PRU Ph3 MPT Ph4 SLT SLC MPT Ph4

$$\underline{P}_6$$
' = (f₇ + k₁ + k₂) \underline{P}_5 + F G \underline{H} t₆ Q₄ \underline{R} \underline{V}
 k_8 \underline{P}_5 + k_{33} \underline{V}

Trk INP PRU Last WP Ph4 DIV DVU MPY

$$P_7' = (f_7 + k_1 + k_2) P_6 + F G M k_6 Q_5 B_1$$
 $k_8 P_6 + k_{39} B_1$
Trk INP PRU Input Set

+ F G
$$\underline{H}$$
 t₆ \underline{Q}_4 \underline{R} U + H P₁ t₆ \underline{Q}_4 (\underline{Q}_3 U* + \underline{Q}_3 U)
+ k₃₃ U + k₃₁ (\underline{Q}_3 U* + \underline{Q}_3 U)
Last WP Ph4 DIV DVU MPY Ph4A Odd WP MPY DIV DVU

$$\underline{P_7}$$
' = $(f_7 + k_1 + k_2)$ $\underline{P_6}$ + F G \underline{H} t_6 Q_4 \underline{R} \underline{U}

$$k_8$$
 $\underline{P_6}$ + k_{33} \underline{U}

$$Trk$$
 INP PRU Last WP Ph4 DIV DVU MPY

+ H P₁ t₆ Q₄ (Q₃
$$\underline{U}$$
* + Q₃ \underline{U})
+ k₃₁ (Q₃ \underline{U} * + Q₃ \underline{U})
Ph4A Odd WP MPY DIV DVU

$$Q_{1}' = \underline{F} G \underline{H} S_{1} S_{3} S_{3} \left[\underline{b}_{C} V + \underline{b}_{C} (\underline{N} L + \underline{N} L^{*})\right]$$

$$f_{8} \qquad e_{7}$$
Ph2 Order Mem or L on Ex L sw

$$Q_{1}' = \underline{F} G \underline{H} S_{1} S_{3} S_{3} \left[\underline{b}_{c} \underline{V} + b_{c} (\underline{N} \underline{L} + N \underline{L}^{*})\right] + b_{q}$$

$$f_{8} \left[b_{c} \underline{V} + b_{c} e_{12}\right] + b_{q}$$

$$Ph2 Order Mem or L on Ex L Sw Set Input Mode$$

$$Q_2'$$
 = $F G H S_1 S_3 S_3 Q_1 + b_q$

$$f_8 Q_1 + b_q$$
Ph2 Order Set Input Mode

$$\underline{Q}_2$$
' = \underline{F} G \underline{H} S₁ s₃ \underline{Q}_1 f₈ \underline{Q}_1 Ph2 Order

$$Q_3'$$
 = \underline{F} G \underline{H} S_1 S_3 S_3 Q_2
 f_8 Q_2

Ph2 Order

$$\underline{Q}_3$$
' = \underline{F} G \underline{H} S₁ S₃ s₃ \underline{Q}_2 + b_q
 \underline{f}_8 \underline{Q}_2 + b_q

Ph2 Order Set Input Mode

$$Q_4' = \underline{F} G \underline{H} S_1 S_3 S_3 Q_3$$

$$f_8 Q_3$$

Ph2 Order

$$\underline{\Omega}_4$$
' = \underline{F} G \underline{H} S₁ S₃ s₃ $\underline{\Omega}_3$ + b_q
 f_8 $\underline{\Omega}_3$ + b_q

Ph2 Order Set Input Mode

$$Q_5' = \underline{F} G \underline{H} S_1 S_3 S_3 Q_4$$

$$f_8 \qquad Q_4$$
Ph2 Order

$$\underline{Q}_5$$
' = \underline{F} G \underline{H} S₁ S₃ s₃ \underline{Q}_4 + b_q

$$f_8 \qquad \underline{Q}_4$$
 + b_q
Ph2 Order Set Input Mode

R' = F G t₆
$$\Omega_1$$
 Ω_2 Ω_3 Ω_4 Ω_5
 f_{11} k_{25}

Ph4 LDC

$$\underline{R'} = F G \underline{S}_2 (\underline{S}_1 + \underline{S}_3) K + b_q$$

$$f_4 t_1 K + b_q$$
Ph4 OP Adr Last WP

A1.3 REGISTERS

OP Sector

C' =
$$\underline{F} G \underline{H}$$
 | e_2 (\underline{S}_1 + \underline{S}_3 + t_4) + | \underline{b}_C V + b_C ($\underline{N} L + N L^*$)| $S_1 S_3 S_3$ |

 f_2 | e_2 (\underline{S}_1 + \underline{S}_3 + t_4) + | e_7 | t_3

Ph2 Adder Not Order | Mem or L on Ex L Sw Order |

+ H Q₃ Q₄ $\underline{S}_2 \underline{S}_3$ (C \underline{K} + \underline{C} K)

+ k_{29} t_5 (C \underline{K} + \underline{C} K)

SLT SLC SRT Shift Count

+ C (S₁ + S₂ +
$$\underline{S}_3$$
 + \underline{b}_q) $\left[\underline{H}$ (F + \underline{G}) + H (Q₄ + S₃ + S₂) $\right]$
+ C (S₁ + S₂ + \underline{S}_3 + \underline{b}_q) $\left[\underline{H}$ (F + \underline{G}) + H (Q₄ + S₃ + S₂) $\right]$
Not OP Trk if \underline{b}_q Ph1, 3, 4 MPY DIV INP SRT SLT SLC DVU Not OP Sector

L' =
$$(\underline{N} L + N L^*)$$
 $(\underline{b}_r + G + \underline{A})$ $\underline{H}[\underline{F} + \underline{G} + \underline{Q}_1 \ \underline{Q}_2 \ \underline{Q}_4 + \underline{Q}_2 \ \underline{Q}_1 \ \underline{Q}_3 \ \underline{Q}_4$

$$e_{11} \ (\underline{b}_r + G + \underline{A}) \ \underline{H} \ [f_{13} + k_{11} + \underline{Q}_2 \ k_{13}]$$
Clears L on Set Input
if Blocked State

Ph1, 2, 3 SNS HLT SRT SLT
SAU CXE SLC
MST

+
$$(Q_1 + Q_2)$$
 $Q_5 + Q_1$ Q_2 Q_5 Q_3 $P_1 + Q_1$ Q_2 Q_5 Q_4 P_7
+ k_{19} Q_5 + k_{12} Q_3 P_1 + k_{12} Q_4 P_7
RAU EXT CLU MPT < 64 EXC, Not U—L

+ F G
$$\Omega_5$$
 (Ω_1 Ω_2 Ω_3 Ω_4 P_7 U + H Ω_3 Ω_4 S_2 S_3 C)
+ f_4 Ω_5 (R_6 P_7 U + R_{29} R_5 C)
EXC Ph4 SLC Term OP Sector

+ G
$$e_2 \begin{bmatrix} \underline{P}_1 & H & Q_4 & + & F & Q_2 & Q_3 & Q_5 & (Q_1 + P_1 & Q_4) \end{bmatrix}$$

+ G $e_2 \begin{bmatrix} \underline{P}_1 & k_{18} + & F & Q_2 & Q_3 & Q_5 & (Q_1 + P_1 & Q_4) \end{bmatrix}$
Adder MPY DIV Ph4A PDL SBL MPT ≥ 64

+ H Q₃ Q₄
$$(Q_5+P_7)G$$
 (F + P₁) P₂
+ k₂₉ k_{23} f₁₀ P₂
SLT SLC

+
$$(Q_5 + F)$$
 $(F P_1 + G)$ $(N L + N L^*)$ + $Q_5 P_7 (F + P_1)G$ $(1 t_6 + u t_6)$ $(Q_5 + F)$ f_9 e_{11} + k_{40} f_{10} $(1 t_6 + u t_6)$ WP2 and Term SRT

+
$$(Q_1 + Q_2)$$
 Q_5 + Q_3 Q_5 P_1 + Q_4 Q_5 P_4 P_6
+ k_{19} Q_5 + Q_3 Q_5 P_1 + Q_4 Q_5 P_4 P_6
RAL COL CLL MPT ≥ 64 EXC, Not L \longrightarrow U Not X \longrightarrow U

+ F G
$$\stackrel{\text{H}}{=}$$
 V $\stackrel{\text{Q}}{=}$ $\stackrel{\text{Q}}{$

+
$$e_2$$
 F G (Q_1 Q_2 Q_3 Q_5 + Q_1 Q_2 Q_5 Q_3 Q_4 P_1)
+ e_2 f_4 (k_{36} Q_5 + k_{12} Q_3 Q_4 P_1)
Adder Ph4 ADU SBU MPT < 64

+
$$e_2$$
 H Q_4 (\underline{P}_1 + \underline{t}_6 + \underline{Q}_3 + \underline{F} G) + F G \underline{H} \underline{Q}_1 Q_2 Q_5 \underline{Q}_3 Q_4 L
+ e_2 k_{18} (\underline{P}_1 + \underline{t}_6 + \underline{Q}_3 + f_5) + f_4 \underline{H} k_{12} \underline{Q}_3 Q_4 L
Adder Ph4A MPY DIV, DVU Ph4 DIV

$$+ \underline{Q}_5 \quad \underline{P}_7 \quad \left[U \quad (\underline{F} + \underline{t}_6) + \underline{u} \quad F \quad \underline{t}_6 \right]$$

$$+ \underline{k}_{40} \quad \left[U \quad (\underline{F} + \underline{t}_6) + \underline{u} \quad F \quad \underline{t}_6 \right]$$
SRT WP2 Not WP2

$$x' = x \left\{ \begin{array}{ccc} (Q_1 + \underline{Q}_2 + Q_3 + Q_4 + \underline{Q}_5 + \underline{P}_5 + R) \left[S_1 S_3 S_3 + X \right] \\ & \times \left[\begin{array}{ccc} k_9 & & \left[t_3 + Y_3 + Y_4 + Q_5 + Y_5 + R \right] \end{array} \right] \right\}$$

$$Ph4, Not \quad EXC \quad (U \longrightarrow X) \quad Order$$

$$+ S_3 S_2 S_3 + S_2 S_3 (Q_1 + Q_2 + Q_3 + Q_4 + B + R)$$

 $+ S_2 S_3 (Q_1 + Q_2 + Q_3 + Q_4 + B + R)$

Bit 31 NI Sector Not CME, CMG Unless B when repeated

+
$$(Q_1 + Q_2 + Q_3 + Q_4 + Q_5)$$
 $S_2 (S_1 + S_3)$ + H + F + G
+ k_{24} + Q_5 t_1 + H + f_{13} Not LDX OP Adr Ph1,2,3,4A

+ F G
$$\left\{ (Q_1 + Q_2 + \underline{Q}_3 + \underline{Q}_4 + Q_5) \right\} \leq 1 \leq 2 \leq 3$$

+ f₄ $\left\{ (k_{24} + Q_5) \right\} \leq 1 \leq 2 \leq 3$
Ph4 Not LDC NI Trk

+
$$\Omega_1$$
 Ω_2 Ω_3 Ω_4 Ω_5 P_5 U R + Ω_1 Ω_2 Ω_3 Ω_4 S_1 S_2 S_3 R R R_{30} P_5 U R + Ω_1 R_{26} R_{15} R_{25} R R R_{26} R_{15} R_{25} R R_{26} R_{2

A1.4 MAIN MEMORY

W' =
$$\underline{H}$$
 [FG (\underline{t}_6 + R) + F \underline{G} t_6 K \underline{A}] [Q_1 Q_2 \underline{Q}_3 [f_4 (\underline{t}_6 + R) + f_3 K] [Q_1 Q_2 \underline{Q}_3 Early Phase 4 STU STL CLU CLL

+
$$\Omega_1$$
 Ω_2 Ω_3 Ω_4 $\left[\Omega_5$ S_2 $\left(S_1 + S_3\right) + \Omega_5$ S_4 S_4 S_5 S_4 S_5 S_4 S_5 S_6 S_7 S_8 $S_$

$$V' = \underline{Q}_5 u + \underline{Q}_5 \quad (\underline{N} 1 + N 1*)$$

$$= \underline{Q}_5 u + \underline{Q}_5 \quad (\underline{N} 1 + N 1*)$$

$$STU CLU \quad STL CLL MST$$

$$SAU$$

A1.5 INPUT-OUTPUT SIGNALS

$$Y_0$$
 = F G Q_1 \underline{Q}_3 \underline{Q}_4 \underline{Q}_2 f_4 k_{10} \underline{Q}_2 Ph4 PRU PRD

Y = (F G + H)
$$\Omega_1$$
 Ω_2 Ω_3 Ω_4 Ω_5 M
 R_1 M
Ph4 or 4A INP First Cycle

 $P_0 = P_1 \ \underline{Q}_5$ $P_1 \ \underline{Q}_5$ Selection Code

A1.6 ALPHA SIGNALS - ADDITION LOGIC

$$I_{1}' = \underline{H} \quad \underline{F} \quad M \times \underline{S}_{2} \quad (\underline{S}_{1} + \underline{S}_{3}) + \\ \underline{H} \quad \underline{F} \quad M \times \qquad t_{1} \qquad + \\ Ph2 \quad \text{Index mod OP Adr Only}$$

+ H U* (F + G
$$Q_3$$
 + P_1 G)
+ H U* (F + G Q_3 + P_1 G)
Ph4A MPY, DVU DIV MPY DIV, DVU, MPY
WP 4-65 WP 66,67 WP3

+ H
$$\underline{F}$$
 \underline{Q}_3 (G P_1 \underline{P}_6 \underline{U}^* + \underline{P}_1 u^* + P_1 P_6 U^*)
+ H \underline{F} \underline{Q}_3 (G P_1 \underline{P}_6 \underline{U}^* + \underline{P}_1 u^* + P_1 P_6 U^*)
DVU DIV WP 67 WP2, 66 WP 67

$$I_{2}' = \underline{H} \quad \underline{F} \quad \left[\underline{b}_{C} \quad V + b_{C} \quad (\underline{N} \ L + N \ L^{*}) \right] + \underline{H} \quad F \quad (\underline{Q}_{1} \quad P_{5} + Q_{1} \quad V)$$

$$\underline{H} \quad \underline{F} \qquad \qquad e_{7} \qquad \qquad + \underline{H} \quad F \quad (\underline{Q}_{1} \quad P_{5} + Q_{1} \quad V)$$

$$\underline{Ph2} \quad \text{Not EX } L \quad \text{EX } L \qquad \qquad \underline{Ph4} \quad \underline{MPT} \quad \underline{ADU} \quad \underline{ADL} \quad \underline{SBU} \quad \underline{SBL}$$

+ H P₁ P₆ (
$$\underline{\mathbf{F}}$$
 $\underline{\mathbf{G}}$ Q₃ + $\underline{\mathbf{F}}$ G $\underline{\mathbf{Q}}_3$ + \mathbf{F} Q₃ P₇)
+ H P₁ P₆ (\mathbf{f}_1 Q₃ + \mathbf{f}_5 $\underline{\mathbf{Q}}_3$ + \mathbf{F} Q₃ P₇)
Ph4A MPY WP3 DIV, DVU ODD WP 5-65
Odd WP

+ H
$$\underline{P}_1$$
 (\underline{N} L + N L*) (\underline{G} P₇ + \underline{G} \underline{Q}_3 + \underline{F} \underline{Q}_3 P₇)
+ H \underline{P}_1 e₁₁ (\underline{G} P₇ + \underline{G} \underline{Q}_3 + \underline{F} \underline{Q}_3 P₇)
Ph4A Even WP WP2, MPY Even WP 4-64 WP 2,66
DVU DIV DVU DIV

A1.7 ALPHA SIGNALS - SUBTRACTION CONTROL

S =
$$\underline{H}$$
 F Ω_1 Ω_4 + H $\left[\underline{F}$ \underline{G} Ω_3 + \underline{F} G P_6
 \underline{H} F Ω_1 Ω_4 + H $\left[f_1$ Ω_3 + f_5 P_6

Ph3 or 4 SBU SBL MPY WP2, 3 MPY DIV DVU WP 66,67

+ (F + G)
$$Q_3$$
 (P₆ P₇ + P₆ P₇)]
+ (F + G) Q_3 (P₆ P₇ + P₆ P₇)]
DVU DIV WP2-65

A1.8 ALPHA SIGNALS - MISCELLANEOUS

$$e_1 = \underline{U} V (\underline{N} L + N L^*)$$

$$\underline{U} V e_{11}$$

$$e_2 = A I_1 I_2 + A \underline{I}_1 \underline{I}_2 + \underline{A} I_1 \underline{I}_2 + \underline{A} \underline{I}_1 I_2$$
Adder

$$e_3 = R + Q_1 Q_2 Q_3 Q_4 Q_5$$

$$\frac{R}{} + k_{25}$$
Not repeat or LDC

$$e_4 = G (Q_2 + F) t_6 + H Q_4$$

$$e_5 = I_2 (I_1 \underline{S} + \underline{I}_1 S)$$

$$e_6 = \underline{I}_2 (I_1 S + \underline{I}_1 \underline{S})$$

$$e_7 = \underline{b}_{\mathbf{C}} V + \underline{b}_{\mathbf{C}} (\underline{N} L + N L^*)$$

$$\underline{b}_{\mathbf{C}} V + \underline{b}_{\mathbf{C}} \qquad e_{11}$$
Not Ex L Ex L

$$e_8 = \underline{Q}_1 + U$$

$$e_{9} = \underline{b}_{C} \underline{V} + \underline{b}_{C} (\underline{N} \underline{L} + \underline{N} \underline{L}^{*})$$

$$\underline{b}_{C} \underline{V} + \underline{b}_{C} \qquad e_{12}$$
Not Ex L Ex L

$$e_{10} = P_1 P_3 + P_1 P_2$$

$$e_{11} = \underline{N} L + N L*$$

Non-lengthen Lengthen

$$e_{12} = \underline{N} \underline{L} + \underline{N} \underline{L}^*$$
Non-lengthen Lengthen

$$e_{13} = U \underline{V} (\underline{N} L + N L*)$$

$$U \underline{V} \qquad e_{11}$$

A1.9 ALPHA SIGNALS - PHASE CONTROL

$$f_1 = \underline{F} \underline{G}$$
Ph 1 or 4A

$$f_2 = \underline{F} \cdot G \cdot \underline{H}$$

$$f_5 \cdot \underline{H}$$

Ph2

$$f_3 = F G t_6$$
Ph3 Last Bit

$$f_4 = F G$$
Ph4 or 4A

$$f_5 = \underline{F} G$$
Ph2 or 4A

$$f_6 = F S_2 + F S_2$$
Ph1 NI Adr Ph3 OP Adr

$$f_7 = \underline{G} \underline{H} \underline{S}_1 \underline{S}_3 (\underline{F} \underline{S}_2 + \underline{F} \underline{S}_2) (\underline{M} + \underline{\Omega}_2)$$

$$= \underline{G} \underline{H} \underline{S}_1 \underline{S}_3 \qquad f_6 \qquad (\underline{M} + \underline{\Omega}_2)$$
Ph 1,3, Track Time First Cycle Only, if INP

$$f_8 = \underline{F} G \underline{H} S_1 S_3 S_3$$

$$f_2 \qquad t_3$$
Ph2 Order Time

$$f_9 = \underline{F} \, \underline{P}_1 + G$$

$$f_{10} = \underline{G} (F + P_1)$$

$$f_{11} = F G t_6$$
Ph4 Last Bit or Ph4A

$$f_{12} = H P_1 t_6 (Q_3 + Q_4)$$
 $H P_1 t_6 (k_{34})$
Ph4A Odd WP, Last Bit Not INP

$$f_{13} = \underline{F} + \underline{G}$$
Ph1, 2, 3 or 4A

$$f_{14} = F G t_6 \underline{H} (K_{25} + \underline{R})$$

$$f_{11} \underline{H} = e_3$$
End Phase 4

A1.10 ALPHA SIGNALS - COMMAND

$$k_1$$
 = (F G + H) Ω_1 Ω_2 Ω_3 Ω_4 Ω_5 (f₄ + H) R_6 Ω_5 Ph4 or Ph4A INP

$$k_2 = F \subseteq S_1 S_3 Q_2 Q_5 Q_1 Q_3 Q_4$$

$$F \subseteq S_1 S_3 Q_2 Q_5 \qquad k_{10}$$
Ph3 order PRU

$$k_3 = H Q_3 Q_4 S_2 S_2 \left[P_3 P_4 + P_3 P_4 + P_3 P_4 P_5 (N L + N L^*) \right]$$
 $k_5 Q_4 t \left[P_3 P_4 + P_3 P_4 + P_3 P_4 P_5 \right]$
Ph4 SLT, S SLC Overflow or End Shift

$$k_4$$
 = F G \underline{Q}_1 Q_2 Q_5 Q_3 Q_4 = f_4 k_{12} Q_3 Q_4 Ph4 MPT

k₅ = H Q₃

Ph4 MPY SRT SLT SLC

 $k_6 = \underline{Q}_1 \quad Q_2 \quad \underline{Q}_3 \quad \underline{Q}_4$ INP EXC

 $k_8 = \underline{G} \underline{H} \underline{S}_1 S_3 (\underline{F} S_2 + \underline{F} \underline{S}_2) (\underline{M} + \underline{Q}_2)$ Phl and 3 Track Time

+ (F G + H) Ω_1 Ω_2 Ω_3 Ω_4 Ω_5 + F G S₁ S₃ Ω_2 Ω_5 Ω_1 Ω_3 Ω_4 Ω_5

Ph3 order PRU

 k_9 = Q_1 + Q_2 + Q_3 + Q_4 + Q_5 + P_5 + R k_{19} + k_{34} + Q_5 + P_5 + R Not EXC $(U \longrightarrow X)$ Unless repeat

 k_{10} = Q_1 Q_3 Q_4 PRD PRU STU STL

 k_{11} = Q_1 Q_2 Q_4 SNS CXE SAU MST

 $k_{12} = \underline{Q}_1 \quad Q_2 \quad Q_5$ EXC DIV SLC MPT

 $k_{13} = \underline{Q}_1 \quad \underline{Q}_3 \quad \underline{Q}_4$ SAU MST SRT SLT SLC

 $k_{14} = \underline{Q}_1 \quad Q_3 \quad Q_4 \quad Q_5$ MPT LDX

$$k_{15} = Q_1 Q_3 Q_4$$

TMI TBC SBU SBL

$$k_{16} = (\underline{N} + \underline{S}_2 \ s_2 \ s_1) \ \underline{Q}_3 \ \underline{Q}_4$$

$$(\underline{N} + \underline{t}_8) \ \underline{Q}_3 \ \underline{Q}_4$$

$$k_{17} = Q_1 + Q_3 + Q_4 + Q_5$$
Not SNS, HLT, INP

$$k_{19} = Q_1 + \underline{Q}_2$$

$$k_{20} = \underline{Q}_1 \ Q_2 \ \underline{Q}_5$$

$$k_{21} = \underline{Q}_1 \ Q_2 \ \underline{Q}_3 \ Q_4$$

DVU DIV

$$k_{22}$$
 = F G \underline{H} Q_4 V f_4 \underline{H} Q_4 V Ph4 or 4A MEM

$$k_{23} = Q_5 + P_7$$

$$k_{24} = \underline{Q}_1 + \underline{Q}_2 + \underline{Q}_3 + \underline{Q}_4$$
Not (LDC LDX)

$$k_{25}$$
 = Q_1 Q_2 Q_3 Q_4 Q_5
$$Q_1$$
 k_{38} Q_4 Q_5
$$LDC$$

$$k_{26}$$
 = Q_2 Q_3 Q_4 k_{38} Q_4 SAU MST CME CMG

$$k_{27}$$
 = \underline{G} \underline{H} \underline{S}_1 S_3 (\underline{F} S_2 + F \underline{S}_2) (\underline{M} + \underline{Q}_2)

 f_7

Ph1, 3 Track Time First cycle only, if INP

+ (F G + H)
$$\Omega_1$$
 Ω_2 Ω_3 Ω_4 Ω_5
+ k_1
Ph4 or 4a

$$k_{28} = \underline{G} \ \underline{H} \ \underline{S}_1 \ S_3 \ (\underline{F} \ S_2 + F \ \underline{S}_2) \ (\underline{M} + \underline{\Omega}_2)$$

$$f_7$$

$$+ P_1 \ (F \ G + H) \ \underline{\Omega}_1 \ \Omega_2 \ \underline{\Omega}_3 \ \underline{\Omega}_4 \ \underline{\Omega}_5$$

$$k_{29}$$
 = H Q_3 Q_4 k_5 Q_4 Ph4 SRT SLT SLC

+ P₁ k₁

$$k_{30}$$
 = Q_1 Q_2 Q_3 Q_4 Q_5 k_6 Q_5 EXC

$$k_{31}$$
 = H P_1 t_6 Q_4
H P_1 t_6 Q_4
Ph4 Even WP MPY DVU DIV

$$k_{33}$$
 = F G \underline{S}_2 s_2 \underline{H} \underline{R} Q_4
$$f_{11}$$
 \underline{H} \underline{R} Q_4 Ph4 Last WP

$$k_{34} = Q_3 + Q_4$$

$$k_{36} = Q_1 Q_2 Q_3$$
ADU ADL SBU SBL

$$k_{38} = Q_2 Q_3$$

$$k_{39}$$
 = F G M Ω_1 Ω_2 Ω_3 Ω_4 Ω_5 F G M R_6 Ω_5 Ph3 Not 1st cycle INP

$$k_{40} = \underline{Q}_5 \underline{P}_7$$
SRT

A1.11 ALPHA SIGNALS - TIMING

- $t_1 = \underline{S}_2 (\underline{S}_1 + \underline{S}_3)$ Operand Address
- $t_2 = \underline{S}_1 \ S_2 \ S_3$ Next Instruction Track
- $t_3 = S_1 S_3 S_3$ Order Time
- $t_4 = S_3 S_2 \underline{s}_3$ Bit 31
- $t_5 = \underline{S}_2 \underline{S}_3$ OP Sector
- $t_6 = \underline{S}_2 s_2$ Sign time
- $t_8 = \underline{S}_2 \ s_2 \ s_1$ $= t_6 \ s_1$ Sign time of word 7

APPENDIX 2

RPC 4500 SYSTEM - FUNCTIONS AND LOGIC EQUATIONS

SECTION		PAGE
A2.1	System Control Functions	A2-5
	Also see section A2.5	A2-8
A2.2	Switch Functions	A2-6
A2.3	Punch and Reader Control Functions	A2-7
	Also see section A2.6	A2-10
A2.4	Typewriter Control Functions	A2-7
	Also see section A2.7	A2-11
	TABLES	
TABLE		PAGE
TABLE		40.10
40 7	Location of Signals Within PPC 4430	A2-12

Penciled charge Mod 4343

APPENDIX 2

RPC-4500 SYSTEM-FUNCTIONS AND LOGIC EQUATIONS

A2.1 SYSTEM CONTROL FUNCTIONS - Sect. A2.5, page A2-8

Subscript "c" refers to Computer-controlled (on-line) operation. Subscript "m" refers to Manual-controlled (off-line) operation.

	Turnet Dide Diese	MT 411 M 144 1
I _C , I _m	Input Flip-Flops	"Input" or "read" mode.
$A_{\mathbf{c}}$, $A_{\mathbf{m}}$	Advance Flip-Flops	Initiate a read cycle.
C	Copy Flip-Flop	"Input-duplication" mode (on-line only).
B ₁ 7	Bit FF's - (on-line)	Store the character to be processed.
H ₁ 7	Tape hole FF's (off-line)	
<u>B</u> ', <u>H</u> '		Reset B or H FF's.
B*, B ₁ *B ₇ *	Bit information (on-line)	Information received from an input device.
H*, H ₁ *H ₂ *	Hole information (off-line)	Information received from an input device.
E	Parity Error signal	Indicates the presence of an odd number of bits forming a character.
M	Metered input signal	Provides the start (Zs) during the "Single-character" input mode (on-line).
G _c , G _m	"Go-ahead" signals	Initiate an output cycle.
S	Select signal	Device selection or mode selection (on-line).
Ū	Unselect signal	Disengages all previously selected output or input and output devices ("Master-reset" on-line).
K_{c} , K_{m}	O.K. to type signal	Indicates when a selected typewriter will be under stood (as input device).
z_{i}	Input enable	
z _o	Output enable	Synchronizing Signals to
z_{b}	Input Begin	the computer (on-line) only.
z _s	Start Compute	

 z_{r} "Ready" Synchronism z_{q} Non-Readiness Query

Yi, Yo, Po, P20---P70

Signals from the computer

(on-line).

Typewriter function F

Represents characters not accepted by computer when Lb is not depressed.

A2.2 SWITCH FUNCTIONS

ON-LINE		TYPE
L _b	Single Character Mode Select switch	Latching (L)
L _C	Parity Error Reset switch	Non-Latching (N-L)
^L d	Parity Monitor Inhibit switch	L
Le	Reset Aux. Units ("Unselect") switch	N-L
Lf	<pre>Input Duplication ("Copy") Mode Reset switch</pre>	N-L
Lg	Input Duplication ("Copy") Mode Select switch	N-L
L _h	Start Read (Select Input Mode) switch	N-L
Li	Stop Read (Reset Input Mode) switch	N-L
Lj	Start Compute (Start Compute, Stop Input) switch	N-L
L _m	Typewriter to Computer	N-L
L _n	Reader to Computer	N-L
$L_{\mathbf{p}_{1}}$	Computer to Typewriter	N-L
$L_{\mathbf{q}}$	Computer to Punch	N-L
Lo	Auxiliary Typewriter to Computer	N-L
Lr	Computer to Auxiliary Typewriter	N-L

OFF-LINE

Conditional Stop (ignore stop code) L_{S} switch

Lt	Tape Feed switch	N-L
$L_{\mathbf{x}}$	Start Read (Select Read Mo	de) switch N-L
Ly	Stop Read (Reset Read Mode) switch N-L
L_z	Single Character Mode Sele	ct switch L
$L_{\mathbf{v}}$	Reader Select	L
L_{W}	Punch Select	L
Lu	Typewriter Select	L
A2.3	PUNCH & READER CONTROL FUNCTIONS	- Sect. A2.6, page A2-10
Qr	Reader Select FF	Indicate that a device is active
$Q_{\mathbf{p}}$	Punch Select FF	On-Line.
o _p	Output FF	Activates punch clutch and indicates that a punching cycle is incomplete.
Ln	Reader Select Sw.	Enables a device for On-Line operation.
$L_{\mathbf{q}}$	Punch Select Sw.	
L _v	Reader Manual Operation Sw.	Indicate and enable a device for Off-Line operation (switches activate relays W & X)
$L_{\mathbf{w}}$	Punch Manual Operation Sw.	
^T 1 →	Tape Holes 1, through \(\mathbb{Y} \)	Holes in tape at reader brushes.

A2.4 TYPEWRITER CONTROL FUNCTIONS - Sect. A2.7, page A2-11 Typewriter-input Select FF Indicate that the typewriter is active Q_{i} On-Line. Typewriter-output Select FF Q_{O} Enables typewriter for On-Line opera-Typewriter-input Select Sw. $L_{\mathbf{m}}$ tion. Typewriter-output Select Sw. L_{O} Indicates and enables the typewriter Typewriter Manual Operation Sw. Lu for Off-Line operation. Initiates and indicates execution of Typewriter-output FF o_t typing cycle. ${ m N_{46}}$ Key to Platen "sampling" Indicates that a character is being presented by the typewriter (input). signal

A2.5 SYSTEM CONTROL FUNCTIONS—LOGIC EQUATIONS

A2.5.1 ON-LINE FUNCTIONS

A2.5.2 OFF-LINE FUNCTIONS

$$I_{m'} = I_{X} \qquad \text{Next Pogo}$$

$$I_{m'} = I_{Y} + H^{*} (\underline{H'}) \quad (L_{Z} + \underline{H}_{1} \ \underline{H}_{2} \ \underline{H}_{3} \ \underline{H}_{4} \ \underline{H}_{5} \ \underline{H}_{6}) \ \underline{L}_{S} + \underline{d} \quad L_{V} \quad (\text{leading})$$

$$A_{m'} = R_{5} \ K_{m}$$

$$A_{m'} = \underline{d} \quad H^{*} \quad (\text{trailing})$$

$$(H_{1} \rightarrow 7)' = H_{1} \rightarrow 7^{*}$$

$$(\underline{H}_{1} \rightarrow 7)' = \underline{H}'$$

$$\underline{H'} = \underline{d} \quad H^{*} \quad (\text{leading}) + \underline{b}_{T} \quad \text{Next Pogo}$$

$$G_{m} = \underline{d} \quad A_{m} \quad (\text{leading}) + L_{t}$$

$$K_{m} = I_{m} \ R_{4}$$

= \underline{L}_{x} (N₄₆ L_{u} + R_{e2} R_{e4} L_{w})

```
A2.6 PUNCH AND READER CONTROL LOGIC
                                       Pe (punch erobb) = Po/si (Revenue Tope Feed Mode)
A2.6.1 PUNCH LOGIC
                                       Pols 1' = [d/dt Op (leading)] (Prich Pur or) (Purch Trob. Civ)
     = S_1 B_1 B_4 B_5 + L_0
                                       Po/Sz' = d/dt Po/s/(trailing)
     = SU + \frac{d}{d+} (Lw) leading
Op' = (Qp Gc Lw + Gm Lw + Lt + Bu = 2 5wi) Po/sz Po/sz' = Po/sz' (13.5 ms delay)
        = + Pensis cam +) + 2p =w d/d+ Po/se (trailing) + d/d+ Pous Con
                       OD (Punch Cam 1) · (Punch Tape-Trouble Switches)
                     Reverse Tape-Feed Mode)
REVERSE TAPE FEED = (Reverse Tape-Feed Mode)
FEED-(INDEX) HOLE MAGNET = (Beverse Tope Feed Mode) (Punch can 5) Formed Tape Fee Q
CHARACTER PUNCH MAGNETS _1 \rightarrow g = e(B_1 \rightarrow g (\underline{L}_w) + H_1 \rightarrow g (\underline{L}_w))
                             R_1 = \frac{D_{unch} - Q_p}{D_p} L_w + Q_p
                             R_4 = \frac{Q_{min}}{Q_p} L_w + L_w
                                                      office Tr. Rdr.
                                             Im': Lx (Kuthr)
A2.6.2 READER LOGIC
                                              Rols1' = d/d+ Take Feed (leading)
        = S \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_n
        = S \underline{B}_6 (\underline{\Omega}_r') + \underline{d}_{d+} (L_v) leading
                                              Rr= d/d+ Ro/s1 (trailing) + d/d+ Power On
             Reader can by Qr Ac Lv
                                               K8 = d/dt Tape Feed (leading)
    -x* = T<sub>1</sub>--x (B*)
                                            H'= a/Ret H* (leading) + L+ + BM = & SW.
H_1 \longrightarrow \mathbf{x}^* = T_1 \longrightarrow \mathbf{x} \quad (H^*)
TAPE FEEDS = A OF LV + AM LV B X LV + HXLV
READER CLUTCH = Qr Reg + Lv Im
                            (Reader Tape-Trouble Switches)
```

(Reader Tape-Trouble Switches)

R3

A2.7 TYPEWRITER LOGIC

$$Q_0' = S B_2 \underline{B}_4 \underline{B}_5 + L_p$$

$$\underline{Q}_{O}'$$
 = SU + $\frac{d}{dt}$ (L_u) leading

$$O_t' = Q_O G_C L_u + G_m L_u$$

$$\underline{O}_{t}' = \underline{d}_{dt} (N_{46}) \text{ leading } + \underline{Q}_{0} \underline{L}_{u} + \underline{L}_{u} \underline{L}_{v} + \underline{Q}_{i} \underline{A}_{c} \underline{L}_{u}$$

Translator Enable = O_t

Translator Bit Drive = $B_1 \rightarrow 6$ $(\underline{L}_u) + H_1 \rightarrow 6$ (\underline{L}_u)

$$R_1 = \underline{O}_t \underline{L}_u + \underline{Q}_O \underline{L}_u$$

$$R_4 = O_t L_u + L_u$$

$$R_2 = Q_0 \underline{L}_u$$

$$Q_{i}$$
 = S $B_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_m$

$$\underline{Q}_1'$$
 = $S \underline{B}_6 (\underline{Q}_1') + \underline{d}_{dt} (L_u)$ leading

$$B* = \underline{L}_u A_c Q_i N_{46}$$

$$H^* = L_u L_v A_m N_{46}$$

$$B_1 \rightarrow 7^*$$
 = (Encoder bits: 1, 2, 4, 8, F, A, P) B*

$$H_1 \longrightarrow 7^* = (Encoder bits) H^*$$

$$R_3 = L_u Q_i N_{46}$$

$$R_5 = L_u L_v N_{46}$$

O.K. TO TYPE LIGHT =
$$\underline{L}_{u} Q_{i} K_{c} + L_{u} \underline{L}_{v} K_{m}$$

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430

:	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
A _C	Advance FF	6	
<u>A</u> c	(On-Line)	6	*
A _m	Advance FF	12	25, 46
<u>A</u> m	(Off-Line)	12	
Ap	Power Output of A _c	6	17, 25, 27, 31, 32, 42, 46
B ₁	Bit ₁ FF (On-Line)	, , , 1	3, 4, 🐼
<u>B</u> 1		1	3, 4
B_{1p}	Power Output of B ₁	1 .	8, 11, 14, 29, 42
B ₁ *	Input to B ₁	21, 26, 31, 42	1, 27
B ₂	Bit ₂ FF (On-Line)	1	3, 4 45
<u>B</u> 2		1	3, 4
B _{2p}	Power Output of B ₂	1	8, 11, 14, 29, 42
B ₂ *	Input to B ₂	21, 26, 31, 42	1, 27
В3	Bit ₃ FF (On-Line)	1	3, 4, 45
<u>B</u> 3		1	3, 4
B _{3p}	Power Output of B3	1	8, 11, 14, 29, 42
B ₃ *	Input to B ₃	21, 26, 31, 42	1, 27
B4	Bit ₄ FF (On-Line)	1	3, 4, 45
<u>B</u> 4		1	3, 4
B _{4p}	Power Output of B ₄	ĺ	8, 11, 14, 29, 42
B4*	Input to B ₄	21, 26, 31, 42	1, 27
B ₅	Bit ₅ FF (On-Line)	2	3, 4, 45
<u>B</u> 5		2	3, 4
B _{5p}	Power Output of B ₅	2	8, 11, 14, 29, 42
B ₅ *	Input to B ₅	21, 26, 31, 42	2, 27
B ₆	Bit ₆ FF (On-Line)	2	3, 4, 45
<u>B</u> 6		2	3, 4
B _{6p}	Power Output of B ₆	2	8, 11, 14, 29, 42
B ₆ *	Input to B ₆	21, 26, 31, 42	2, 27
В ₇	Bit ₇ FF (On-Line)	2	
<u>B</u> 7		2	3
B _{7p}	Power Output of B7	2	11, 42
B ₇ *	Input to B ₇	21, 26, 31, 42	2
B*	Input Sampling signal (On-Line)	21, 26, 31, 42	6, 27
<u>B</u> *		6	4, 5
<u>B</u> '	B FF reset	5	1, 2, 4
C	Copy FF	4	6
<u>c</u>		4	6

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
E	Parity Error	3	2
F	Typewriter Function Character	3	
Gc	Output Go-ahead (On-Line)	6	5
<u>G</u> c		5	22, 25, 27, 32, 42
<u>G</u> m	(Off-Line)	12	22, 25, 27, 46
н ₁	Bit ₁ FF (Off-Line)	13	9, 15
<u>H</u> 1		13	
H ₁ *	H ₁ Input	21, 26	13
н ₂	Bit ₂ FF (Off-Line)	13	9, 15
<u>H</u> 2	• • • • • • • • • • • • • • • • • • •	13	
H ₂ *	H ₂ Input	21, 26	13
Н3	Bit ₃ FF (Off-Line)	13	9, 15
<u>H</u> 3		13	
H ₃ *	H ₃ Input	21, 26	13
H ₄	Bit ₄ FF (Off-Line)	13	9, 15
<u>H</u> 4	•	13	
H ₄ *	H ₄ Input	21, 26	13
Н5	Bit ₅ FF (Off-Line)	13	9, 15
<u>H</u> 5		13	
H ₅ *	H ₅ Input	21, 26	13
н ₆	Bit ₆ FF (Off-Line)	13	9, 15
<u>H</u> 6		13	
H ₆ *	H ₆ Input	21, 26	13
н ₇	Bit ₇ FF (Off-Line)	12	9
<u>H</u> 7	'	12	
H ₇ *	H ₇ Input	21, 26	12
н*	Input Sampling Signal (Off-Line)	21, 26	12
<u>H</u> *		12	12
<u>H</u> '	H FF reset	12	12, 13
Ic	Input FF	5	
<u>I</u> c	(On-Line)	5	6
Im	Input FF	12	
<u>I</u> m	(Off-Line)	12	12, 21
Kc	OK to type (On-Line)	6	25, 31, 42
K _m	OK to type (Off-Line)	12	25
L ₁	Next Character	7	47
L ₂	Next Character	7	47

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
L ₃	Next Character	7	47
L ₄	Next Character	7	47
L ₅	Next Character	7	47
L ₆	Next Character	7	47
L ₇	Next Character	7	47
L ₈	Error Lamp	11	46
L9	Reader Tape Trouble	8	46
L ₁₀	Punch Tape Trouble	9	46
L _{b-3}	Single	47	5
L _{b-4}	Character	3	47
L _{b-5}	Input Mode	47	5
L _{b-7}	Switch	4	47
L _{b-8}	Signa1s	5	47
L _{c-13}	Parity Monitor Reset	3	47
L _{d-3}	Parity Monitor Inhibit	3	6, 47
L _{d-6}	Switch Signals	3	5, 47
L _{e-1}	Master Reset	47	1, 2
L _{e-4}	Switch Signals	5	47
L _{f-1}	Input Duplicator Reset SW	4	47
L _{f-13}	Input Duplicator Reset Lamp	6	47
L _{g-1}	Input Duplicator Set Switch	1	47
L _{g-13}	Input Duplicator Set Lamp	6	47
L _{h-1}	Start Read Sw. Signal	47	5
L _{i-1}	Stop Read Sw. Signal	47	5
	Start compute Sw. Signal	47	5
L_{j-1} L_{m-1}	TW to comp. Switch Signal	46	14
L _{m-13}	TW to comp. Lamp	17	
	Aux TW to comp. SW Signal	46	46
L ₀₋₁	Aux TW to comp. Lamp	32	29
L ₀ -13	Comp. to TW Sw. Signal	46	46
L _{p-1} L _{p-13}	Comp. to TW Lamp	17	17
	Comp. to Punch Sw. Signal	46	46
L _{q-1}	Comp. to Punch Lamp	111	11
L _{q-13}		46	46
L _{r-12}			32
L _{r-13}	Comp. to Aux. TW Lamp	32	46
L _{s-2}	Conditional Stop Sw. Signal		46
L _{s-3}	Conditional Stop Sw. Signal	46	12

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
L _{t-2}	Tape Feed Sw. Signal	46	12
L _{u-3}	TW Select Sw. Signal	46	17
L_{u-4}	TW Select Sw. Signal	46	25, 26
L _{v-3}	TW Output Enable	46	17, 25
L _{v-4}	Reader Select Sw. Signal	46	21
L _{v-8}	Reader Select Sw. Signal	46	8
L _{w-1}	Punch Select Sw. Signal	46	22
L _{x-1}	Start Read (Off-Line) Sw. Signal	46	12
L_{y-1}	Stop Read (Off-Line) Sw. Signal	46	12
<u>M</u>	Single-Char. Mode 1 Shot Signal	4	47
N _a		49	43, 44, 46, 50
Nb		49	46
N _C		49	47
N _d	Misc. Lamp Voltages	49	47
Nе		49	46
Nf		49	43, 44, 50
Ng			
N ₁	Off-Line Start Signal	13	46
N_2	Punch fwd. Tape-feed Sol.	49	50
N ₃	Signal to Aux TW from B _{lp}	30	29
N ₄	Index Punch Sol.	49	50
N ₅	Reverse Tape-feed Sol.	49	50
N ₆	Tape-Backspace Relay Sol	49	14
N ₇	Prime TW Soft KP Echo	44	17
N8	Reader Cam 1	50	7
Ng	Reader B*, H* 1-shot	7	50
N ₁₀	TO Reader cam 1	8	50
N ₁₁	 TO Reader cam 1	50	8
N ₁₂	Reader cam 3	50	8
N ₁₃	Reader Primary and Second- ary Tape-feed Solenoid	8	50
N ₁₄	Reader Clutch Solenoid	8	50
N ₁₅	TO Reader cam 2	50	8
N ₁₆	Reader Tape Trouble	50	8
N ₁₇	TO Punch cam 4	50	9
N ₁₈	Punch Clutch Solenoid	9	49, 50

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
N ₁₉	Punch Tape Trouble	50	9
N ₂₀	TO Punch cam 1	9	50
N ₂₁	Punch cam 1	50	9
N ₂₂	Punch cam 2	50	10
N ₂₃	Punch Solenoid 1	10	50
N ₂₄	Punch Solenoid 2	10	50
N ₂₅	Punch Solenoid 3	10	50
N ₂₆	Punch Solenoid 4	10	50
N ₂₇	Punch Solenoid 5	10	50
N ₂₈	Punch Solenoid 6	10	50
N ₂₉	Punch Solenoid 7	10	50
N ₃₀	Punch cam 3	50	10
N ₃₁	To Selection Monitor	21, 22, 25, 28	11
1,31	Resistor and Lamp	21, 22, 23, 20	
N ₃₂	For Tape-Backspace	22	25
	ry Typewriter Signals		
N33	Translator "1" Drive	15	44
N34	Translator "2" Drive	15	44
N ₃₅	Translator "4" Drive	15	44
N ₃₆	Translator "8" Drive	15	44
N ₃₇	Translator "F" Drive	15	44
N ₃₈	Translator "A" Drive	15	44
N39	Encoder Output "1"	16	44
N ₄₀	Encoder Output "2"	16	44
N ₄₁	Encoder Output "4"	16	44
N ₄₂	Encoder Output "8"	16	44
N ₄₃	Encoder Output "F"	16	44
N44	Encoder Output "A"	16	44
N45	Encoder Output "P"	16	44
N46	Key at Platen (KP)	44	16
N ₄₇	O.K. to Type Lamp	16	44
	iary Typewriter Signals		
N ₄₈	Signal from B _{2p}	30	29
N ₄₉	Signal from B _{3p}	30	29
N ₅₀	Signal from B _{4p}	30	29
N ₅₁	Signal from B _{5p}	30	29
N ₅₂	Signal from B _{6p}	30	
N52 N53	Translator "1" Drive	30	29
	Translator "2" Drive		43
N ₅₄	I I anstator "2" Drive	30	43

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
N ₅₆	Translator "8" Drive	30	43
N ₅₇	Translator "F" Drive	30	43
N ₅₈	Translator "A" Drive	30	43
N ₅₉	Encoder Output "1"	31	43
N ₆₀	Encoder Output "2"	31	43
N ₆₁	Encoder Output "4"	31	43
N ₆₂	Encoder Output "8"	31	43
N ₆₃	Encoder Output "F"	31	43
N ₆₄	Encoder Output "A"	31	43
N _{6.5}	Encoder Output "P"	31	43
N ₆₆	Key at Platen (KP)	43	31
N ₆₇	O.K. to type Lamp	31	43
N ₆₈	B*, H* 1-Shot	31	
N69	"Soft" KP Echo	43	32
N ₇₀	Prime TW B*, H* 1-Shot	16	
Op	Punch Output FF	9	50
<u>0</u> p		9	
o _t	Typewriter Output FF	17	44
<u>o</u> t		17	
o _x	Aux TW Output FF	32	43
<u>0</u> x		32	•
Comput	er Print Signals		
<u>P</u> o	Non-Selection Printout	45	5, 6
P ₂₀	P ₂	45	2
P ₃₀	P ₃	45	2
P40	P ₄	45	1
P50	P ₅	45	1
P ₆₀	P ₆	45	1
P ₇₀	P_7	45	1
Qi	Typewriter input	14	17, 25
<u>Qi</u>	Select FF	14	16
Q _o	Typewriter Output	17	
<u>Q</u> 0	Select FF	17	25
Qo'		14	17
Q _p	Punch Select FF	. 11	
<u>Q</u> p		11	22
Qr	Reader Select FF	8	21
<u>Q</u> r		8	21

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
$Q_{\mathbf{y}}$	Aux. TW Input	29	31, 32
Qy	Select FF	29	31
Q_z	Aux. TW Output	32	
Q_z	Select FF	32	32
Qz'	·	29	32
<u>R</u> 1	Output Device non-ready	32	6, 22, 25, 27, 42
<u>r</u> 1	(On-Line)	42	6
R ₂	Oxitout, Device Selection	42	5, 22, 25, 32
r ₂	Ready (On-Line)	42	5
R ₃	Input Device Ready	42	6, 21, 25, 31
r ₃		42	6
<u>R</u> 4	Output Device non-ready (Off-Line)	22, 25	12, 28
R ₅	Input Device Ready (Off- Line)	21, 25	12, 28, 46
S	Select	5	4, 8, 11, 14, 17, 29, 32, 42
T_1	Tape Holes	50	7
т2	Tape Holes	50	7
Т3	Tape Holes	50	7
T ₄	Tape Holes	50	7
T ₅	Tape Holes	50	7
т ₆	Tape Holes	50	7
T ₇	Tape Holes	50	7.
Ū	Unselect	4	11, 17, 32, 42
Typew	riter On-Off Line Relay V _I		
v _{1b}	B* or H*	16	26
v _{2b}	B ₁ * or H ₁ *	16	26
V _{3b}	B ₂ * or H ₂ *	16	26
V _{4b}	B3* or H3*	16	26
v _{5b}	B ₄ * or H ₄ *	16	26
V _{6b}	B ₅ * or H ₅ *	16	26
V7b	B ₆ * or H ₆ *	16	26
v _{8b}	B ₇ * or H ₇ *	16	26
V9a	Signal from H ₁	15	26
v _{9b}	Signal to Translator "1" Drivers	26	15
v _{9c}	Signal from B _{1D}	14	26
V _{10a}	From H ₂	15	26
V _{10b}	To Translator "2" Drivers	26	15
i TOD		1	1

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
V _{11a}	From H ₃	15	26
V _{11b}	To Translator "4" Drivers	26	15
V _{11c}	From B _{3p}	14	26
V _{12a}	From H ₄	15	26
V _{12b}	To Translator "8" Drivers	26	15
V _{12c}	From B _{4p}	14	26
V _{13a}	From H ₅	15	26
V _{13b}	To Translator "F" Drivers	26	15
V _{13c}	From B _{5p}	15	26
V _{14a}	From H ₆	15	26
V _{14b}	To Translator "A" Drivers	26	15
V _{14c}	From B _{6p}	14	26
	iter On-Off Line Relay VII		
v _{1y}	For Selection Monitor Light	17	25
V _{2y}	<u>R</u> 1 or <u>R</u> 4	17	25
V _{3y}	$\frac{R_1}{R_1}$ or $\frac{R_2}{R_2}$	17	25
V _{4y}	Resets O _t FF with Q_0 (On-Line)	25	17
V _{5y}	G _c or G _m	25	17
V _{6x}	Reset for Q _i and Q _o	25	14, 17
V _{6z}	Ground Signal for gating R_3 and N_{70}	25	16
v _{7y}	R ₃ or R ₅	25	16
v _{8y}	A _D or A _m	25	16
V _{9y}	K _c or K _m	25	16
v _{10y}	Q _i or L _{u-3} (inhibits Type- out during Type-input)	25	16
V _{11y}	For Tape-Backspace	14	9, 25
	Relays (On-Off Line)		
W _{2-a}	Pull Negative Resistor	7	21
W _{2-b}	Q _i or Negative	21	8
W _{3-b}	R ₃ or R ₅	21	50
W _{4-b}	Qr or Im	21	8
W5-b	Selection Monitor Light	8	21
W _{6-b}	B ₁ * or H ₁ *	21	7
w _{7−b}	B ₂ * or H ₂ *	21	7
W _{8-b}	B ₃ * or H ₃ *	21	7
W _{9-b}	B ₄ * or H ₄ *	21	7
W _{10-b}	B5* or H5*	21	7
- TO-0	1	l	İ

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

S	SIGNAL	CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON
W _{12-b}	B ₇ * or H ₇ *	21	7
₩ _{13-b}	B* or H*	21	7
W _{14-b}	Q _i reset	21	8, 12
Punch C	On-Off Line Relays		
X _{1-b}	For Selection Monitor	11	22
х _{2-в}	For Tape-Backspace	22	44
х _{3-b}	For Q _p reset	22	11
X _{4-a}	Signal From H ₁	9	22
х _{4-в}	To Solenoid "1" Driver	22	10
X _{4-c}	Signal From B _{lp}	11	22
Х _{5-а}	From H ₂	9	22
Х _{5-b}	To Solenoid "2" Driver	22	10
Х _{5-с}	From B _{2p}	11	22
Х _{6-а}	From H ₃	9	22
х _{6-b}	To Solenoid "3" Driver	22	10
X _{6-с}	From B _{3p}	11	22
X _{7-a}	From H ₄	9	22
Х _{7-b}	To Solenoid "4" Driver	22	10
X _{7-с}	From B _{4p}	11	22
x _{8-a}	From H ₅	9	22
x _{8-b}	To Solenoid "5" Driver	22	10
х _{8-с}	From B _{5p}	11	22
X _{9-a}	From H ₆	9	22
Х9-ь	To Solenoid "6" Driver	22	10
х _{9-с}	From B _{6p}	11	22
X _{10-a}	From H ₇	9	22
х _{10-ь}	To Solenoid "7" Driver	22	10
X _{10-с}	From B _{7p}	41	22
x _{11-b}	Gc or Gm	22	9
x _{12-b}	O_p reset (from Q_p)	22	9
Х _{13-b}	\underline{R}_1 or \underline{R}_4	22	10
Х _{14-b}	$\underline{\mathtt{R}}_1$ or \mathtt{R}_2	11	22
	s From Computer		
Yi	Non (Start Input)	45	5
Yo	Start Output	2	1, 2, 6
<u>Y</u> o	-	45	2, 5
	s To Computer		
z _b	Begin Input	5, 47	(43)
z _i	Input Enable	6, 47	45
⁻ 1		<u> </u>	

TABLE A2-1

LOCATION OF SIGNALS WITHIN RPC-4430 (Cont.)

SIGNAL		CARD (OR CONNECTORS) OF ORIGIN	CARD(S) (OR CONNECTORS) USED ON	
Z _o	Output Enable Non-Readiness Query	5	(45) (45)	
Zq Zr	Ready Synchronism	6	47	
Z _r Z _s	Start Signal	6 5	5 45	

APPENDIX 3

RPC-4000 SYSTEM SCHEMATICS

PART I - CENTRAL COMPUTER


DRAWING NO.		PAGE
1	Power Control	A3-7
2	Clock Signals	A3-9
3	Timing Tracks	A3-11
4	Digital Display	A3-13
5	Circulating Lines	A3-15
6	Head Matrix Selection	A3-17
7	Inverter Card	A3-19
8 .	Q_1 , Q_2 , Q_3 , Q_4 , Q_5 Flip-Flops	A3-20
9	P ₁ , P ₂ , P ₃ , P ₄ , P ₅ , P ₆ , P ₇ Flip-Flops	A3-21
10	M, N, B, K, A, F, G, H Signals	A3-23
PART II - I	NPUT-OUTPUT (ON-LINE)	
11	Parity Check and Code Delete	A3-27
12	Setting B Flip-Flops	A 3 -29
13	B' and B* Signals	A3-31
14	z_b , z_i , z_o , z_s , z_r , z_r , z_q - Signals to Computer	A3-33
15	Single Character Mode	A3-35
16	S - Selection Signal	A3-37
17	R ₁ , R ₂ , R ₃ - Input-Output Device Ready	A3-39
18	U - Unselect Signal (Master Reset)	A3-41
19	G _C - Go Ahead Signal	A3-43
20	Tape Feed Character Recognition	A 3 -45
21	Stop Code - Start Signal	A3-47
PART III -	INPUT-OUTPUT (OFF-LINE)	
22	Reader Select	A 3- 51
23	Punch Select	A3-53
24	Typewriter Select - Punch Select	A 3- 55
25	Typewriter/Punch Select	A3-57
26	Typewriter Key-To-Encoder Flow Diagram	A3-59
27	Typewriter Translator Card	A3-61
28	Off-Line Reader Select, Punch-Typewriter Select Flow Diagram	A3-63
PART IV - S	IMPLIFIED SYSTEM SCHEMATICS - RPC-4500	
29	4010 Signals	A3-67
3 0	$S = P_0 (\underline{B'}) Y_0 + L_e$	A3-68

PART IV (Cont.)

DRAWING NO.		PAGE
31	$Q_r' = \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_n$	A3-69
32	Reader Select Timing Waveforms Y_O (Logic Bd.), \underline{Y}_O (Amp Card), Y_O (4430), \underline{B}' , S, B_{1-2} , B_{4-6} , Q_r	A3-70
33	Reader Clutch = Q_r Re-3	A3-71
34	$A_c' = I_c Z_q$ $Z_q = Z_r R_3$ $R_3 = Q_r L_v (R.T.T.S.)$ (Re-2 Re-4)	A3-72
35	Reader Tape Feed = $A_C Q_r L_V +$	A3-73
36	$B_{1-7}^* = T_{1-7} (B^*)$	A3-74
37	$z_r = R_1 \underline{L}_h (\underline{E} + L_d)$ $R_1 = (PU-3) \underline{O}_p \underline{L}_w (\underline{O}_t \underline{L}_u)$	A 3- 75
38	$Z_b = B* (\underline{B'}) \left[L_b (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6) \underline{F} \right]$	A3-76
39	$Z_s = (L_d + \underline{E}) \left[\underline{L}_b \ \underline{B}_1 \ \underline{B}_2 \ \underline{B}_3 \ \underline{B}_4 \ \underline{B}_5 \ \underline{B}_6 \ \underline{(\underline{B}')} \ \underline{B}^* + L_b \ \underline{M} \right] + L_j$	A3-77
40	$Q_p' = S B_1 \underline{B}_4 \underline{B}_5 + L_q$	A3-78
41	$O_p' = Q_p G_c \underline{L}_w + \dots G_c = Y_o P_o$	A 3- 79
42	Punch Forward = O_p (PU-1) (P.T.T.S.) (R.T.F.M.) Punch Clutch = O_p (PU-1) (P.T.T.S.)	A3-80
43	Punch Magnets = Pch Cam 2 $(B_{1-7} L_w + H_{1-7} L_w)$ Index Magnet = $(\underline{R.T.F.M.})$ Pch Cam 5	A3-81
44	$R_{1} = (PU-3 \underline{O}_{p} \underline{L}_{w} + \underline{Q}_{p} L_{w}) (\underline{O}_{t} \underline{L}_{u} + \underline{Q}_{o} L_{u})$ $R_{2} = Q_{p} \underline{L}_{w} = Q_{o} \underline{L}_{u}$ $R_{4} = (PU-3 \underline{O}_{p} L_{w} + \underline{L}_{w}) (\underline{O}_{t} L_{u} + \underline{L}_{u})$	A3-82
45	$Z_{O} = Z_{r} (R_{2} + P_{O})$	A3-83
46	$O_{p}' = PU-4 + Q_{p} LW$	A3-84
47	$Q_i' = S B_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_m$	A3-85
48	$K_c = Z_r I_c$	A 3- 86
49	OK to Type = $\underline{L}_u Q_i K_c + L_u \underline{L}_v K_m$	A3-87
50	$B^* = N_{46} \underline{L}_u Q_i A_c \qquad B_{1-7}^* = (Encoder Bits 1-7) B^*$	A3-88
51	$Q_0 = S B_2 \underline{B}_4 \underline{B}_5 + L_p$	A 3 -89
52	Translator Bit Drive = $B_{1-6} \underline{L}_u + H_{1-6} L_u$	A3-90

PART IV (Cont.)

DRAWING NO.		PAGE
53	$O_t' = G_c \underline{L}_u \qquad G_c = Y_o P_o$ $O_t' = \frac{d}{dt} (N-46) LEADING$	A3-91
54	$K_m = I_m R_4$ $R_4 = (PU-3 \underline{O}_p L_w + \underline{L}_w)(\underline{O}_t L_u + \underline{L}_u)$	A3-92
55	$A_{m}' = K_{m} R_{5}$	A 3- 93
56	$R_3 = (Re-2 Re-4) Q_r L_V (R.T.T.S.) + L_U Q_i N-46$ $R_5 = (Re-2 Re-4) L_V (R.T.T.S.) + L_U L_V N-46$	A3-94




POWER CONTROL


DRAWING 1


Α3

CLOCK GENERATOR POSITION 42 CLOCK READ AMPLIFIER POSITION 41 Q2 50 mv MIN SINUSOIDAL SIGNAL 2048 PULSES DRUM REV. Qз


CLOCK SIGNALS









DRAWING 5 A3-15




LOGIC LOGIC INVERTER CARD BOARD BOARD POSITION 38 II p56 p 45 I I2 k57 u 44 12' <u>s</u> b 35 y 70 <u>†6</u> J J 81 121 † 6' Suffractors 16 f 79 12 **XX37** I XX3I HORIZONTAL CARD POSITION 19

INVERTER CARD








APPENDIX 3


RPC-4000 SYSTEM SCHEMATICS

PART II


CENTRAL COMPUTER


INPUT-OUTPUT (ON-LINE)








A3-29
























DRAWING 21

APPENDIX 3 RPC-4000 SYSTEM SCHEMATICS


PART III
INPUT-OUTPUT (OFF-LINE)




READER SELECT

DRAWING 22


A3-51




DRAWING 23





TYPEWRITER SELECT - PUNCH SELECT DRAWING 24 A3-55



DRAWLING 25 A3-57









APPENDIX 3

RPC-4000 SYSTEM SCHEMATICS


PART IV

SIMPLIFIED SYSTEM SCHEMATICS - RPC-4500







 $S = P_O (\underline{B'}) Y_O + L_e$




 $Q_r' = \underline{B}_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_n$




READER SELECT TIMING WAVEFORMS




 $A_c' = I_c Z_q$ $Z_q = Z_r R_3$ $R_3 = Q_r \underline{L}_v (\underline{R.T.T.S.})$ (Re-2 Re-4)




READER TAPE FEED = $A_c Q_r L_v + . . .$




 $B_{1-7}^* = T_{1-7} (B^*)$




$$z_r = R_1 \underline{L}_h (\underline{E} + L_d)$$
 $R_1 = (PU-3) \underline{O}_p \underline{L}_w (\underline{O}_t \underline{L}_u)$




$$Z_b = B* (\underline{B'}) \left[L_b (\underline{B}_1 + \underline{B}_2 + \underline{B}_3 + \underline{B}_4 + \underline{B}_5 + \underline{B}_6) \underline{F} \right]$$




$$z_s = (L_d + \underline{E}) \left[\underline{L}_b \ \underline{B}_1 \ \underline{B}_2 \ \underline{B}_3 \ \underline{B}_4 \ \underline{B}_5 \ \underline{B}_6 \ \underline{(\underline{B'})} \ \underline{B*} + L_b \ \underline{M} \right] + L_j$$




 $Q_p' = S B_1 \underline{B}_4 \underline{B}_5 + L_q$




$$O_p' = Q_p G_c \underline{L}_w + \dots G_c = Y_O P_O$$




PUNCH FORWARD = O_p (PU-1)(P.T.T.S.)(R.T.F.M.) PUNCH CLUTCH = O_p (PU-1)(P.T.T.S.)




PUNCH MAGNETS = PCH CAM 2 $(B_{1-7} \underline{L}_w + H_{1-7} L_w)$ INDEX MAGNET = $(\underline{R}.T.F.M.)$ PCH CAM 5




$$\begin{array}{l} R_1 = (PU-3 \ \underline{O}_p \ \underline{L}_w + \underline{Q}_p \ L_w)(\underline{O}_t \ \underline{L}_u + \underline{Q}_o \ L_u) \\ \\ R_2 = Q_p \ \underline{L}_w = Q_o \ \underline{L}_u & R_4 = (PU-3 \ \underline{O}_p \ L_w + \underline{L}_w)(\underline{O}_t \ L_u + \underline{L}_u) \end{array}$$




$$z_o = z_r (R_2 + P_o)$$




$$O_{p}' = PU-4 + \underline{Q}_{p} \underline{LW}$$




 $Q_i' = S B_3 \underline{B}_4 \underline{B}_5 \underline{B}_6 + L_m$



 $K_c = Z_r I_c$




OK TO TYPE = \underline{L}_u Q_i K_C + L_u \underline{L}_v K_m




 $B* = N_{46} \underline{L}_u Q_i A_c$


 $B*_{1-7} = (Encoder Bits 1-7) B*$




$$Q_0 = S B_2 \underline{B}_4 \underline{B}_5 + L_p$$




TRANSLATOR BIT DRIVE = $B_{1-6} \stackrel{L}{\underline{L}}_u + H_{1-6} \stackrel{L}{\underline{L}}_u$




$$O_t' = G_c \underline{L}_u$$
 $G_c = Y_O P_O$ $\underline{O}_t' = \underline{d}_{dt}$ (N-46) LEADING



$$K_m = I_m R_4$$
 $R_4 = (PU-3 \underline{O}_p L_w + \underline{L}_w)(\underline{O}_t L_u + \underline{L}_u)$



$$A_m' = K_m R_5$$



$$R_3 = (Re-2 Re-4) Q_r L_v (R.T.T.S.) + L_u Q_i N-46$$


 $R_5 = (Re-2 Re-4) L_v (R.T.T.S.) + L_u L_v N-46$


APPENDIX 4


RPC-4010 CENTRAL COMPUTER SCHEMATICS


DRAWING NO.		PAGE
1	Record Amplifier	A4-5
2	Read Amplifier - Recirculating Lines	A4-7
3	Read Amplifier - Recirculating Lines, serial numbers 61 and above	A4-9
4	Main Memory Head Matrix	A4-11
5	Main Memory Row Driver	A4-12
6	Main Memory Column Driver	A4-13
7	W Flip-Flop	A4-14
8	V _r Flip-Flop	A4-15
9	Read Amplifier - Main Memory	A4-16
10	Read Amplifier - Main Memory, serial numbers 61 and above	A4-17
11	Read Amplifier - Clock	A4-19
12	Read Amplifier - Clock, serial numbers 61 and above	A4-21
13	Clock Generator	A4-23
14	Horizontal Drive Card	A4-24
15	Vertical Drive Card	A4-25
16	Amplifier Card	A4-27
17	Inverter Card	A4-29
18	Triple Flip-Flop	A4-30
19	Power Distribution	A4-31
20	Power Supply	A4-33
21	Power Supply, serial numbers 61 and above	A4-35
22	Power Supply 4430	A4-37
23	Power Control	A4-39
2.4	Control Panol	A 4 - 4 1








































































1. SCHEMATIC REFERENCE: FOWER EQUIPMENT CO. GOLON PLANT-GALION, OHIO
NOTES:





APPENDIX 5

RPC-4500 TYPEWRITER AND READER-PUNCH SCHEMATICS

DRAWING NO.		PAGE
	Preface	A5-5
	RPC-4430 Card Identification Chart	A5-6
	Card No. 1 - Connector Chart	A5-8
1	Card No. 1 - System Control (On-Line)	A5-9
	Card No. 2 - Connector Chart	A5-10
2	Card No. 2 - System Control (On-Line)	A5-11
	Card No. 3 - Connector Chart	A5-12
3	Card No. 3 - System Control (On-Line)	A5-13
	Card No. 4 - Connector Chart	A5-14
4	Card No. 4 - System Control (On-Line)	A5-15
	Card No. 5 - Connector Chart	A5-16
5	Card No. 5 - System Control (On-Line)	A5-17
	Card No. 6 - Connector Chart	A5-18
6	Card No. 6 - System Control (On-Line)	A5-19
	Card No. 7 - Connector Chart	A5-20
7	Card No. 7 - Reader Control	A5-21
	Card No. 8 - Connector Chart	A5-22
8	Card No. 8 - Reader Control	A5-23
	Card No. 9 - Connector Chart	A5-24
9	Card No. 9 - Punch Control	A5-25
	Card No. 10 - Connector Chart	A5-26
10	Card No. 10 - Punch Control	A5-27
	Card No. 11 - Connector Chart	A5-28
11	Card No. 11 - Punch Control	A5-29
	Card No. 12 - Connector Chart	A5-30
12	Card No. 12 - System Control (Off-Line)	A5-31
	Card No. 13 - Connector Chart	A5-32
13	Card No. 13 - System Control (Off-Line)	A5-3 3
	Card No. 14 - Connector Chart	A5-34
14	Card No. 14 - Typewriter Control	A5-35
	Card No. 15 - Connector Chart	A5-36
15	Card No. 15 - Typewriter Control	A5-37
	Card No. 16 - Connector Chart	A5-38
16	Card No. 16 - Typewriter Control	A5-39
	Card No. 17 - Connector Chart	A5-40

APPENDIX 5 (Cont.)

DRAWING NO.		PAGE
17	Card No. 17 - Typewriter Control	A5-41
	Relay Board W - Relay Location Diagram	A5-43
	Relay Board W - Connector Chart	A5-44
18	Relay Board W	A5-47
	Relay Board X - Relay Location Diagram	A5-49
	Relay Board X - Connector Chart	A5-50
19	Relay Board X	A5-53
	Relay Board V2 - Relay Location Diagram	A5-55
	Relay Board V2 - Connector Chart	A5-56
20	Relay Board V ₂	A5-59
	Relay Board V_1 - Relay Location Diagram	A5-61
	Relay Board V ₁ - Connector Chart	A5-62
21	Relay Board V ₁	A5-65
	Buss Circuits - Connector Chart	A5-67
22	Control Panel (Right)	A5-69
23	Control Panel (Left)	A5-71
24	Power Control Chassis	A5-73

APPENDIX 5 RPC-4500 - TYPEWRITER AND READER/PUNCH SCHEMATICS

PREFACE--Preceding each of the RPC-4430 schematic drawings (Card numbers 1 through 17) on the following pages is a Connector Chart that indicates the interconnecting wiring throughout the system. Each chart contains the following data:

- 1. Connector pin numbers in top to bottom order.
- 2. Signal identification for each pin.
- 3. Connector symbol and pin designation for all interconnecting circuit points.
- 4. System symbol for interconnecting points.

Following the schematic drawings for cards 1 through 17 is a group of schematics for the relay boards in the 4430. Each of these schematics is preceded by a Relay Location Chart in addition to a Connector Chart. These connector charts show:

- 1. Contact number: these correspond to contact numbers on the relay board schematic.
- 2. Contact state:

NO= normally open = on-line
NC= normally closed = off-line
OS= operating strap

3. The switch point: shows connector pin designation of associated points, i.e., NO or NC is followed by its OS, and an OS is followed by both its NO and NC contacts.

Finally, following the schematic for Relay Board V_1 is a Connector Chart for junction strips J27 and J28 and some miscellaneous signals having many tie points. This Buss Circuit Connector Chart shows the signals in order by symbol.


The table on the following page shows the abbreviations for system or unit nomenclature.

J1	CONNECTOR NUMBER	SYMBOL	SYSTEM OR UNIT NAME	
J9 - J11 PC PUNCH CONTROL J12 - J13 FSC OFF-LINE SYSTEM CONTROL J14 - J17 T/WC T/W CONTROL J21 WR W RELAY CARD - READER J22 XP X'RELAY CARD - PUNCH J25 V2 T/W V2 RELAY CARD - T/W J26 V1 T/W V1 RELAY CARD - T/W J27 - J28 JUNC JUNCTION CARD J29 - J32 A T/W C AUXILIARY T/W CONTROL J42 ND NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J1 - J6	NSC	ON-LINE SYSTEM CONTROL	
J12 - J13	J7 - J8	RC	READER CONTROL	
J14 - J17 T/WC T/W CONTROL J21 WR W RELAY CARD - READER J22 XP X RELAY CARD - PUNCH J25 V2 T/W V2 RELAY CARD - T/W J26 V1 T/W V1 RELAY CARD - T/W J27 - J28 JUNC JUNCTION CARD J29 - J32 A T/W C AUXILIARY T/W CONTROL J42 ND NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J9 - J11	PC	PUNCH CONTROL	
J21 WR W RELAY CARD - READER J22 XP X RELAY CARD - PUNCH J25 V2 T/W V2 RELAY CARD - T/W J26 V1 T/W V1 RELAY CARD - T/W J27 - J28 JUNC JUNCTION CARD J29 - J32 A T/W C AUXILIARY T/W CONTROL J42 ND NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J12 - J13	FSC	OFF-LINE SYSTEM CONTROL	and the second s
J22 XP X RELAY CARD - PUNCH J25 V2 T/W V2 RELAY CARD - T/W J26 V1 T/W V1 RELAY CARD - T/W J27 - J28 JUNC JUNCTION CARD J29 - J32 A T/W C AUXILIARY T/W CONTROL J42 ND NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J14 - J17	T/WC	T/W CONTROL	
J25 V2 T/W V2 RELAY CARD - T/W J26 V1 T/W V1 RELAY CARD - T/W J27 - J28 JUNC JUNCTION CARD J29 - J32 A T/W C AUXILIARY T/W CONTROL J42 ND NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J21	WR	W RELAY CARD - READER	
J26 V1 T/W V1 RELAY CARD - T/W J27 - J28 JUNC JUNCTION CARD J29 - J32 A T/W C AUXILIARY T/W CONTROL J42 ND NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J22	XP	X RELAY CARD - PUNCH	
J27 - J28 JUNC JUNCTION CARD J29 - J32 A T/W C AUXILIARY T/W CONTROL J42 ND NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47	J25	V ₂ T/W	V ₂ RELAY CARD - T/W	
J29 - J32 A T/W C AUXILIARY T/W CONTROL NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J26	V ₁ T/W	V ₁ RELAY CARD - T/W	
J42 ND NEXT DEVICE J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J27 - J28	JUNC	JUNCTION CARD	
J43 A T/W U AUXILIARY T/W UNIT J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J29 - J32	A T/W C	AUXILIARY T/W CONTROL	
J44 T/W U T/W UNIT J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J42	ND	NEXT DEVICE	
J45 COMP COMPUTER (4010) J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J43	A T/W U	AUXILIARY T/W UNIT	
J46 ACP L.H. CONTROL PANEL J47 PCP R.H. CONTROL PANEL	J44	T/W U	T/W UNIT	•
J47 PCP R.H. CONTROL PANEL	J45	COMP	COMPUTER (4010)	
	J46	ACP	L.H. CONTROL PANEL	
	J47	PCP	R.H. CONTROL PANEL	
P49 PCU POWER CONTROL UNIT	P49	PCU	POWER CONTROL UNIT	

J1 (NSC) CARD 1 ON-LINE SYSTEM CONTROL

<u> </u>														-
PIN	LOGIC TERM	TIE PO	INTS				-	-						·
A	-24c	POWER						1						
В	B ₁ (J45-F	COMP	Ј3-с	NSC	J4-U	NSC							
c		White and the state of the stat												
D	B ₂ (J45-E	COMP	Ј3-е	NSC	J4-V	NSC							
E	P70 <	J45-T	COMP		-	,					·			
F	Yo	J2-M	NSC	J6-T	NSC									
Н	В3 (J45-D	COMP	J3-E	NSC	J4-e	NSC							
J	P ₅₀	(J45-R	COMP											
K	P ₆₀	J45-S	COMP											,
L	B3*	J27-V	JUNC	J27-U	JUNC	J21-f2	WR	J26-U2	V ₁ T/W	J31-L	AT/WC	J42-D	ND	
М	B ₂ *	J27-S	JUNC	J27-T	JUNC	J21-f1	WR	J26-Y2	V ₁ T/W	J31-H	AT/WC	J42-C	ND	
N	B ₁ *	J27-P	JUNC	J27-R	JUNC	J21-M2	WR	J26-Z2	V ₁ T/W	J31-J	AT/WC	J42-B	ND	
P	GND													
R	_				:									
S	P ₄₀ (J45-P)	COMP											
T	B ₄ *	J27-W	JUNC	J27-X	JUNC	J21-A1	WR	J26-V2	V ₁ T/W	J31-E	AT/WC	J42-F	ND	
U	- P		COMP	70.0	vaa	74.0	waa							
V	B4 (J45-C)	COMP NSC	J3-C	NSC NSC	J4-S	NSC							
W	<u>B</u> 3	J3-b J3-d	NSC	J4-Y J4-W	NSC									
Y	<u>B</u> 2	J3-f	NSC	J4-X	NSC	•					-			
Z	<u>B</u> 1	J3-Z	NSC	J4-Z	NSC				ļ		, i			
a	L _{e1}	J47-k	PCP	J2-L	NSC									
b	B _{1p}	J42-f	ND	J8-D	RC	J11-Z	PC	J14-N	T/WC	J29-N	AT/WC			
С	B _{2p}	J42-j	ND	J8-F	RC	J11-Y	PC	J14-T	T/WC	J29-T	AT/WC			
d	B _{3p}	J42-k	ND	Ј8-Н	RC	J11-U	PC	J14-U	T/WC	J29-U	AT/WC			
e	B _{4p}	J42-n	ND	J8-J	RC	J11-X	PC	J14-M	T/WC	J29-M	AT/WC			
f	<u>B</u> '	J2-a	NSC	J4-d	NSC	J5-b	NSC]				
h														
j														
k	+24c	POWER												






J2 (NSC) CARD 2 ON-LINE SYSTEM CONTROL


	PIN	LOGIC TERM	TIE PO	INTS		/								
	Α	-24c	POWER						4.				·	
	В						i i		,			,		
Ì	c			,										<u> </u>
	D	B ₇							ž.					
	E	<u>B</u> 7	J3-H	NSC										
	F	P ₂₀ <		СОМР					,					
1	Н	B ₆	J45-A	COMP	J3-K	NSC	J4j	NSC	·					
	J	,	Marine Control of the				_							
	ĸ	P ₃₀	(J45-N	СОМР			:							
1	L	L _{e1}	J1-a	NSC	J47-k	PCP								
	М	Yo	J1-F	NSC	J6-T	NSC								
	N		. :											1
	P	GND							-		:			
	R							·						
	s													
	т	B ₇ *	J27-c	JUNC	J27-d	JUNC	J21-Z1	WR	J26-k1	V ₁ T/W	J31-a	AT/WC	J42-L	ND
	U	B ₆ *	J27-a	JUNC	J27-b	JUNC	J21-a1	WR	J26-k2	V ₁ T/W	J31-C	AT/WC	J42-K	ND
	v	B ₅ *	J27-Y	JUNC	J27-Z	JUNC	J21-a2	WR	J26-W1	V ₁ T/W	J31-N	AT/WC	J42-H	ND
	w	<u>Y</u> o <	J45-V	СОМР	J5-a	NSC								
1	x	<u>B</u> 6	J3-V	NSC	J4-b	NSC								
	Υ, .	B ₅ (J45-B	СОМР	J3-J	NSC	J4-h	NSC						
	Z	<u>B</u> 5	J3-X	NSC	J4-a	NSC								-
	а	<u>B</u> '	J1-f	NSC	J4-d	NSC	J5-b	NSC	-					
	b	B _{7p}	J42-s	ND	J11-V	PC								
	С	B _{6p}	J42-r	ND	J8-Y	RC	J11-a	PC	J14-L	T/WC	J29-L	AT/WC		
	đ	E	J3-a	NSC										
	e	B _{5p}	J42-p	ND	J8-K	RC	J11-W	PC	J14-K	T/WC	J29-K	AT/WC		
	f													
	h								-					
	j													
	k	+24c	POWER						ŧ					






J3 (NSC) CARD 3 ON-LINE SYSTEM CONTROL

	1	(NSC)	CARD 3		.NE 3131				
P	IN	LOGIC TERM	TIE PO	INTS					
.	A	-24c	POWER						
	в								
1 .	c	B4	J1-V	NSC	J4-S	NSC	J45-C	COMP	
	D								
	E	B ₃	J1-H	NSC	J4-e	NSC (J45-D	COMP	
	F	-				\			
1	н	<u>B</u> 7	J2-E	NSC				* .	
1	J	B ₅	J2-Y	NSC	J4-h	NSC	J45-B	COMP	
	ĸ	В6	J2-H	NSC	J4-j	NSC	J45-A	COMP	
:	l		1						
1	м								
	N								
	P	GND							
	R								
	s								
	т	L _{b-4}	J47-X	PCP					
	Մ	L _{c-13}	J47-H	PCP					
.	v	<u>B</u> 6	J2-X	NSC	J4-b	NSC			
1	w	L _{d-6}	J47-d	PCP	J5-C	NSC			
	x	<u>B</u> 5	J2-Z	NSC	J4-a	NSC			
1	Y	L _{d-3}	J47-c	PCP	J6-W	NSC			
	z	<u>B</u> 4	J1-Z	NSC	J4-Z	NSC		*	
	a	E	J2-d	NSC				i	
	ь	<u>B</u> 3	J1-W	NSC	J4-Y	NSC			
	c	 В ₁	J1-B	NSC	J4-U	NSC	J45-F)	COMP	
	a	<u>B</u> 2	J1-X	NSC	J4-W	NSC			
	e	Б ₂	J1-D	NSC	J4-V	NSC	J45-E	COMP	
	f	<u>B</u> 1	J1-Y	NSC	J4-X	NSC			•
	h	_							
1	j								
	k	+24c	POWER						
			·			L			L



J4 (NSC) CARD 4 ON-LINE SYSTEM CONTROL


PIN	LOGIC TERM	TIE PO	INTS										
А	-24c	POWER					•						
В	<u>c</u> -	J6-d	NSC										
c	С	J6-е	NSC										
D									1				
E	L _{g-1}	J47-j	PCP									. '	
F													
н	Lf-1	J47-h	PCP										
J													
K	<u>B</u> *	J5-f	NSC	J6-U	NSC								
L													,
М	<u>M</u>	J47-K	PCP										
N .													
P	GND												
R													
s	B ₄	J3-C	NSC	J1-V		J45-C	COMP						
T	S	J42-V	ND	J5-d	NSC	J8-W	RC	J11-R	PC	J14-W	T/WC	J17-d	T/WC
		J32-d	AT/WC	!!	AT/WC	ALC: CHARLES							• .
Ū	B1	J3-c	NSC	J1-B	NSC (J45-P	COMP						
V	B ₂	Ј3-е	NSC	J1-D	,	J45-E	COMP						
W	<u>B</u> 2	J3-d	NSC	J1-X	NSC						·		
X	<u>B</u> 1	J3-f	NSC	J1-Y	NSC								,
Y	<u>B</u> 3	J3-b	NSC	J1-W	NSC								
Z	<u>B</u> 4	J3-Z	NSC	J1-Z	NSC				\$ °	a "	·		1
a	<u>B</u> 5	J3-X	NSC	J2-Z	NSC								
b	<u>B</u> 6	J3-V	NSC	J2-X	NSC	T17 :	T 440	122 :	AT/WC				
c ,	U	J42-W	ND	J11-M	PC NSC	J17-j J1-f	T/WC NSC	J32-j	AI/WC				
d	<u>B</u> '	J2-a J3-E	NSC NSC	J5-b J1-H		J45-D					*		
e i	В3		PCP	DI-U	HOC (275-5	COMP				:		
h	L _{b-7}	J47-W J3-J	NSC	J2-Y.	NSC C		COMP						
	в ₆	J3-K	NSC	J2-H		J45-A)	COMP				•		
j k	ь6 +24c	POWER	1100	J Z -11	1100	3-13-A)	COM						
		LOWER					1.		<u> </u>				



J5 (NSC) CARD 5 ON-LINE SYSTEM CONTROL


J5	1.00	CARD 3	ON-LI	NE SYST	LM CON.	LKUL	<u></u>				<u>. a</u>		
PIN	LOGIC TERM	TIE PO	INTS										
A	-24c	POWER											
В													
С	L _{d-6}	J3-W	NSC	J47-d	PCP				100				ł
D	R ₂	J27-C	JUNC	J27-D	JUNC	J22-L1	ХP	J25-E1	V2T/W	J32-V	AT/WC	J42-b	ND
E	\underline{z}_r	J6-X	NSC			*1.							
F	z _o <	J45-K	СОМР										
H	<u>P</u> o (J45-V	COMP	J6-S	NSC								
J	<u>I</u> c	J6-Z	NSC									ļ ·	
K	L _{h-1}	J47-p	PCP										
L	Ic	and the second second											* 1
М	\underline{Y}_{i}	J45-W	COMP						. 1				
N											1		
P	GND												
R													
s	L_{b-8}	J47-b	PCP					:		Ţ			
Т	L _{j-1}	J47-e	PCP								-		:
บ	L _{b-3}	J47-Y	PCP										
v	<u>G</u> c	J27-E	JUNC	J27-F	JUNC	J22-J2	ХP	J25-P1	V ₂ T/W	J32-D	AT/WC	J42-6	ND
W .	G _C	J6-D	NSC	·								ĺ	
Х	L _{e-4}	J47-m	PCP										
Y	Z _s	J45-L	COMP										
Z	L _{i-1}	J47-E	PCP					·					-
a	<u>Y</u> o	J2-W	NSC 🤇	J45-V	COMP								
ь	<u>B</u> '	J4-d	NSC	J2-a	NSC	J1-f	NSC						
с	z _b	845-H	COMP	J47-Z	PCP				ì				
đ	s	J42-V	ND	J4-T	NSC	J8-W	RC	J11-R	PC	J14-W	T/WC	J17-d	T/WC
		J32-d	AT/WC	J29-W	AT/WC								
e	L _{b-5}	J47-a	PCP								٠,:		
f	<u>B</u> *	J4-K	NSC	J6-U	NSC								i .
h	r ₂	J42-c	ND										\$. T
j					•								
k	+24c	POWER											

26 disconnected from 25 disconnected from T45 L




J6 (NSC) CARD 6 ON-LINE SYSTEM CONTROL

PIN	LOGIC TERM	TIE PO	INTS										
A	-24c	POWER											
В							ĺ						
С													
D	G _C	J5-W	NSC										
E	В*	J42-A	ND	J27-M	JUNC	J27-N	JUNC	J21-Y1	WR	J26-b2	V ₁ T/W	Ј31-с	AT/W
F	z_i <	J45- j	COMP	J47-f	PCP								
н	A _C		1342-	روي)									5. 1.
J				1								-	
K	<u>R</u> 1	J27-e	JUNC	J27-f	JUNC	J27-h	JUNC	J22-M2	XР	J22-V1	ХP	J25-E2	V2T/
		J25-J1	V2T/W	J32-K	AT/WC	J42-Y	ND						
L	Z _r	J47-n	PCP										
м	Кc	J42-T	ND	J31-X	AT/WC	J25-W2	V ₂ T/W						
N	Ap	J27-H	JUNC	J27-J	JUNC	J25-W	V ₂ T/W	J31-Y	AT/WC	J46-k	ACP	J32-B	AT/WO
		J17-B	T/WC	J42-S	ND			- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1					
P	GND												
R					_				İ	<u> </u>			
S	P _o	J5-H	NSC (J45-U	COMP					-			
Т	Yo	J2-M	NSC	J1-F	NSC			-					. :
U	<u>B</u> *	J5-f	NSC	J4-K	NSC				ļ				
v	<u>A</u> c												
w	L _{d-3}	J3-Y	NSC	J47-c	PCP								
х	Zr	J5-E	NSC									1	
Y	$\underline{z}_{\mathbf{q}}$	J45 🕎	COMP	2									
Z	<u>I</u> c	J5-J	NSC									,	
a	r ₃	J42-P	ND										
ъ	R ₃	J27-A		J27-B	JUNC	J21-K1	WR	J25-V2	V ₂ T/W	J31-U	AT/WC	J42-N	ND
с	<u>r</u> 1	J42-Z				-		-			-		
d	<u>C</u>		NSC										
e	C		NSC										
f	L _{g-13}	J47-J	PCP										
h	L _{f-13}	J47-L	PCP										
j													
k	+24c	POWER											




J7 (RC) CARD 7 READER CONTROL

PIN	LOGIC TERM	TIE POINTS	
A	-24m	POWER	
В			
C	N ₈	P50-25 RPU	
D	W _{13b}	J21-Y2 WR	
E	N ₉	P50-57 RPU	
F	T4	P50-61 RPU	
Н	т3	P50-60 RPU	
J	W _{2a}	.J21-H2 WR	
K	т2	P50-59 RPU	
L	T ₁	P50-58 RPU	
М	W _{8b}	J21-e2 WR	
N	W _{7b}	J21-e1 WR	
P	GND	322-EZ XP	
R	W _{6b}	J21-M1 WR	
s	L ₁	J47-U PCP	
Т	L ₂	J47-T PCP	
U	L ₃	J47-S PCP	
v	W _{9b}	J21-A2 WR	
W	L ₄	J47-R PCP	
х			
Y	T7	P50-64 RPU	
z	T ₆	P50-63 RPU	
a	T ₅	P50-62 RPU	
ъ	W _{10b}	J21-62 WR	
С	L ₅	J47-P PCP	
d	W _{11b}	J21-b1 WR	
e	L ₆	J47-N PCP	
f	W _{12b}	J21-Z2 WR	
h	L ₇	J47-M PCP	
] j	•		
k	+24m	POWER	



J8 (RC) CARD 8 READER CONTROL


PIN	LOGIC TERM	TIE PO	INTS										
A	-24m	POWER					-						
В							·						
С													
D	B _{1p}	J1-b	NSC	J11-Z	PC	J42-f	ND	J14-N	T/WC	J29-N	AT/WC		
E	W _{4b}	J21-P2	WR										
F	B _{2p}	J42-j	ND	J1-c	NSC	J11-Y	PC	J14-T	T/WC	J29-T	AT/WC		•
Н	B _{3p}	J42-k	ND	J1-đ	NSC	J11-U	PC	J14-U	T/WC	J29-U	AT/WC		
Ј	B _{4p}	J42-n	ND	J1-e	NSC	J11-X	PC	J14-M	T/WC	J29-M	AT/WC		
K	B _{5p}	J42-p	ND	J2-e	NSC	J11-W	, bC	J14-K	T/WC	J29-K	AT/WC		
L	L _{n-13}	J46-V.	ACP										
М	W _{5-b}	J21-N2	WR							-			
N				:									
P	GND												
R													
S	$Q_{\mathbf{r}}$	J21-J1	1										
Т	L _{n-1}		ACP								,		
U	N ₁₀	P50-29			· .						1		
v	N ₁₃	P50-5	RPU	P50-4	RPU						m 4:0		m Aug
W	S	J42-V	ND	J4-T	NSC	J5-d	NSC	J11-R	PC	J14-W	T/WC	J17-d	T/WC
		J32-d	AT/WC	J29-W	AT/WC								
Х	<u>Q</u> r	J21-P1							m 410	700 7	AFT AUG		
Y	B _{6p}	J42-r	ND	J2-c	NSC	J11-a	PC	J14-L	T/WC	J29-L	AT/WC		
Z	N ₁₁	P50-24	1										
a	N ₁₂	P50-28	l								,		
b	N ₁₄		RPU	,									
C	L ₉	J46-v J21-R1	ACP	J12-Z	FSC								
d	W14b	-	ACP	312-2	1.20								
e f	L _{v-8}	J46-n J21-H1											
h	N ₁₅	P50-27											
j	N ₁₆	P50-31											
, k	+24m	POWER											
L		101111	l	<u> </u>		<u> </u>	<u> </u>	<u></u>		l	<u> </u>	<u> </u>	



New 4343 Mass.


J9 (PC) CARD 9 PUNCH CONTROL

PIN	LOGIC TERM	TIE POINTS		:	
А	-24m	POWER	I		
В	2 ,	10,121	·		
C					
. D	N ₁₇	P50-22 RPU	J22-M1	XP	
E	X _{12b}	J22-H1 XP			
F	Op	P50-21 RPU			
H	ΓP				
J	X _{11b}	J22-H2 XP			
K	<u>O</u> p				
L	N ₁₈	P49-s PCU	P50-6	RPU	
м	N19	P50-33 RPU			
N	N ₂₀	P50-19 RPU			
P	GND				
R	N ₂₁	P50-18 RPU			
s	Н7	J12-F FSC			
Т	Н6	J13-b FSC	J15-f	T/WC	
U .	H ₅	J13-c FSC	J15-e	T/WC	
v	Н4	J13-d FSC	J15-W	T/WC	
W	Н3	J13-e FSC		T/WC	
х	Н2	J13-f FSC	J15-H	T/WC	
Y.	H ₁	J13-h FSC	J15-F	T/WC	
Z	X ₁₀ a	J22-F2 XP			
a	X _{9a}	J22-E1 XP			
ъ	X _{8a}	J22-A2 XP			
С	X _{7a}	J22-A1 XP			
đ	L ₁₀	J46-p ACP			
е	X _{6a}	J22-b2 XP			
f	X _{5a}	J22-c1 XP			
h	X _{4a}	J22-c2 XP			
j	V _{11Y}	J14-R T/WC	J25-X1	V ₂ T/W	
k	+24m	POWER			




J10 (PC) CARD 10 PUNCH CONTROL

PIN	LOGIC TERM	TIE POINTS	
A	-24m	POWER	
В	X _{13b}	J22-N1 XP	
С	Х _{10ь}	J22-K2 XP	
D	Хор	J22-C2 XP	
E	х _{8ъ}	J22-D1 XP	
F	Х7ь	J22-D2 XP	
Н			
J			
к			
L	x _{6b}	J22-d1 XP	
М	X _{5b}	J22-d2 XP	
N	Х4Ъ	J22-f1 XP	
P	GND		
R	N ₂₂	P50-20 RPU	
s			
Т	N ₂₉	P50-14 RPU	
U	N ₂₈	P50-13 RPU	
V	N ₂₇	P50-12 RPU	
W	N ₂₆	P50-11 RPU	
X	N ₂₃	P50-8 RPU	
Y	N ₂₄	P50-9 RPU	
Z	N ₂₅	P50-10 RPU	
a	N ₃₀	P50-32 RPU	
b			
С			
đ			
e			
f			
h			
j			
k	+24m	POWER	




J11 (PC) CARD 11 PUNCH CONTROL

PI		OGIC ERM	TIE PO	INTS										
. A	·	24m	POWER											
В	L	q-13	J46-U	ACP										
C	:					3.7		1						
D	L	8	J46-s	ACP										
E	N	31	J28-j	JUNC	J28-k	JUNC	J21-L2	WR	J22-Y1	XP	J25-H1	V ₂ T/W		
F	۱													
H	ı x	1b	J22-Y2	XP		1.								
J	r	24c	POWER											
K	: Q	р												
L	<u>Q</u>	p	J22-J1	XР				·						
M	נ ע		J42-W	ND	J4-c	NSC	J17-j	T/WC	J32-j	AT/WC				
N	. 1	q-1	J46-T	ACP										
P	- 1	ND												
R	S		1	ND	J4-T	NSC	J5-d	NSC	J8-W	RC	J14-W	T/WC	J17-d	T/WC
	.				J29-W	AT/WC								• .
S		14b	J22-N2						·					
T	- '	3ъ	J22-Z2						-			}		
U	- '	3p		ND	J1-d	NSC	J8-H	RC	J14-U	T/WC	J29-U	AT/WC		
V		· F	4.5	ND	J2-b	NSC	1							
W	1 '		-	ND	J2-e	NSC	J8-K	RC	J14-K	T/WC		AT/WC		* .
Х					J1-e	NSC	J8-J	RC	J14-M	T/WC		AT/WC		
Y	1 '		_	ND	J1-c	NSC	J8-F	RC	J14-T	T/WC		AT/WC		
Z	1 7	-r		ND	J1-b	NSC	J8-D	RC	J14-N	T/WC		AT/WC	·	
a	- 1	6p .		ND	J2-c	NSC	J8-Y	RC	J14-L	T/WC	J29-L	AT/WC		
b	- 1		J22-K1			:			·					
c	1		J22-B2						,					
đ	- I'		J22-C1							:				
e	1	6c	J22-e2											
f	- 1		J22-e1											
h	- 1	.	J22-f2											
j	- '		J22-B1	XP										
k	+2	24m	POWER				·							7



J12 (FSC) CARD 12 OFF-LINE SYSTEM CONTROL


PIN	LOGIC TERM	TIE PO	INTS											
A	-24m	POWER												
В														
С							2.5							in A
D,														
E	Н*	J21-T2	WR	J26-c1	V ₁ T/W		1.							
F	Н7	J9-S	PC											
Н	R ₅	J28-X	JUNC	J28-Y	JUNC	J21-J2	WR	J25-S2	V ₂ T/W	J46-c	ACP			
J			·											
K	L _{s-2}	J46-K	ACP											
L	<u>A</u> m													
М	<u>G</u> m	J27-K	JUNC	J27-L	JUNC	J22-F1	ХP	J28-K1	V ₂ T/W	J46-E	ACP	:		
N														
P	GND													
R									i.					
S														
Т	Km	J25-X2									·			
U	L _{t-2}	J46-H		522.82	L XY									
V	<u>I</u> m	J21-D2										:		
W	L _{x-1}	J46-b	ACP							٠.	ŀ			
Х	Im													
Y	<u>R</u> 4	J28-V	JUNC		JUNC	J22-V2	XP	J25-H2	V ₂ T/W					
Z	W14b	J8-d	RC	J21-R1	WR		}			ļ ·				
a	L _{y-1}	!	ACP											
b	L _{s-3}	J46-L	ACP					, . 1.						
С	<u>H</u> *			,			-							
đ	A _m	J46-m	ACP	J25-S1	V ₂ T/W								-	
e	<u>H</u> 7			·										
f	H7*	J21-C1	1	J26-h2	V ₁ T/W									
h	<u>H</u> '	J13-V	FSC						1					
j														
k	+24m	POWER												



J13 (FSC) CARD 13 OFF-LINE SYSTEM CONTROL


PIN	LOGIC TERM	TIE PO	DINTS			
A	-24m	POWER				
В						
С	H ₅ *	J21-c1	WR	J26-X2	V ₁ T/W	
D	H ₆ *	J21-c2	WR	J26-D1	V ₁ T/W	
E	N ₁	J46-J	ACP			
F	H ₄ *	J21-B1	. WR	J26-X1	V ₁ T/W	
Н	н ₃ *	J21-d1	. WR	J26-d1	V ₁ T/W	
J	H ₂ *	J21-d2	WR	J26-Z1	V ₁ T/W	
K	H ₁ *	J21-L1	WR	J26-a1		
L	- '					
М						
N						
Р	GND					
R						
s						
T						
U	<u>H</u> 6					
v	<u>H</u> '	J12-h	FSC			
W	<u>H</u> 5					
Х	<u>H</u> 4					
	<u>H</u> 3					
Z	<u>H</u> 2					
a	<u>H</u> 1	*				
b	Н6	J9-T	PC	J15-f	T/WC	
c	Н5	J9-U	PC	J15-e	T/WC	
đ	н ₄	J9-V	PC	J15-W	T/WC	
	Н3	J9-W	PC	J15-X	T/WC	
	н ₂	J9-X	PC	J15-H	T/WC	
h	H ₁	J9-Y	PC	J15-F	T/WC	
j						
k	+24m	POWER /				






J14 (T/WC) CARD 14 T/W

PIN	LOGIC TERM	TIE POI	NTS		 		· · · · · · · · · · · · · · · · · · ·					•	
A	-24m	POWER	·						2 1 1				
В	V _{9c}	J26-j2	V ₁ T/W										
С	V _{10c}	J26-F1	V ₁ T/W		,					•			·
D	V _{11c}	J26-H2	V ₁ T/W		,						e.		
E	V _{12c}	J26-J2	V ₁ T/W			, .							
F	V14c	J26-d2	V ₁ T/W					•			*		
н	V _{13c}	J26-K2	V ₁ T/W										
J	-24c	POWER			٠						·		
К	B _{5p}	J42-p	ND	J2-е	NSC	J8-K	RC	J11-W	PC	J29-K	AT/WC		
· L	B _{6p}	J42-r	ND	J2-c	NSC	J8-Y	RC	J11-a	PC	J29-L	AT/WC		
М	B _{4p}	J42-n	ND	J1-e	NSC	J8-J	RC	J11-X	PC	J29-M	AT/WC		
N N	B _{1p}	J42-f	ND	J1-b	NSC	J8-D	RC	J11-Z	PC	J29-N	AT/WC		
P	GND	1						·			·		
R	V ₁₁ y	J9-j	PC	J25-X1	V ₂ T/W						-		
S	Qo'	J17-Y	T/WC		1								
T	B _{2p}	J42-j	ND	J1-c	NSC	J8-F	RC	J11-Y	PC	J29-T	AT/WC		
U	B _{3p}	J42-k	ND	J1-d	NSC	J8-H	RC	J11-U	PC	J29-U	AT/WC		
V	N ₆		PCU										
W	s		ND	J4-T	NSC	J5-d	NSC	J8-W	RC	J11-R	PC	J17-d	T/WC
			AT/WC	J29-W	AT/WC								
X	<u>Q</u> i	J16-R	T/WC	,									
Y	ŀ												
Z													
a													
b]									
C	Qi			J17-R		J17-C	T/WC						
d	V ₆ x	1	_	J17-c	T/WC								
e	L _{m-1}	J46-N	ACP										
f .]				
h		1			٠								
j	1240	DOWER						·					
. k	+24m	POWER			<u> </u>								




J15 (T/WC) CARD 15 T/W CONTROL

	PIN	LOGIC TERM	TIE PO	INTS			
\vdash							
	A	-24m	POWER				
1	В	V ₉ a	J26-f2				
1	С	^V 10a	J26-E2				
1	D	V _{10b}	J26-E1				
-	E	V _{9b}	J26-h1	1	1		
1	F	H ₁		FSC	J9-Y	PC	
	н	Н2	J13-f	FSC	J9-X	PC	
Ì	J	-27m	POWER				
	K	N ₃₃	J44-AA				
Ì	L	N34	J44-BB	T/WU			
	M	2	_				
	N	V _{12b}	J26-J1	V ₁ T/W			
	P	GND				,	
1	R	V _{11a}	J26-H1	ı			
-	s	V _{12a}	J26-e2	V ₁ T/W			
1	T						
	U						
	V .	V _{11b}	J26-F2	V ₁ T/W			
	₩ .	H4	J13-d	FSC	J9-V	PC ·	
	X	н ₃	J13-e	FSC	J9-W	PC	
	Y	N ₃₅	J44-CC	T/WU			
İ	Z	N36	J44-DD	T/WU			
	a	V _{13a}	J26-K1	V ₁ T/W			
	b	V _{14a}	J26-S2	V ₁ T/W			
	С	V _{14b}	J26-T2	V ₁ T/W			
	đ	V _{13b}	J26-T1	V ₁ T/W			
1	е	H ₅	J13-c	FSC	J9-U	PC	
	f	Н6	J13-b	FSC	J9-T	PC	
	h	N ₃₇	J44-EE	T/WU			
	j	N ₃₈	J44-FF	T/WU			
	k	+24m	POWER				





J16 (T/WC) CARD 16 T/W CONTROL


PIN	LOGIC	TIE PO	INTS					•
A	-24m	POWER					 	
В	N44	Ј44-с	T/WU					
С	v _{7b}	J26-D2	V ₁ T/W					
D -	N ₄₂	J44-a	T/WU					
E	V _{5b}	J26-V1	V ₁ T/W					
F	N ₄₀	J44-X	T/WU					
Н	v _{3b}	J26-Y1	V ₁ T/W		•			
J	v _{2b}	J26-a2	V ₁ T/W					
K	N39	J44-W	T/WU					
L	v _{4b}	J26-U1	V ₁ T/W					
M	N ₄₁	J44-Y	T/WU					
N	V _{6b}	J26-W2	V ₁ T/W					
P	GND							
R	<u>Q</u> i	J14-X	T/WC					
S	V _{6z}	J25-N1	V ₂ T/W					
Т								
U	V7y	J25-T2	V ₂ T/W					
V	N46	J44-k	T/WU					
W	V _{10y}	J25-V2	V ₂ T/W					
X	v _{9y}	J25-V1	V ₂ T/W					
Y	v _{8y}	J25-T1	V2T/W					
Z	N43	Ј44-Ъ	T/WU					
а	v _{8b}	J26-j1	V ₁ T/W					
b	N ₄₅	J44-Z	T/WU					
С	V _{1b}	J26-b1	V ₁ T/W					
đ	N ₄₇	J44-f	T/WU					
е	N ₇₀							
f		1						
h								
j								
k	+24m	POWER						



PIN	LOGIC TERM	TIE POI	NTS										
Α.	-24m	POWER											
В	Ap	J27-H	JUNC	J27-J	JUNC	J6-N	NSC	J25-U1	V2T/W	J31-Y	AT/WC	J46-k	ACP
		J32-B	AT/WC	J42-S	ND								
С	Qi	J17-R	T/WC	J14-c	T/WC	J25-Y1	V ₂ T/W						
D	V _{5y}	J25-N2	v ₂ T/W										
E	Ot	J44-j	T/WU										
F	V _{4y}	J25-M1	V ₂ T/W							× .			
Н	L _{u-3}	J46-e	ACP										
J	L _{v-3}	J46-h	ACP	J25-R1	V ₂ T/W						44.		•
K	V _{2y}	J25-F1	V ₂ T/W		-					1 2			
L	<u>o</u> t							·					
M	L _{m-13}	J46-P	ACP										
N	L _{p-13}	J46-R	ACP										
P	GND												
R	Qi	J14-c	T/WC	J17-C	T/WC	J25-Y1	V2T/W						
S	Q _o	*							4, 1				
T	v _{1y}	J25-D2	v ₂ T/W										
U	N ₇	J44-U	T/WU			}							
v	v _{3y}	J25-F2	v ₂ T/W	İ									
W									* * * * * * * * * * * * * * * * * * *				
х													
Y	Qo'	J14-S	T/WC										
Z	L_{p-1}	J46-M	ACP										
a		:											
b													
С	V ₆ x	J14-d	T/WC	J25-J2	V ₂ T/W								
d	s	J42-V	ND	J4-T	NSC	J5-d	NSC	J8-W	RC ·	J11-R	PC	J14-W	T/WC
		J32-d	AT/WC	J29-W	AT/WC		1		1				
e													
f]					
h	Q_{o}	J25-P2	v ₂ T/W							*			
j	U	J42-W	ND	J4-c	NSC	J11-M	PC	J32-j	AT/WC	1	ľ	1	I








RELAY BOARD W - RELAY LOCATION DIAGRAM


J21 (WR) W READER RELAY CARD


F	PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POI	NTS						
I	11	B4*	9NO	A2	J27-X	JUNC	J27-W	JUNC	J1-T	NSC.	J26-V2	V ₁ T/W
					J31-E	AT/WC	J42-F	ND				
1	12	W _{9b}	90S	A1,B1	J7-V	RC						
I	31	H ₄ *	9NC	A2	J13-F	FSC	J26-X1	V ₁ T/W				
F	32	L _{v4}			J46-j	ACP	(RELAY C	OIL)				
(C1	H ₇ *	12NC :	Z2	J12-f	FSC	J26-h2	V ₁ T/W				
(2	-24m			J28e	JUNC	(RELAY C	OIL)				
] 1	01		14NO	R1								
] 1	02	<u>I</u> m	4NC	P2	J12-V	FSC						
]]	E1	Qr	15NO	R2 -	JUMPER	ON CARI	TO:		P-1	4NO		
1	E2		1NC	F2		·						
1	F1		1NO	F2			ļ			i i		
1	F2		108	E2,F1			•					
1	Н1	W _{2b}	20S	H2,J1	J8-f	RC						
1	H2	W _{2a}	2NC	Н1	J7-J	RC						
.	J1	Qr	2NO	н1 .	J8-S	RC						
.	J2	R ₅	3NC	K2	J28-Y	JUNC	J28-X	JUNC	J12-H	FSC	J25-S2	V ₂ T/W
		-			J46-c	ACP						
1	K1	R ₃	3NO	K2	J27-B	JUNC	J27-A	JUNC	J6-b	NSC	J25-U2	V ₂ T/W
					J31-U	1	J42-N	ND]	Ì	
	K2	W _{3b}	30S	J2,K1	P50-26	RPU						
1	L1	H ₁ *	6NC	M1	J13-K	FSC	l .	V ₁ T/W	-			
:	L2	N31	5NC	N2	J28-k	JUNC	J28-j	JUNC	J11-E	PC	J22-Y1	XP
					J25-H1	V ₂ T/W				ļ		·
'	M1	W _{6b}	6OS	L1,M2	J7-R	RC	1					
	M2	B ₁ *	6NO	M1	J27-R	JUNC	J27-P	JUNC	J1-N	NSC	J26-Z2	V ₁ T/W
					J31-J	AT/WC	J42-B	ND				
	N1		5NO	N2					1			
	N2	W _{5b}	50S	L2,N1	J8-M	RC						
	P1	<u>Q</u> r	4NO	P2	J8-X	RC						
	P2	W _{4b}	40S	D2,P1	J8-E	RC						
	R1	W _{14b}	140S	S1,D1	J8-đ	RC	J12-Z	FSC				
1	R2	W _{4b}	150S	S2,E1	JUMPER		D TO: 		P-2	40S		·
1	S1	GND	14NC	R1	J28D	JUNC						4
	S2	<u>I</u> m	15NC	R2	JUMPER	ON CAR	D TO:		D-2	4NC		
i i	T1		18NC	U2								
	T2	Н*	13NC	Y2	J12-E	FSC	J26-c	1 V ₁ T/	M	<u> </u>	L	<u> </u>

J21 (WR) W READER RELAY CARD

PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POI	NTS							
U1		170S	V2,W2					:				
U2		180S	T1,V1	-								
V1		18NO	U2									
V2	1	17NC	U1	1								
W1		16NC	X2				* .					
W2	1	17NO	U1									
X1		16NO	X2									
X2		160S	W1,X1									
Y1	B*	13NO	Y2	J27-N	JUNC	J27-M	JUNC	J6-E	NSC	J26-b2	V ₁ T/W	
				J31-c	AT/WC	J42-A	ND					
Y2	W _{13b}	130S	T2,Y1	J7-D	RC							
Z1	B ₇ *	12NO	Z2	J27-d	JUNC	J27-c	JUNC	J2-T	NSC	J26-k1	V ₁ T/W	
				J31-a	AT/WC	J42-L	ND					
Z2	W _{12b}	120S	C1,Z1	J7-f	RC							
a1	B ₆ *	11NO	b1	J27-b	JUNC	J27-a	JUNC	J2-U	NSC	J26-k2	V ₁ T/W	
				J31-C	AT/WC	J42-K	ND					
a2	B ₅ *	10NO	b2	J27-Z	JUNC	J27-Y	JUNC	J2-V	NSC	J26-W1	V ₁ T/W	
				J31-N	AT/WC	J42-H	ND					
b1	W _{11b}	110S	c2,a1	J7-đ	RC			·				
b2	W _{10b}	100S	c1,a2	J7-ъ	RC							
c1	H ₅ *	10NC	ъ2	J13-C	FSC	J26-X2	V ₁ T/W					
c2	H ₆ *	11NC	b1	J13-D	FSC	J26-D1	V ₁ T/W					
d1	Н3*	8NC	e 2	J13-H	FSC	J26-d1	V ₁ T/W					
d2	H ₂ *	7NC	e1	J13-J	FSC	J26-Z1	V ₁ T/W					
e1	W _{7·b}	70S	d2,f1	J7-N	RC							
e2	W _{8b}	80S	d1,f2	J7-M	RC							
f1	B ₂ *	7NO	e1	J27-T	JUNC	J27-S	JUNC	J1-M	NSC	J26-Y2	V ₁ T/W	
				J31-H	AT/WC	J42-C	ND					
f2	B ₃ *	8NO	e2	J27-V	JUNC	J27-U	JUNC	J1-L	NSC	J26-U2	V ₁ T/W	
				J31-L	AT/WC	J42-D	ND					
h1												
h2												
j1											1	
j2												
k1												
k2		-										








RELAY BOARD X - RELAY LOCATION DIAGRAM


J22 (XP) X PUNCH RELAY CARD


PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POI	NTS						
A1	X _{7a}	7NC	D2	J9-c	PC				2.1		
A2	X8a	8NC	D1	Ј9-Ъ	PC				· (,	1	
B1	X _{9c}	9NO	C2	J11-j	PC		:				
B2	X8c	8NO	D1	J11-c	PC						
C1	x _{7c}	7NO	D2	J11-d	PC	·					
C2	х ₉ ь	90S	E1,B1	J10-D	PC						
D1	х _{8ъ}	80S	A2,B2	J10-E	PC					4	
D2	х _{7ь}	70S	A1,C1	J10-F	PC						
E1	X9a	9NC	C2	J9-a	PC		·				
E2		12NC	Н1	J7-P	RC						
F1	<u>G</u> m	11NC	H2	J27-K	JUNC	J27-L	JUNC	J12-M	FSC	J25-K1	V ₂ T/W
				J46-E	ACP						
F2	X _{10a}	10NC	К2	J9-Z	PC						
Н1	x _{12b}	120S	E2,J1	J9-E	PC						
Н2	X _{11b}	110S	F1,J2	J9-J	PC						
J1	Qp	12NO	Н1	J11-L	PC	÷		* *			
Ј2	<u>G</u> c	11NO	Н2	J27-F	JUNC	J27-E	JUNC	J5-V	NSC	J25-P1	V ₂ T/W
			ŀ	J32-D	AT/WC	J42-e	ND				
K1	X _{10c}	10NO	К2	J11-b	PC .			-			·
К2	х _{10ъ}	10-os	F2,K1	J10-C	PC						
L1	R ₂	14NO	N2	J27-D	JUNC	J27-C	JUNC	J5-D	NSC	J25-E1	V2T/W
				J32-V	AT/WC	J42-b	ND				·
L2		15NO	M1								
М1		150S	P2,L2	J9-D	PC						
M2	<u>R</u> 1	13NO	N1	J27-f	JUNC	J27-e	JUNC	J27-h	JUNC	J6-K	NSC
				J22-V1	XP	J25-E2	V2T/W	J25-J1	V2T/W	J32-K	AT/WC
				J42-Y	ND						
N1	x _{13b}	130S	V2,M2	J10-B	PC -						
N2	X _{14b}	140S	V1,L1	J11-S	PC						
P1		18NC	R2		٠.				-		
P2		15NC	М1	212-M	FSC						
R1		18NO	R2								
R2		180S	P1,R1								
S1		16NO	T1					,			
S2		17NO	T2			†					4 to 40 to 5
T1		160S	U1,S1								
T2		170S	U2,S2	1	<u> </u>	<u> </u>	<u> </u>				<u> </u>

J-22 (XP) X PUNCH RELAY CARD

PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POI	NTS							
LIM	IERM	CONTACT	POINTS	IIE FOI	NIS			l	<u> </u>	[
U1		16NC	Т1	-				1				
U2		17NC	Т2									•
V1	<u>R</u> 1	14NC	N2	J27-h	JUNC	J27-e	JUNC	J27-f	JUNC	J6-K	NSC	
				J22-M2	XP	J25-E2	V ₂ T/W	J25-J1	V ₂ T/W	J32-K	AT/WC	
				J42-Y	ND							
V2	<u>R</u> 4	13NC	N1	J28-V	JUNC	J28-W	JUNC	J12-Y	FSC	J25-H2	V ₂ T/W	
W1	-	1NO	Y2									
W2		2NO	X1					<u> </u>		ŧ		
X1	x _{2b}	20S	a2,W2	J44-F	T/WU							
X2		3NO	Z2									
Y1	N ₃₁	1NC	Y2	J28-j	JUNC	J28-k	JUNC	J11-E	PC	J21-L2	WR	
				J25-H1	V ₂ T/W							
Y2	X _{1b}	10S	Y1,W1	J11-H	PC				:			
Z1	L_{w-1}			J46-f	ACP	(RELAY	COIL)					
Z2	х _{зь}	30S	b1,X2	J11-T	PC							
a1	-24m			J28-f	JUNC	(RELAY	COIL)					
a2	N ₃₂	2NC	X1	J25-R2	V ₂ T/W							
b1	GND	3NC	Z2	J28-C	JUNC							
b2	X _{6a}	6NC	d1	J9-e	PC							
c 1	X _{5a}	5NC	d2	J9-f	PC							
c2	X _{4a}	4NC	f1	J9-h	PC							
d1	x _{6b}	6OS	b2,e2	J10-L	PC							
d2	x _{5b}	50S	c1,e1	J10-M	PC							
e1	X _{5c}	5NO	d2	J11-f	PC							
e2	X _{6c}	6NO	d1	J11-e	PC							
f1	x _{4b}	40S	c2,f2	J10-N	PC	**						
f2	X _{4c}	4NO	f1	J11-h	PC							
h1												
h2												
j1												
j 2						-						
k1		*					* 1					
k2		*				-						








RELAY BOARD V_2 - RELAY LOCATION DIAGRAM


J25 (V_2 T/W) V_2 TYPEWRITER RELAY CARD


PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POI	NTS				:		
A1				·	* .			-			
A2											
B1											
B2											-
C1	l i						'				
C2	·		N 1								
D1		1NO	D2								
D2	V _{1y}	10S	H1,D1	J17-T	T/WC		* .	ŀ			
E1	R ₂	3NO	F2	J27-C	JUNC	J27-D	JUNC	J5-D	NSC	J22-L1	XP
	j			J32-V	AT/WC	J42-b	ND				
E2	<u>R</u> 1	2NO	F1	J27-e	JUNC	J27-f	JUNC	J27-h	JUNC	J6-K	NSC
				J22-M2	XP	J22-V1	XP	J25-J1	V ₂ T/W	J32-K	AT/WC
				J42-Y	ND						
F1	v _{2y}	20S	H2,E2	J17-K	T/WC						
F2	V _{3y}	30S	J1,E1	J17-V	T/WC						
H1	N31	1NC	D2	J28-j	JUNC	J38-k	JUNC	J11-E	PC	J21-L2	WR
				J22-Y1	XP		,				
Н2	<u>R</u> 4	2NC	F1	J28-V	JUNC	J28-W	JUNC	J12-Y	FSC	J22-V2	XP
J1	<u>R</u> 1	3NC	F2	J27-e	JUNC	J27-f	JUNC	J27-h	JUNC	J6-K	NSC
				J22-M2	XР	J22-V1	ХP	J25-E2	V ₂ T/W	J32-K	AT/WC
				J42-Y	ND						·
J2	V _{6x}	6NC	L1	J14-d	T/WC	J17-c	T/WC				
K1	<u>G</u> m	5NC	N2	J27-K	JUNC	J27-L	JUNC	J12-M	FSC	J22-F1	XP
				J46-E	ACP						
K2	L _{u-4}	RELAY	COIL	J27-j	JUNC	J27-k	JUNC	J26-f1	V ₁ T/W	J46-d	ACP
L1	GND	60S	J2,N1	J28-C							
L2	-24m	RELAY	COIL	J28-a	-						.*
M1	V _{4y}	40S	M2,P2	J17-F	T/WC	i					
M2		4NC	M1								
N1	V _{6z}	6NO	L1	J16-S	T/WC						
N2	V _{5y}	5OS	K1,P1	J17-D	T/WC				E		
P1	<u>G</u> c	5NO	N2	J27-E	JUNC	J27-F	JUNC	J5-V	NSC	J22-J2	XP
				J32-D	AT/WC	J42-e	ND				
P2	<u>Q</u> 0	4NO	M1	J17-h	T/WC					, i	
R1	L _{v-3}	10NC	V2	J17-J	T/WC	J46-h	ACP				And the second second
R2	N ₃₂	11NC	X1	J22-a2	XP						
S1	Am	8NC	T1	J12-d	FSC	J46-m	ACP	<u> </u>		<u> </u>	

J25 (V_2 T/W) V_2 TYPEWRITER RELAY CARD

7	LOGIC		SWITCH		` .	•y **.					
PIN	TERM	CONTACT	POINTS	TIE PO	INTS						
82	D =	7NC	T2	J28-X	JUNC	J28-Y	JUNC	J12-H	FSC	J21-J2	WR
S2	R ₅	7NC	12	J46-c	ACP	020-1	00140	312-11		321 02	
T1	Vo	80S	S1,U1	J16-Y	T/WC				1		'
T2	V _{8y} V _{7y}	70S	S2,U2	J16-U	T/WC						
U1	Ap	8NO	T1	J27-H	JUNC	J27-J	JUNC	J6-N	NSC	J31-Y	AT/WC
	p	0.10		J46-k	ACP	J32-B		J17-B	T/WC	J42-S	ND
U2	R ₃	7NO	T2	J27-A	JUNC	J27-B	JUNC	J6-b	NSC	J21-K1	WR
	ļŞ		1	J31-U	AT/WC	J42-N	ND	i			•
V1	V _{9y}	90S	X2,W2	J16-X	T/WC						
V2	V _{10y}	100S	R1,Y1	J16-W	T/WC						
W1		12NC	Z2								
W2	Kc	9NO	V1	J31-X	AT/WC	J42-T	ND	J6-M	NSC		
X1	V _{11y}	110S	R2,Y2	J14-R	T/WC	J9-j	PC				
X2	Km	9NC	V1	J12-T	FSC						
Y1	Q_i	10NO	V2	J14-c	T/WC	J17-R	T/WC	J17-C	T/WC		
Y2		11NO	X1 .						-		
Z1		12NO	Z2								
Z2		120S	W1,Z1								
a1		130S	b1,c2								
a2		16NO	f1								
b1		13NC	a1								
b2	ļ ·	16NC	f1		·					-	
c1		14NO	d1								
c2		13NO	al								
d1		140S	d2,c1				5.				
d2		14NC	d1 f2								
e1		15NC									
e2 f1		15NO 16OS	f2 b2,a2								
f2	- 1	150S	e1,e2								
h1		180S	h2,k2								1
h2		18NC	h1	· .		-					
j1		17NO	j2								
j2		170S	k1, j1								
k1		17NC	j2			· .					
k2		18NO	h1					,			
L			L.,	1		<u> </u>	<u></u>	<u></u>	<u></u>	.1	<u> </u>








RELAY BOARD V1 - RELAY LOCATION DIAGRAM

J26 (v_1 T/W) v_1 TYPEWRITER RELAY CARD

PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE PO	INTS						
A1	:								ř		
A2								:			
B1			·		:			7			
B2			. * .								
C1											
C2			,								
D1	H ₆ *	7NC	D2	J13-D	FSC	J21-c2	WR			•	
D2	V _{7b}	70S	D1,k2	J16-C	.T/WC						
E1	V _{10b}	100S	E2,F1	J15-D	T/WC						
E 2	V _{10a}	10NC	E1 .	J15-C	T/WC						
F1	V _{10c}	10NO	E1	J14-C	T/WC						
F2	V _{11b}	110S	Н1,Н2	J15-V	T/WC						
H1	V _{11a}	11NC	F2	J15-R	T/WC						
H2	V _{11c}	11NO	F2	J14-D	T/WC						
J1	V _{12b}	120S	e2,J2	J15-N	T/WC						
J2	V _{12c}	12NO	J1	J14-E	T/WC						
K1	V _{13a}	13NC	T1	J15-a	T/WC		1 1				** ,
K2	V _{13c}	13NO	T1	J14-H	T/WC			-			
L1		16 0 S	L2,M2						ľ		
L2		16NC	L1								
M1		17NO	N2						• •		
M2		16NO	L1	2 Yye	i i					٠	
N1		17NC	N2				**				
N2		170S	N1,M1		i i						
P1		180S	R2,P2								
P2		18NO	P1								
R1		15NC	S1								
R2		18NC	P1				1			:	
S1		150S	R1,c2								
S2	V _{14a}	14NC	T2	J15-b	T/WC				,		
T1	V _{13b}	130S	K1,K2	J15-d	T/WC						
Т2	V14b	140S	S2,d2	J15-c	T/WC						·
U1	V _{4b}	40S	d1,U2	J16-L	T/WC						
U2	B ₃ *	4NO	U1	J27-U	JUNC	J27-V	JUNC	J21-f2	WR	J1-L	NSC
				J31-L	AT/WC	J42-D	ND				
V1	V _{5b}	50S	X1,V2	J16-E	T/WC						
V2	B ₄ *	5NO	V1	J27-W	JUNC	J27-X	JUNC	J1-T	NSC	J21-A1	
				J31-E	AT/WC	J42-F	ND				
L	<u> </u>		L	<u> </u>	<u> </u>		<u></u>				L

J26 (V₁ T/W) V₁ TYPEWRITER RELAY CARD

PIN	LOGIC TERM	CONTACT	SWITCH POINTS	TIE POI	NTS						
W1	B ₅ *	6NO	W2	J27-Y	JUNC	J27-Z	JUNC	J2-V	NSC	J21-a2	WR
				J31-N	AT/WC	J42-H	ND				
W2	V _{6b}	6OS	X2,W1	J16-N	T/WC						
X1	H4*	5NC	V1	J13-F	FSC	J21-B1	WR				
Х2	H ₅ *	6NC	W2	J13-C	FSC	J21-c1	WR				
Y1	v _{3b}	30S	Z1,Y2	J16-H	T/WC						
Y2	B ₂ *	3NO	Y1	J27-S	JUNC	J27-T	JUNC	J1-M	NSC	J21-f1	WR
				J31-H	AT/WC	J42-C	ND				
Z1	H ₂ *	3NC	Y1	J13-J	FSC	J21-d2	WR				
Z2	B ₁ *	2NO	a2	J27-P	JUNC	J27-R	JUNC	J1-N	NSC	J21-M2	WR
				J31-J	AT/WC	J42-B	ND				
a1	H ₁ *	2NC	a2	J13-K	FSC	J21-L1	WR				
a2	v _{2b}	20S	a1,Z2	J16-J	T/WC						
b1	V _{1b}	10S	c1,b2	J16-c	T/WC						
b2	В*	1NO	b1	J27-M	JUNC	J27-N	JUNC	J6-E	NSC	J21-Y1	WR
				J31-c	AT/WC	J42-A	ND				
c1	Н*	1NC	b1	J12-E	FSC.	J21-T2	WR				
c2		15NO	S1								
đ1	H ₃ *	4NC	U1	J13-H	FSC	J21-d1	WR				* *
đ2	V _{14c}	14NO	T2	J14-F	T/WC						
e 1	-24m	RELAY	COIL	J28-b	JUNC						
e 2	V _{12a}	12NC	J1	J15-S	T/WC						
f1	L _{u-4}	RELAY	COIL	J27-k	JUNC	J27-j	JUNC	J25-K2	V2T/W	J46-d	ACP
f2	V9a	9NC	h1	J15-B	T/WC		٠				-
h1	v _{9b}	90S	f2, j2	J15-E	T/WC						
h2	H ₇ *	8NC	j1	J12-f	FSC	J21-C1	WR				
j1	v _{8b}	80S	L2,k1	J16-a	T/WC					·	
j 2	V _{9c}	9NO	h1	J14-B	T/WC						
k1	в ₇ *	8NO	j1	J27-c	JUNC	J27-d	JUNC	J2-T	NSC	J21-Z1	WR
	•			J31-a	AT/WC	J42-L	ND				
k2	B ₆ *	7NO	D2	J27-a	JUNC	J27-b	JUNC	J2-U	NSC	J21-a1	WR
				J31-C	AT/WC	J42-K	ND			1,	



BUSS CIRCUITS (JUNCTION CARDS)

LOGIC TERM	TIE PO	DINTS	· · · · · · · · · · · · · · · · · · ·			<u></u>	•	· · · · · · · · · · · · · · · · · · ·			
B*	J27-M	JUNC	J27-N	JUNC	J6-E	NSC	J21-Y1	WR	J26-b2	V ₁ T/W	
	J31-c	AT/WC	J42-A	ND						* '	
B ₁ *	J27-P	JUNC	J27-R	JUNC	J1-N	NSC	J21-M2	WR	J26-Z2	V ₁ T/W	
	J31-J	AT/WC	J42-B	ND							
B ₂ *	J27-S	JUNC	J27-T	JUNC	J1-M	NSC	J21-f1	WR	J26-Y2	V ₁ T/W	
	J31-H	AT/WC	J42-C	ND	· ·					_	
B ₃ *	J27-U	JUNC	J27-V	JUNC	J1-L	NSC	J21-f2	WR	J26-U2	V ₁ T/W	:
	J31-L	AT/WC	J42-D	ND						-	
B ₄ *	J27-W	JUNC	J27-X	JUNC	J1-T	NSC	J21-A1	WR	J26-V2	V ₁ T/W	
	J31-E	AT/WC	J42-F	ND						1	هر
В ₅ *	J27-Y	JUNC	J27-Z	JUNC	J2-V	NSC	J21-a2	WR	J26-W1	V ₁ T/W	
	J31-N	AT/WC	J42-H	ND ·						-	
B ₆ *	J27-a	JUNC	J27-b	JUNC	J2-U	NSC	J21-a1	WR	J26-k2	V ₁ T/W	
	J31-C	AT/WC	J42-K	ND	*					-	
B ₇ *	J27-c	JUNC	J27-d	JUNC	J2-T	NSC	J21-Z1	WR	J26-k1	V ₁ T/W	
	J31-a	AT/WC	J42-L	ND					:		· ·
<u>R</u> 1	J27-e	JUNC	J27-f	JUNC	J27-h	JUNC	J6-K	NSC	J22-M2	XP	
	J22-V1	XP	J25-E2	V2T/W	J25-J1	V ₂ T/W	J32-K	AT/WC	J42-Y	ND	
R ₂	J27-C	JUNC	J27-D	JUNC	J5-D	NSC	J22-L1	XP	J25-E1	V ₂ T/W	
	J32-V	AT/WC	J42-b	ND						-	
R ₃	J27-A	JUNC	J27-B	JUNC	J6-b	NSC	J21-K1	WR	J25-U2	V ₂ T/W	
	J31-U	AT/WC	J42-N	ND							
<u>R</u> 4	J28-V	JUNC	J28-W	JUNC	J12-Y	FSC	J22-V2	XP	J25-H2	v ₂ T/W	
R ₅	J28-X	JUNC	J28-Y	JUNC	J12-H	FSC	J21-J2	WR	J25-S2	V ₂ T/W	·
	J46-c	ACP									
<u>G</u> m	J27-K	JUNC	J27-L	JUNC	J12-M	FSC	J22-F1	XP	J25-K1	V ₂ T/W	
	J46-E	ACP									
<u>G</u> c	J27-E	JUNC	J27-F	JUNC	J5-V	NSC	J22-J2	ХP	J25-P1	V ₂ T/W	
	J32-D	AT/WC	J42-е	ND				·		J	
Ap	Ј27-Н	JUNC	J27-J	JUNC	J6-N	NSC	J25-U1	V2T/W	J31-Y	AT/WC	
- 	J46-k	ACP	J32-B	AT/WC	J17-B	T/WC	J42-S	ND			
N ₃₁	J28-j	JUNC	J28-k	JUNC	J11-E	PC	J21-L2	WR	J22-Y1	XР	
	J25-H1	V2T/W		ĺ	-						
L _{u-4}	J27-j	JUNC	J27-k	JUNC	J25-K2	V ₂ T/W	J26-f1	V ₁ T/W	J46-d	ACP	

BUSS CIRCUITS (DO NOT GO TO JUNCTION CARD)

LOGIC TERM	TIE PO	INTS								
B _{1p}	J42-f	ND	J1-b	NSC	J8-D	RC	J11-Z	PC	J14-N	T/WC
	J29-N	AT/WC						,		
B _{2p}	J42- i	ND	J1-c	NSC	J8-F	RC	J11-Y	PC	J14-T	T/WC
	J29-T	AT/WC								
B _{3p}	J42-k	ND	J1-d	NSC	J8-H	RC	J11-U	PC	J14-U	T/WC
	J29-U	AT/WC								
B _{4p}	J42-n	ND	J1-e	NSC	J8-J	RC	J11-X	PC	J14-M	T/WC
	J29-M	AT/WC								:
B _{5p}	J42-p	ND	Ј2-е	NSC	J8-K	RC	J11-W	PC	J14-K	T/WC
	J29-K	AT/WC								
B _{6p}	J42-r	ND	J2-c	NSC	J8-Y	RC	J11-a	PC	J14-L	T/WC
	J29-L	AT/WC								
B _{7p}	J42-s	ND	J2-b	NSC			J11-V	PC		
<u>r</u> 1	J42-Z	ND	J6-c	NSC						
r ₂	J42-c	ND	J5-h	NSC						
S	J42-V	ND	J4-T	NSC	J5-d	NSC	J8-W	RC	J11-R	PC
	J14-W	T/WC	J17-d	T/WC	J32-d	AT/WC	J29-W	AT/WC		
U	J42-W	ND	Ј4-с	NSC	J11-M	PC	J17-j	T/WC	J32-j	AT/WC
Kc	J42-T	ND	J6-M	NSC	J31-X	AT/WC	J25-W2	V2T/W		

