SYSTEMS ENGINEERING LATORATORIES PROGRAM LIBRARY

SOFTWARE DESCRIPTION

the production of the part who give

CA	T	$^{\sim}$	بد	V	u	ΤA	v.)	υJ	U	UΔ	u	
1					ş .			7.79					

DOCUMENTATION REV*

DATE June 15, 1970

PROGRAM TITLE

810A/B Instruction Simulation and Comparison (IS&C)

PURPOSE:

Executes mainframe instructions and simulates them if possible by software. The results are compared and an error condition occurs on an error. Some instructions cannot be simulated easily so they are executed and the results compared to a constant.

CONFIGURATION:

Basic SYSTEMS 810A/B Computer

SOFTWARE ENVIRONMENT:

Stand-Alone

PROGRAM LANGUAGE:

SYSTEMS 810A/B Assembly Language

SIZE: 2000₈ - 4163₈

TIMING: Approx 20 Seconds/Cycle

REASON FOR CHANGE:

Changes were made to allow this program to run with the Keytran System and output all messages to the selectric typewriter by setting Sense Switch 13.

USE:

Start at location 2000g, the program will run until manually halted.

When running under the Keytran System, the Diagnostic Number for this program is four (4). The program will automatically be started at location 2000₈ and will run continuously until the Index Key is depressed on the selectric typewriter at which time control will be returned to the Keytran Diagnostic Loader.

If an error occurs, consult the routine description to find what instruction failed.

Sense Switch Settings:

SSW 0 up - A successful cycle type-out will occur approximately every 25 seconds only if there have been no errors during that cycle.

SSW l up - Errors will be ignored.

SSW 2 up - No error type-out will occur, the machine will halt and the A-Accumulator may be displayed for the error location.

SSW 3 up - A halt will occur after the error type-out.

SSW 13 up - Indicates program is being run with the Keytran System and that all output will be via the selectric typewriter.

Type-Out Formats

Successful Cycles - NNNN
NNNN = Decimal number of cycles in which no errors occurred.

Machine error preceding location XXXXX XXXXX = Octal location from which a SPB occurred after an error condition found by the program.

METHOD:

Clear A-Accumulator (CLAT)

The A-Accumulator is loaded with the counter and cleared. A is then checked for zero. The counter is then incremented.

The test is repreated for every case. An error at location 20538 indicates a CLA error.

Skip if A-Accumulator is Zero (SAZT)

The B-Accumulator is incremented and transferred to A. A is checked for zero by the SAZ and then A is checked for zero by the CMA. An error will occur at location 2071₈ if a skip occurs when A is not zero and at location 2074₈ if there is not a skip when A is zero. An error can also occur at 2100₈ if a skip does not occur when A is zero, and if a skip occurs but A is not zero there will be an error indication at 2102₈ or 2104₈.

Skip if A-Accumulator is Positive (SAPT)

B is incremented in the same manner as the zero test. An error at location 21148 means a skip should have occurred. An error at location 21258 indicates a skip occurred when A was not positive. A counter is used to test every case.

Skip A-Accumulator is Negative (SANT)

Operates in the same manner as the A positive Test. An error at location 2140g indicates an illegal skip and an error at 2150g indicates no skip occurred.

The second of th

Skip on A-Accumulator Sign (SAST)

Runs similar to the previous tests except that there are three possibilities instead of two. An error at 21648 or 21668 indicates A was zero and the SAS did not detect this condition. An error at 21738 will occur when the SAS did not detect a positive sign. If a negative sign if not sensed, an error will occur at 22008.

Compare Memory to A-Accumulator (CMAT)

The A-Accumulator is loaded with the counter, a CMA to zero is executed and according to the skip after the CMA, the A-Accumulator is tested for more, less, or equal to zero.

An illegal skip to n+1 will cause an error at location 2214₈. An illegal skip to n+2 will cause an error at location 2217₈. An illegal skip to n+3 will cause an error at location 2226₈.

Load and Store Instructions (LASA, LBSB)

The Accumulator is loaded with the counter and then stored in the location tagged STOP. A comparison between the stored data and the accumulator is then executed. The data is then compared with the counter. Errors at 2237₈ or 2241₈ indicate a bad STA, errors at 2243₈ or 2245₈ indicate a bad LAA. If an error occurs at location 2257₈ or 2261₈ the STB instruction failed, errors at 2264₈ or 2266₈ indicate LBA failed.

Transfer and Interchange A & B (TATB)

A is loaded with the counter and transferred to B, B is then stored and compared to A. An error at 23018 or 23038 indicates this phase failed.

B is loaded with the counter and is then transferred to A. A is compared to the counter and an error will occur at location 2310_8 or 2312_8 if TBA fails.

IAB is tested by loaded A with the counter and B with minus one. After an IAB, A is compared to minus one, B is stored and A is loaded with STOR. A comparison then takes place. Errors at location 2317₈ or 2321₈ indicate a bad LAA. If an error occurs at location 2257₈ the STB instruction failed, errors at 2264₈ or 2266₈ indicate LBA failed.

Transfer and Interchange A & B (TATB)

A is loaded with the counter and transferred to B, B is then stored and compared to A. An error at 2301g or 2303g indicates this phase failed.

B is loaded with the counter and is then transferred to A. A is compared to the counter and an error will occur at location 2310₈ or 2312₈ if TBA fails.

IAB is tested by loading A with the counter and B with minus one. After an IAB, A is compared to minus one, B is stored and A is loaded with STOR. A comparison then takes place. Errors at location 2317₈ or 2321₈ indicate A did not contain a minus one. If B did not contain the proper information errors will occur at 2325₈ or 2327₈.

Negate A-Accumulator (NEGT)

The counter is subtracted from zero in A and stored. A is then loaded with the counter and negated. The results are compared and an error will occur at location 23438 or 23458 if they are not equal.


Shift Instructions (BEG1)

The RSA is tested extensively by loading A with a constant and shifting zero positions the first time. A comparison through an indirect address (DAT1, location 24128), checks the proper constant. The shift is incremented along with the indirect address. After all tests are completed, the shift and indirect address are returned to their original quantities. An error at 23558 or 23578 indicate an RSA error.

The rest of the shift instructions (SHTE) are tested two to six times, each shifting one position at a time. The results are compared to the proper constants.

Errors will occur at the following locations:

2421 ₈ 2423 ₈ 2426 ₈ 2430 ₈ 2434 ₈ 2436 ₈ 2441 ₈ 2443 ₈ 2447 ₈ 2451 ₈	LSA	2520 ₈ 2522 ₈ 2525 ₈ 2527 ₈ 2455 ₈ 2460 ₈ 2463 ₈ 2466 ₈	RSL LSL	2472 ₈ 2474 ₈ 2477 ₈ 2501 ₈ 2505 ₈ 2507 ₈ 2512 ₈ 2514 ₈	RSA
24478	teapper e)



Add (ADD1, ADD3)

ADD1 - A is cleared, one is added to A and the counter is incremented, the results are compared and an error will occur at location 30068 or 30118 if there is a failure. This test is repeated in the B-Accumulator. A failure in B is indicated by an error at location 30238 or 30258.

ADD3 - The next test adds the counter to itself in A and B, the registers are then loaded with the counter and shifted left one position. The sums are compared and errors will occur at location 3040_8 or 3042_8 for an error in A and 3057_8 or 3061_8 for an error in B.

Subtract (SUB1, SUB2, SUB3)

SUB1 - A is loaded with the counter, it is then subtracted, the A-Accumulator is then checked for zero, a typeout at location 30728 indicates an error.

SUB2 - Zero is subtracted from the counter, A is then compared to the counter, if there is an error, a typeout will occur at location 31028 or 31048.

SUB3 - The counter is multiplied by two, it is then subtracted. A should then be equal to the counter, a halt at location 31158 or 31178 indicates A is not equal to the counter.

And A & B Or A & B (ANOR)

Constants are and'ed and or'ed, the results are compared to constants. Error indications at locations 3144_8 , 3146_8 , 3162_8 , 3164_8 , and 3200_8 or 3202_8 are errors in the ABA instruction. Error indications at locations 3134_8 , 3136_8 , 3152_8 , 3154_8 , 3170_8 , 3172_8 , and 3206_8 or 3208_8 are errors in the OBA instruction. All worst cases are tested.

Increment B and Skip (IBST)

B is loaded with minus one and incremented, the counter is operated in the same fashion. The B-Accumulator and the counter are compared. If no skip occurs while B is positive, an error will occur at location 32448. If B skips when it is negative, an error will occur at location 32578. An unequal comparison between B and the counter will cause an error at location 32478 or 32518 when B is positive and at location 32628 or 32648 when B is negative.

Copy Sign of B - (CSBN, CSBP)

The CSB instruction is tested with the B sign bit on and off. With the bit on a CSB, NEG gets the bit into A, the counter is then negated and one is subtracted from it. The two answers are then compared. Error indications on this test are at locations 33038 and 33058.

With the B sign bit off a CSB, NEG is used again but the counter is only negated. After the comparison the error indications are at locations 33208 and 33228.

Complement Sign of A (ASCT)

The counter is loaded in A, the sign is changed by adding a minus sign. The counter's sign is then complemented. The two results are compared and if they are not equal, an error will occur at location 33368 or 33408.

Change Number Systems (CNST)

If the counter is negative, the data is checked, if the data is zero, nothing is done. All other cases the counter is changed by a CNS and a ASC, the counter is then negated. The results are compared and if they are not equal, an error will occur at location 33628 or 33648.

The remaining part of memory contains the cycle counter, error routine, and typeout routines.