



# REFERENCE MANUAL SYSTEMS 86 General Purpose Computer

September 1969

ALL SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE

301-860000-000 Price: \$10.00

### LIST OF EFFECTIVE PAGES

The total number of pages in this manual is 250, consisting of the following:

Page Number	Issue
Title	Original
A	Original
i through iv	Original
1-1 through 1-8	Original
2-1 through 2-20	Original
3-1 through 3-10	Original
4-1 through 4-4	Original
5-1 through 5-182	Original
A-1 through A-8	Original
B-1 and B-2	Original
C-1 and C-2	Original
D-1 and D-2	Original
E-1 and E-2	Original
F-1 through F-4	Original

### TABLE OF CONTENTS


		Page
SECTION I	SYSTEM CHARACTERISTICS	
	Introduction	1-1
	System Structure	1-1
	System Characteristics	1-4
	Physical Characteristics	1-7
SECTION II	COMPUTER ORGANIZATION	
	Memory Organization	2-1
	Memory Addressing	2-1
	Effective Address	2-1
	No Address Modification	2-1
	Indexing	2-5
	Indirect Addressing	2-5
	Combined Indexing and Indirect Addressing	2-6
	Instruction Formats	2-6
	Memory Reference Instructions	2-7
	Immediate Operand Instructions	2-7
	Input/Output Instructions	2-8
	Interrupt Control Instructions	2-8
	Inter-Register Instructions	2-9
	Shift Instructions	2-9
	Operand Formats	2-9
	Error Checking	2-14
	Undefined Instruction	2-14
	Non-Present Memory Addressing	2-14
	Arithmetic Exception	2-15
	Privilege Violation	2-15
	Central Processor Options	2-15
SECTION III	INPUT/OUTPUT	
	Input/Output Organization	3-1
	Transfer Control Word	3-3
	Device Controller Channel Types	3-5
	Device Controller Channel Priority and Parameter	
	Assignments	3-5
	Peripheral Device Control	3-8
	Block Transfer Sequence	3-9
	Automatic Reinitialization	3-10
	Single Transfers	3-10

# TABLE OF CONTENTS (Cont'd)

		Page
SECTION IV	PRIORITY INTERRUPTS	
	Interrupts and Trap System	4-1 4-1
	Traps	4-1
	Input/Output Transfer Interrupts	4-1
	Basic Interrupts	4-2
	Dedicated Memory Locations	4-2
	Program Control of Interrupts	4-3
	Interrupt Servicing	4-4
SECTION V	COMPUTER INSTRUCTIONS	
	Introduction	5-1
	Load/Store Instructions	5-4
	Fixed-Point Arithmetic Instructions	5-38
	Floating-Point Arithmetic Instructions	5-72
	Logical Instructions	5-82
	Bit Manipulation Instructions	5-101
	Compare/Branch Instructions	5-111
	Register Transfer Instructions	5-136
	Shift Operation Instructions	5-148
	Control Instructions	5-165
	Interrupt Instructions	5-174
	Input/Output Instructions	5-180
	APPENDIX A — Hexadecimal-Decimal Conversion Table	A-1
	APPENDIX B — Hexadecimal Conversion Table	B-1
	APPENDIX C — Hexadecimal Additions	C-1
	APPENDIX D — Numerical Information	D-1
	APPENDIX E - USASCII Interchange Code Set with	٠,
	Card Punch Codes	E-1
	APPENDIX F — SYSTEMS 86 Computer Instruction Set	F-1
e.	LIST OF ILLUSTRATIONS	
Figure		Page
1-1	SYSTEMS 86 Computer Block Diagram	1-3
1-2	Data Organization	1-8
2-1	Information Boundaries in Memory	2-2

### LIST OF ILLUSTRATIONS (Cont'd)

Figure		Page
2-2	Positioning of Information Transferred Between	
	Memory and Registers	2-3
2-3	Memory Address Format	2-4
2-4	Effective Address Format	2-4
2-5	Indirect Address Format	2-6
2-6	Memory Reference Instruction Format	2-7
2-7	Immediate Instruction Format	2-7
2-8	Input/Output Instruction Format	2-8
2-9	Interrupt Control Instruction Format	2-8
2-10	Inter-Register Instruction Format	2-9
2-11	Shift Instruction Format	2-10
2-12	Arithmetic Operation Formats for Fixed-Point Numbers	2-11
2-13	Floating-Point Formats	2-12
2-14	Program Status Word Format	2-13
3-1	Input/Output Transfer Paths	3-2
3-2	Transfer Control Word Format	3-4
	LIST OF TABLES	
Table		Page
1-1	SYSTEMS 86 Computer and Options	1-2
1-2	Basic Hexadecimal Numbering System	1-8
2-1	Operand Format Code	2-5
2-2	Condition Code Definitions	2-13
2-3	Privileged Instruction Set	2-17
2-4	Memory Protect Page Designations	2-17
2-5	Privileged Operating Feature States	2-18
2-6	Multiport Memory Protect Register Bit Designations	2-19
2-7	Multiport Memory Access Control Bit Definitions	2-19
3-1	Transfer Control Word Format Code	3-5
3-2	Device Controller Channel Assignments	3-7
4-1	Priority Interrupt Dedicated Memory Locations	4-2
5-1	Symbol Definitions	5-1



Typical SYSTEMS 86 Computer Configuration

### **INSTRUCTION GROUPS**

For ease of reference the mnemonic for each instruction has been placed in the upper outside corner of each page. Also the instructions have been divided into eleven groups with tab designations as follows for each group.

LOAD/STORE

FIXED-POINT ARITHMETIC

FLOATING-POINT ARITHMETIC

LOGICAL

**BIT MANIPULATION** 

COMPARE/BRANCH

REGISTER TRANSFER

SHIFT OPERATIONS

CONTROL

INTERRUPT

INPUT/OUTPUT

### SECTION I SYSTEM CHARACTERISTICS

### INTRODUCTION

The SYSTEMS 86 is a 600-nanosecond cycle time, 32-bit general-purpose computer. It is available in a broad and continuous spectrum of configurations. At one end of the spectrum are processors with 8K (K=1024) words of memory and basic card or paper tape input/output devices. The system software supports these configurations with assembler, and basic operating systems. At the other end of the spectrum are processors having up to 128K words of memory. The highest level of system software supports these and intermediate size configurations.

The system hardware and software are designed, in particular, to respond to the expanding need for computers capable of performing substantial computational loads in real-time environments. The computational capability is designed in with a set of 152 basic instructions; direct addressing capability for any bit, byte, halfword, word, or doubleword in 128K words of memory; general-purpose registers; and high internal processing speeds. The real-time capability is designed into the input/output and interrupt systems and the instruction set which has an extensive group of logical, bit manipulation and control instructions. The two capabilities are combined in the multiprogramming software system which features fast external environment response, task scheduling, resource allocation; and multilanguage processing capabilities.

### SYSTEM STRUCTURE

The principal components of the SYSTEMS 86 Computer are a Central Processor (CP), Core Memory, Automatic Input/Output System (AIOS), and Device Controller Channels (DCC's).

Table 1-1 lists the options offered with the SYSTEMS 86 Computer.

The internal organization of the Central Processors and the interconnections between them and other system components are shown in figure 1-1. The CP basically consists of registers; control, timing, and execution logic; and information transfer buses.

The eleven 32-bit registers in the CP consist of the eight general-purpose registers (R0 through R7), the Instruction Register, the Transfer Register, and the Program Status Word Register. The eight registers, R0 through R7, are general purpose in that the contents of any of these registers can be addressed and operated on by most instructions. For example, all arithmetic, logical, and shift instructions can use any of the general purpose registers. In addition to being general purpose, some of these registers are assigned a specific function, Register R0 is used as the Link Register, and registers R1, R2, and R3 are used as index registers. R4 is used for masking operations.

The Instruction Register stores the full word or two halfword instructions currently being executed. The Transfer Register stores operands acquired from memory during the execution phase of the instructions. The Program Status Word Register always contains the current Program Status Word, including the program count.

TABLE 1-1. SYSTEMS 86 COMPUTER AND OPTIONS

Model Number	Description
8600	Central Processor with the KSR-33 Console K/P and the highest Interrupt Module
8610	Real Time Monitor features (system protect, privileged instruction execution, and common memory protect logic)
8618	Remote Control Console
8619	KSR-37 Console K/P instead of the standard KSR-33 Console K/P
8620	Floating Point Arithmetic Unit
8630	8K x 36 Bit Memory Module with one port and byte parity
8631	8K x 36 Bit Memory Module with one port, page protect and byte parity
8632	8K x 36 Bit Memory Module with two ports and byte parity
8633	8K x 36 Bit Memory Module with two ports, page protect and byte parity
8634	$8\mbox{K} \times 36\mbox{ Bit Memory Module with two ports, page protect, port protect and byte parity}$
8640	Direct Memory Access
8650	Highest 6 External Interrupts
8651	External Interrupt Module, 16 levels
8670	Interfaces for nine additional Device Controller Channels
8671	Interval Timer




Figure 1-1. SYSTEMS 86 Computer Block Diagram

The Timing and Control Section translates machine instructions into signals which control the flow of information over the buses and through the execution logic specified by each instruction. The Parallel Arithmetic and Logical Operation Section contains the adder and other execution logic for arithmetic and logical operations. It also contains the data formatting gates, which permit the reading from and writing into memory of bytes, halfwords, words, and doublewords. The execution logic for all arithmetic and logical instructions operates on all specified bits in parallel to expedite machine operation.

All data transfers are also performed in bit parallel format over the information buses. All paths over which instructions or operands are transferred are 32 bits wide. Some paths for peripheral device controller channels are eight bits and 16 bits wide.

# SYSTEM CHARACTERISTICS

Word Length - 32 bits

Cycle Time - 600 nanoseconds

Instruction Execution Times (microseconds)

	32 bit word	64 bit doubleword
Load, store	1.2	1.8
Add, subtract fixed point floating point (optional)	1.2 2.4 minimum to 3.6 maximum	1.8 3.0 minimum to 4.8 maximum
Multiply fixed point floating point (optional)	6.6 6.6	n/a 11.4
Divide fixed point floating point (optional)	10.8 11.4	n/a 19.8

Memory Size

The memory size can be 8,192 to 131,072 words, expandable by 8K word modules. (K = 1024)

Memory Addressing

Memory is addressable by bit, byte, halfword, word, and doubleword. All locations up to 128K words are directly addressable without requiring the use of base registers, index registers, or indirect addressing.

Memory Parity

A parity bit is stored with each eight-bit byte.

Indirect Addressing

Capability for multilevel indirect addressing is provided in all memory reference instructions. Both pre-indexing and post-indexing operations can be performed in conjunction with indirect addressing.

Immediate Addressing

Capability for immediate addressing of operands is provided to reduce execution time and storage requirements.

General Purpose Registers Eight addressable general purpose registers are provided.

Index Registers

Three of the eight general purpose registers can be used as index registers.

Index Formats

Memory addresses can be indexed by byte, halfword, word, or doubleword.

Instruction Set

A total of 47 halfword instructions (16-bit instruction length) and 105 word instructions (32-bit instruction length) are included in the SYSTEMS 86 Computer instruction set. The word instructions primarily reference bits, bytes, halfwords, words, or doublewords stored in memory. The halfword instructions primarily reference operands stored in registers. The halfword set, in particular, results in very efficient memory utilization due to the high percentage of instructions that can be stored two per location.

Register File Loading and Storing Load File and Store File instructions are provided to expedite context switching as well as computation. The contents of from one to eight registers can be transferred to or from memory by executing either of these instructions.

Bit Manipulation

A set of bit manipulation instructions is provided to enable individual bits in memory or a register to be tested and modified. In addition, the capability for direct evaluation of logical functions is provided.

Masking Operations

The result of many register-to-register arithmetic, logical, and transfer operations can be masked as part of the execution of the instruction. In addition, masking operations can be performed on operands transferred between memory and registers. These masking features result in outstanding data formatting and logical operation capabilities.

Call Monitor Instructions An instruction is provided to enable the currently active program to communicate readily with the system monitor.

Condition Code

A four-bit condition code is stored at the completion of the execution of instructions which modify operands. This code enables the result of operations to be tested quickly and conveniently.

Program Status Word This word contains the current value of all machine conditions which must be preserved prior to context switching. The current Program Status Word is automatically stored in memory each time a priority interrupt occurs, and is restored when the interrupt routine is exited.

Floating Point Arithmetic The floating point hardware option enables the SYSTEMS 86 Computer to perform either word or doubleword floating-point add, subtract, multiply, and divide operations. The word format consists of a 24-bit fraction, plus sign and a seven-bit exponent. The first word of the doubleword format consists of the 31 most significant bits, plus sign, and the second word contains the 25 least significant bits of the fraction and the seven-bit exponent.

### Automatic Input/Output System

The basic input/output structure is designed to eliminate Central Processor delays caused by peripheral device response time. The Central Processor can initiate transfers of blocks of data for any combination of up to 16 Device Controller Channels and then proceed with internal operations while the transfers occur in a simultaneous, interleaved manner.

### Device Controller Channels

These input/output channels contain the controllers for peripheral devices as well as the required computer transfer logic. This enables high-speed command and data transfers between the computer and device controllers to be confined within the computer cabinet. The transfers between controllers and devices are performed independently of Central Processor operation. As a result, a minimum number of machine cycles is used for input/output operations.

### Direct Memory Access

This option enables the Automatic Input/Output System to be connected to a second memory port to permit input/output transfers to be performed without stealing program execution cycles.

### Priority Interrupts

The SYSTEMS 86 Computer is supplied with twelve levels of priority interrupts and traps. Minimum interrupt response time is achieved by making long instructions interruptable, providing for automatic storage of the current program status, and providing register file load and store instructions. The high degree of program control provided for handling of the interrupt system offers new capabilities to real-time system users and improves monitor performance.

#### Machine Traps

Extensive checking of both hardware and program operation is performed. Traps are generated when abnormal conditions occur.

### Multiprogramming Features

Hardware as well as software features are supplied with SYSTEMS 86 Computers which enable multiple programs to time-share computer operation. A privileged operation feature is available which includes both memory protection and privileged instruction trapping capabilities.

#### Real-Time Clock

SYSTEMS 86 Computers are supplied with a real-time clock. This clock is useful in all real-time system control and time allocation or accounting applications. In addition an interval timer is optionally available.

#### Power Fail-Safe

This standard feature prevents the contents of core memory from being modified by power turn-on or turn-off. An interrupt level is also supplied which enables machine status and volatile register contents to be preserved when power failure is detected and to be restored when power is again applied to the computer.

#### Control Panel

The SYSTEMS 86 Computer control panel is designed to facilitate manual machine control. It contains an automatic program load feature and an addressable program halt feature in addition to all necessary controls and displays for loading and displaying register or memory contents and performing all required machine control functions. An Optional Remote Control Console is also available.

### Keyboard/Printer

A choice of keyboard/printer is available. Either the Teletype Model 33 or 37 can be supplied.

### Real Time Monitor Features

The optional Real Time Monitor Features include System Protect, Memory Page Protect and Privileged Operation. System Protect consists of a console keyswitch which may be used to prevent manual intervention with computer operation. It also includes two special interrupt levels which override all other machine functions. One is connected to the power failure and restoration detection circuits. The other is connectable to an external controller or monitor such as a watchdog timer. Memory Page Protect causes the privilege violation trap to be generated if the Central Processor is operating in the unprivileged state, and attempts execution of an instruction which modifies the contents of any protected memory location. Privileged Operation provides safeguards against attempts by two or more programs to use the same computer resources.

### PHYSICAL CHARACTERISTICS

SYSTEMS 86 Computers are packaged in cabinets approximately 66 inches high, 51 inches wide, and 31 inches deep. A single cabinet can contain a Central Processor with an Automatic Input/Output System and up to 16 Device Controller Channels plus 8K to 32K words of memory. The memory may have one or two ports. Any combination of computer options including Direct Memory Access, and floating point arithmetic can be contained in the single cabinet. This packaging design enables SYSTEMS 86 Computers to be expanded readily at the customer's facility, since space is provided for all combinations of options.

### DATA FORMATS

USASCII eight-bit character coding (shown in the Appendix) is used as the internal character code by the SYSTEMS 86 software. Characters are stored in memory four per word in byte format.

All character-oriented peripheral devices, except card handling equipment, produce or accept USASCII-coded characters. Some devices, such as line printers, accept only truncated USASCII (six least significant bits of USASCII). The card equipment transfers eight-bit bytes. It operates either in the binary or code translate modes.

The basic hexadecimal numbering system and its binary and decimal equivalents are specified in table 1-2. The hexadecimal system has a base of 16. The first 10 digits are represented by decimal numbers zero through nine; the last six digits are represented by the letters A through F.

Figure 1-2 gives a functional description and format of the data organization used with SYSTEMS 86 Computers.

TABLE 1-2. BASIC HEXADECIMAL NUMBERING SYSTEM

Hexadecimal (Base 16)	Binary (Base 2)	Decimal (Base 10)	Hexadecimal (Base 16)	Binary (Base 2)	Decimal (Base 10)
0	0000	0	8	1000	8
1	0001	1	9	1001	9
2	0010	2	А	1010	10
3	0011	3	В	1011	11
4.	0100	4	С	1100	12
5	0101	5	D.	1101	13
6	0110	6	E	1110	14
7	0111	7	F	1111	15




Figure 1-2. Data Organization

#### SECTION II COMPUTER ORGANIZATION

### MEMORY ORGANIZATION

The SYSTEMS 86 Computer is a 32-bit, word-organized machine. All core memory cells as well as registers store 32 bits. A full word is always read from, or stored into, memory each time memory is accessed; however, memory is designed to permit replacement of a byte, halfword, or word in any addressed cell. A word can be read from a cell into the Memory Data Register and then partially replaced in the register by bits transferred from the Parallel Arithmetic and Logical Operation Section in the Central Processor. The modified word can then be stored back into the memory cell. The entire operation, which consists of read, selective replace, and restore, is performed in one memory cycle time.

The definition of the position in memory for all the basic information formats is given in figure 2-1. Any of these units of information except the doubleword can be accessed by either the Central Processor or Automatic Input/Output System. Doublewords are accessible by the Central Processor as pairs of words that always start with an even memory location. The least significant bit of a doubleword address is actually forced to zero by the Central Processor. Therefore, an odd doubleword address contained in an instruction causes the same operand to be acquired as the next lower even address.

Information is transferred between memory and registers with the initial and final positioning shown in figure 2-2. All information transferred from memory to a register is right-justified in the register, and all information transferred from a register to a memory cell is assumed to be right-justified in the register. When doublewords are transferred, the contents of the specified even memory cell are always transferred to the specified even register (R0, R2, R4, or R6), and the contents of the odd cell are transferred to the next higher numbered odd register. The least significant bit of both the register address and the memory address is treated as zero.

### MEMORY ADDRESSING

A 20-bit address is used to specify any byte, halfword, word, or doubleword in memory. The format and the bit positioning of this address are shown in figure 2-3.

This format enables all cells in memory to be addressed directly without use of any paging, sectorizing, mapping, or other address modification operations.

The coding of the F and C fields, which when combined are called the operand format code, is defined in table 2-1.

### EFFECTIVE ADDRESS

The effective address of the operand is derived from the value of bits 9 through 31 contained in the instruction. The format and bit position of the effective address is defined in figure 2-4.

### NO ADDRESS MODIFICATION

When X and I are equal to zero, the effective address is defined by bits 12 through 31. Any byte, halfword, word, or doubleword in memory can be specified.




Figure 2-1. Information Boundaries in Memory




Figure 2-2. Positioning of Information Transferred Between Memory and Registers




Figure 2-3. Memory Address Format




Figure 2-4. Effective Address Format

TABLE 2-1. OPERAND FORMAT CODE

F	С	Designated Format
0	0 0	Word
0	0 1	Left Halfword
0	1 0	Doubleword
0	1 1	Right Halfword
1	0 0	Byte 0
1	0 1	Byte 1
1	1 0	Byte 2
1	1 1	Byte 3

#### **INDEXING**

When X is not equal to zero and I is equal to zero, the effective address is formed by adding the contents of bit positions 13 through 31 of the specified index register to the corresponding bit positions of the address contained in the instruction.

The index register is assumed to contain a 32-bit positive or negative displacement value. This displacement value may be any integral number of bytes, halfwords, words, or doublewords which, when added to the address contained in the instruction, produces a resulting address within the memory boundaries of the machine. If the addition produces a resulting address larger than the memory boundaries of the machine, a non-present memory trap is generated. The bit position corresponding to the displacement value for each type of operand format is given below:

Format	Bit Position
Byte	31
Halfword	30
Word	29
Doubleword	28

The instruction that increments the contents of the index register is capable of specifying which of these four bits is to be incremented. Therefore, indexing operations can be performed with any of the defined operand formats. The address format code is designed such that indexing operations, as defined, do not change the specified format for the operand. For example, when a sequence of bytes is accessed by successive indexing operations, incrementing bit 31 of the index count causes bytes to be accessed in the sequence — Byte 0, Byte 1, Byte 2, Byte 3, Byte 0—, where the second Byte 0 indicated in the sequence is accessed from the next higher word location in memory than the first.

### INDIRECT ADDRESSING

When X equals zero and I equals one, the value of the Word Address (WA) is interpreted as the address of the address of the operand. The contents of the location specified by the WA are accessed to obtain the address of the operand. This accessing of an indirect address word adds one cycle time to instruction execution time. The format for an indirect address word is defined in figure 2-5. As seen in the figure, the




Figure 2-5. Indirect Address Format

indirect address format is the same as the memory reference instruction format in bit positions 9 through 31. The values of bits 0 through 8 are ignored in indirect addressing operations to permit instruction words to be used as indirect address words for other instructions.

Presence of the X and I fields in the indirect address format permits multilevel indirect addressing plus indexing at any level desired.

The address modification logic is designed to permit the operand format to be specified at any indirect address level. The rule for format code specification in indirect address levels is as follows:

Format Code Specification Rule — The effective operand format code in each indirect address level replaces the format code from the previous level, provided that the format code is not equal to zero in the new level. If the format code is equal to zero at any indirect address level, the value from the previous level is retained. The effective value of C at any level is the value resulting after any specified indexing operation is performed. The value of F is not modified by indexing operations.

The result of providing the above-described flexibility in operand format specification is that, in instructions such as Load and Store, the operand format can be specified in the instruction word, and in other instructions such as an Indirect Branch, the format (left or right instruction) can be specified in the final indirect address level. In addition, indirect address words containing the wrong format code can be used, provided the correct nonzero format code is specified in a later indirect level.

COMBINED INDEXING AND INDIRECT ADDRESSING

When X is not equal to zero and I is equal to one, both indexing and indirect addressing operations are performed. Indexing is performed first, which means that the indirect address is obtained from the cell specified by the sum of the address contained in the instruction word and the value stored in the specified index register. If post-indexing rather than pre-indexing is desired, the value of X=0 is placed in the instruction word and the value of X=1, 2, or 3 (as desired) is placed in the indirect address word. This flexible indexing scheme enables any one, two, or three-dimensional indexing operation desired to be performed.

INSTRUCTION FORMATS

The SYSTEMS 86 instruction set contains both halfword and word instructions. The general distinction between these two types of instructions is that word instructions either contain operands or reference operands stored in memory, and halfword instructions only reference operands stored in registers. The principal classes of formats for both word and halfword instructions are described individually.

MEMORY REFERENCE INSTRUCTIONS The format for most memory reference instructions is defined in figure 2-6. These instructions contain two addresses: a register address R, and a memory address having the 20-bit format previously described.




Figure 2-6. Memory Reference Instruction Format

IMMEDIATE OPERAND INSTRUCTIONS

In immediate operand instructions, the right halfword of the instruction contains the 16-bit operand, rather than the address of the operand. The format for these instructions is given in figure 2-7.




Figure 2-7. Immediate Instruction Format

Arithmetic operands are assumed to be represented in the two's complement format, with the sign specified in bit 16. The sign is automatically extended to the left to convert the halfword operand into a fullword operand prior to performing arithmetic operations.

### INPUT/OUTPUT INSTRUCTIONS

The format for input/output instructions is given in figure 2-8. Input/output instructions include peripheral device command and test instructions. Both types of these instructions cause a 16-bit function code, contained in the instruction right halfword, to be sent to a device controller. The device number is specified within the instruction format as shown.




Figure 2-8. Input/Output Instruction Format

### INTERRUPT CONTROL INSTRUCTIONS

Interrupt control instructions permit selective enable, disable, and other control operations to be performed on any addressed interrupt level. The binary priority level number is specified in bits 6 through 12 of the instruction which specifies that the corresponding level is to be operated on by the instruction (for example, enabled). The instruction format is shown in figure 2-9.




Figure 2-9. Interrupt Control Instruction Format

### INTER-REGISTER INSTRUCTIONS

These halfword instructions provide the capability for manipulating operands stored in general purpose registers R0 through R7. The format for these instructions is shown in figure 2-10.




Figure 2-10. Inter-Register Instruction Format

Many inter-register instructions mask the result of the operation prior to storage in the destination register ( $R_D$ ). When the instruction specifies masking, the result is masked by the contents of the mask register so that zeros will be stored in the destination register in the positions corresponding to the zeros in the mask register. A one bit will be stored in the destination register for each bit position that has a corresponding one in the result and mask register.

### SHIFT INSTRUCTIONS

Shift instructions contain a register address, shift count, and shift direction bit, as shown in figure 2-11. In double register shift instructions, the R address specifies an even-odd pair, with the even register always on the left as in all other double register operations.

### OPERAND FORMATS

### Fixed-Point Arithmetic Operands

Fixed-point numbers are represented by a sign bit followed by a binary-coded integer. Negative numbers are represented in the two's complement format. Arithmetic operations are performed on bytes and halfwords after these operands are right justified and converted into words. Byte conversion is accomplished by the appending of 24 leading zeros, and halfword conversion consists of extending the halfword sign bit 16 positions to the left. Arithmetic operations are performed on words and doublewords in the format stored in memory, as shown in figure 2-12.




Figure 2-11. Shift Instruction Format

The range of numbers which can be represented in the two's complement format is:

+ Full Scale - 1	011 11
Zero	000 00
Full Scale	100 00

Where Full Scale equals  $2^{31}$  for fullword operands. The negative Full Scale value requires special treatment because it is the only number, other than zero, that does not change sign when complemented.

Floating-Point Arithmetic Operands

The formats for floating-point operands are shown in figure 2-13. Both the word and the doubleword formats consist of a signed fraction and a seven-bit, base 16 exponent. The exponent is weighted as shown on page 2-12. A negative number is represented as the two's complement of its absolute value, so that the execution of the compare and negate operations is valid with fixed-point or floating-point operands. The letter H indicates hexadecimal number representation.




Figure 2-12. Arithmetic Operation Formats for Fixed-Point Numbers




Figure 2-13. Floating-Point Formats

Exponent Value (H)	Weight
<b>7</b> F	16 <sup>63</sup>
40	16 <sup>0</sup>
00	16 <sup>-64</sup>

The resulting magnitude of the range of numbers N that can be represented by the floating-point format is shown below.

/F/ is the magnitude of the fraction contained in the format. [(/F/16<sup>-64</sup>  $\leq$  /N/  $\leq$  /F/16<sup>63</sup>) the number is equal to or greater than F times 16<sup>-64</sup> or equal to or less than F times 16<sup>63</sup>]. The range of /F/ provided in the normalized word format is [(2<sup>-4</sup>  $\leq$  /F/  $\leq$  (1-2<sup>-24</sup>) the magnitude is equal to or greater than 2<sup>-4</sup> or equal to or less than 1 minus 2<sup>-24</sup>].

And in the doubleword format is  $[(2^{-4} \le /F)] \le (1-2^{-56})$  the magnitude is equal to or greater than  $2^{-4}$  or equal to or less than 1 minus  $2^{-56}$ ].

### Condition Code

A four-bit condition code is stored at the completion of the execution cycle of most instructions. This code contains the information regarding the result of the operation for which tests are most often made. The meaning of the condition code bits after the execution of arithmetic and many other instructions is defined in table 2-2.

The specific meanings of the condition code bits are defined in Section V with each instruction description. In addition to having a condition code stored automatically at the end of the execution cycle of most instructions, a group of compare instructions is provided that enables two operands to be compared in a variety of ways without

**TABLE 2-2. CONDITION CODE DEFINITIONS** 

Condition Code	Bit Position	Meaning
CC1	1000	Arithmetic exception
CC2	0100	Result greater than 0
ссз	0010	Result less than 0
CC4	0001	Result equals 0

modification of the stored operands. The result of the comparison is stored as the current condition code. A peripheral device test instruction is also provided that causes a condition code to be stored, which is the response of the device to the execution of the test instruction.

Three instructions, Branch Condition True, Branch Condition False, and Branch Function True, enable the condition code to be tested for any of the 16 possible states. The Branch Function True instruction also provides a means of evaluating any logical function having up to four independent variables.

Program Status Word The Program Status Word (PSW) contains all machine conditions that must be preserved prior to context switching. The format of the PSW is shown in figure 2-14.




Figure 2-14. Program Status Word Format

Execution of any Branch or Branch-and-Link instruction replaces the contents of bit positions 13 through 30 of the PSW Register with the effective address specified by the instruction. In addition, if the Branch instruction contains an indirect address bit (bit 11), the contents of bits 1 through 8 are also replaced by the contents of the corresponding bit positions in the indirect address location.

The PSW is automatically stored in the Link register (R0) each time a Branch-and-Link instruction is executed. An instruction is provided to enable a new PSW to be established by transferring the contents of any register to the PSW register.

#### **ERROR CHECKING**

### Memory Parity

A separate parity bit is stored in memory with each byte. This permits selective replacement of individual bytes in memory with no added time penalty. Each time a word is read from memory, the parity of all four bytes is checked.

There are two basic categories of memory parity errors: (1) those that can occur during input/output transfers and (2) those that can occur on instruction fetch, indirect calls in the process of fetching an operand, fetching the operand itself, or fetching a dedicated interrupt location.

If a parity error occurs during an I/O transfer, a testable condition is set in the associated Device Controller Channel to indicate the parity error occurrence, but no parity error trap is generated in the Central Processor.

If a parity error is detected during the operations outlined in the second category, the instruction execution is terminated before any register, memory location, or machine status is changed (except a parity error detected in the operand of an indirect call initiated by a Load Byte, Load Halfword, Load Word, or Load Doubleword instruction). In this case, the operand is loaded into the specified register regardless of the parity error. When the instruction execution is terminated, the parity error trap processing routine is entered, provided that the trap level is enabled and no higher priority routine is being processed. If the trap level is not enabled, or a higher priority interrupt routine is being processed, the trapped instruction is treated as a No Operation instruction and the priority interrupt assigned to the trap is not requested; however, an error indicator is lighted.

The timing of any terminated instruction is one cycle if the parity error is located in the instruction word. If the error is contained in an indirect call, the timing is two cycles plus the number of cycles of indirect calls successfully completed before the indirect call containing the parity error. If the parity error is contained in the operand, the timing is that specified for the instruction.

### UNDEFINED INSTRUCTION

If execution of an undefined or nonpresent optional operation code is attempted, the instruction execution is terminated before any register, memory location, or machine status is changed. The trap processing routine is entered provided the trap level is enabled and no higher priority routine is being processed. If the trap level is not enabled, or a higher priority interrupt routine is being executed, the trapped instruction is treated as a No Operation instruction and the priority interrupt assigned to the trap is not requested.

### NON-PRESENT MEMORY ADDRESSING

When non-present memory is addressed by the Central Processor, the instruction execution is terminated before any register, memory location, or machine status is changed. The trap processing routine is entered provided the trap level is enabled and no higher

priority routine is being processed. If the trap level is not enabled, or a higher priority interrupt routine is being executed, the trapped instruction is treated as a No Operation instruction and the priority interrupt assigned to the trap is not requested. In Multiprocessor applications, the nonpresent memory trap occurs when a Central Processor addresses a memory module in which its port access bits are set to 00.

When a Device Control Channel addresses nonpresent memory, the Illegal Memory Access test condition is set in the Device Control Channel.

### ARITHMETIC EXCEPTION

An Arithmetic Exception occurs whenever the result of an arithmetic operation exceeds the word length of the machine. In all floating point operations, Arithmetic Exceptions occur whenever the value of the exponent of the result cannot be contained in the seven-bit exponent field.

An Arithmetic Exception is detected during a fixed-point add operation if the register and memory signs are the same but the sum sign is different. During a fixed-point subtract, it is detected if register and memory signs are different and the register and difference signs are different. An Arithmetic Exception cannot occur in a fixed-point Multiply Instruction. However, it is detected after a Divide Instruction, if the quotient cannot be represented as a 32-bit integer. In left shift arithmetic operations, an Arithmetic Exception occurs if the sign and most significant bit differs; then one or more additional shifts are performed. When a negate (two's complement) operation is performed, an Arithmetic Exception is detected if the operand equals minus full scale.

In all cases, the presence of an Arithmetic Exception causes the Condition Code bit CC1 to be set, and the Arithmetic Exception interrupt request signal to be generated.

## PRIVILEGE VIOLATION

If a privilege violation occurs, the instruction execution is aborted before the contents of any register, memory location, or machine status is changed. The trap processing routine is entered provided the trap level is enabled and no higher priority routine is being processed. If the trap level is not enabled, or a higher priority interrupt is being executed, the trapped instruction is treated as a No Operation and the priority interrupt assigned to the trap is not requested.

# CENTRAL PROCESSOR OPTIONS

### Teletype KSR-37

A Teletype model KSR-37 is offered as an optional replacement for the KSR-33. The KSR-37 operates at data input/output rates of up to 15 characters per second, and is provided for applications of high performance and continuous operation.

### Remote Control Console

The Remote Control Console option provides for mounting the Computer Control Panel on a convenient desk type console. This console also acts as a stand for the teletype. Both KSR-33 and KSR-37 teletypes can be used with the Remote Control Console.

### Interval Timer

The Interval Timer option includes a high resolution clock and a 32 bit register for counting machine cycles. The 32 bit register is under program control and may be loaded from memory or transferred to memory. A down count to zero in this register results in interrupt.

### Floating Point Hardware

When this option is present, the computer is capable of executing the floating point instruction set:

Add Floating-Point Word
Add Floating-Point Doubleword
Subtract Floating-Point Word
Subtract Floating-Point Doubleword
Multiply Floating-Point Word
Multiply Floating-Point Doubleword
Divide Floating-Point Word
Divide Floating-Point Doubleword

The execution of these instructions is described in Section V. The floating-point word and doubleword formats used are shown in figure 2-13.

### System Protect Feature

The system protect feature provides a maximum degree of assurance that the system will continue to operate regardless of external conditions or partial system failure. It consists of three elements: power fail-safe/auto start interrupt, system override interrupt and a console keylock switch. The power fail-safe/auto start feature causes an interrupt/trap (see interrupts description) to be generated each time the ac power is turned on or off. This interrupt can be used to save the machine status in the non-volatile core memory when power fails and to restart the program at the same, or perhaps some recovery, position when power is reapplied.

The system override interrupt can be connected to a second Central Processor in the system, or to a program controlled watchdog timer external to the system. If the program ever fails to reset the timer before the countdown interval elapses, the override interrupt signal can be used to restart program execution at a preassigned location. This feature can also be used to enable one Central Processor to control other Central Processors, or to enable the system to recover from "hangups" caused by either program or hardware problems.

A console keylock is included with the System Protect feature to provide a means of disabling the computer control switches. This three-position switch has the positions of "OFF," "Interrupts Enabled," and "Console Disabled." In the "OFF" position the computer operates as if the protect feature were absent. In the center position the two System Protect interrupts are enabled as are the console switches. In the third position the interrupts remain enabled and the console is disabled.

# Privileged Operation Feature

This optional feature provides safeguards against attempts by two or more programs to use the same computer resources. The Central Processor can be switched to operate in the "Privileged," "Semi-Privileged," or "Unprivileged" state and thereby have different degrees of control of computer memory and input/output resources. Two features are provided for limiting resource control. These are the capability to trap the execution of privileged instructions and to protect memory areas from unauthorized modification.

### Instruction Trap

This feature causes the privilege violation trap to be generated if the Central Processor is operating in the unprivileged state, and attempts execution of any of the privileged instruction set defined in table 2-3. If execution of a privileged instruction is attempted, it is aborted before any changes are made in memory content or machine status, and the privilege violation trap is generated.

**TABLE 2-3. PRIVILEGED INSTRUCTION SET** 

Enable Interrupt Disable Interrupt Request Interrupt Activate Interrupt Deactivate Interrupt	Transfer Register to Protect Register Branch and Reset Interrupt Command Device Halt Test Device	
--	--	--

### Memory Page Protect

This feature causes the privilege violation trap to be generated if the Central Processor is operating in the unprivileged state, and attempts execution of an instruction which modifies the contents of any protected memory location. The Central Processor can continue to read and execute the contents of all memory locations, provided no instruction attempts to modify the contents of a protected location.

The memory protect quantum is a 512-word page. A sixteen-bit register associated with each 8K memory module stores the protect status of each of the sixteen pages in the module. Therefore, any combination of memory pages can be protected in each memory module. Instructions are provided to modify the contents of the protect registers.

Table 2-4 defines the protect bit positions and the corresponding memory areas protected.

TABLE 2-4. MEMORY PROTECT PAGE DESIGNATIONS

Computer Bit Designation	Page Number	Memory Page (512 Words) Protected (1st Module) <sub>H</sub>		
31	0	0-7FC		
30	1	800-FFC		
29	2	1000-17FC		
28	3	1800-1FFC		
27	4	2000-27FC		
26	5	2800-2FFC		
25	6	3000-C400		
24	7	3800-3FFC		
23	8	4000-47FC		
22	9	4800-4FFC		
21	10	5000-57FC		
20	11	5800-5FFC		
19	12	6000-67FC		
18	13	6800-6FFC		
17	14	7000-77FC		
16	15	7800-7FFC		

Input/output transfers are not affected by the memory protect status or the Central Processor operating state. Since all I/O instructions are privileged, I/O transfers can only be initiated by programs which are executed when the processor is operating in the privileged state. However, it is often desirable to switch state from privileged to unprivileged during the time of completion of an I/O block transfer. Therefore, I/O transfers are performed independently of the operation of the privileged operation feature.

Table 2-5 summarizes the degree of resource control available to the Central Processor when operating in each of the privileged states.

The Central Processor state is initially set by the operation of a three-position keyswitch on the processor control panel. Any time this switch is operated from any position, the state is set to privileged. Operation continues in the privileged state until the first instruction is fetched from an unprotected memory location. Before this instruction is executed, the Central Processor is placed in the state corresponding to the current keyswitch position. The three positions are privileged, privileged and semi-privileged, unprivileged. The Central Processor continues operating in the new state until the

TABLE 2-5. PRIVILEGED OPERATING FEATURE STATES

State Executable Instructions		Permissible Memory Operations	Trapped Operations	
Privileged	All	Read, Write None Execute Contents		
Semi- Privileged	All Except TRP	Read, Execute Contents	Write in Protected Page, TRP	
Unprivileged All Except Privileged Set		Read, Execute Contents  Page, Execute Privileged Institions		

keyswitch is operated again, or any interrupt other than a transfer interrupt occurs. When an interrupt occurs, the Central Processor is automatically switched to the privileged state. The current state is preserved in the Program Status Word, which is stored in memory each time an interrupt is processed. Execution of the Branch and Reset Interrupt (indirect) instruction used to exit from the interrupt routine automatically restores the Central Processor state present at the time the interrupt routine processing began.

### Multiport Memory Protect

Multiport Memory Protect enables the access of memory modules to be restricted to either the Central Processor or Direct Memory Access unit in systems having both of these units. Since each of these units is connected to memory via one memory port, the protection feature is actually made to operate on a memory port basis.

With this feature, the protect register associated with each memory module is extended in size from sixteen to twenty-four bits, as shown in table 2-6.

TABLE 2-6. MULTIPORT MEMORY PROTECT REGISTER BIT DESIGNATIONS

Bits	Function	
0-7	Unused	
8-9	Port 1 access control (DMA)	
10-11	Port 2 access control (CP)	
12-15	Unused	
16-31	Page Protect Control	

Two access control bits per port are used to permit four levels of access, as defined in table 2-7.

TABLE 2-7. MULTIPORT MEMORY ACCESS CONTROL BIT DEFINITIONS

Access Bits	Permissible CP Operations				Permissible DMA Operations	
	Execute TRP Instruction?	Execute TPR Instruction?	Read and Execute?	Write?	Read?	Write?
00	Yes, transfers 8 access and 16 page protect bits	No, generates N-PMV	No, generates N-PMV	No, generates N-PMV	No, generates IMA	No, generates IMA
01	Yes, transfers 8 access and 16 page protect bits	Yes, transfers 24 bits	Yes	No, generates PV	Yes	No, generates IMA
10	Yes, transfers 8 access and 16 page protect bits	Yes, transfers 24 bits	Yes	Yes, transfer under control of page protect feature	Yes	Yes, unrestricted write capability
11	Yes, transfers 8 access and 16 page protect bits	Yes, transfers 24 bits	Yes	Yes, transfer under control of page protect feature	Yes	Yes, unrestricted write capability

TRP - Transfer Register to Protect Register TPR - Transfer Protect Register to Register

N-PMV - Non-Present Memory Violation Trap
P-V - Privilege Violation Trap

From the table it is seen that the 00 state prohibits all access to a given memory module through a given port. This capability is provided both to safeguard memory from the standpoint of privacy and also to insure that only designated units will be granted access cycles in a given module or group of modules. Therefore, in critical timing applications, the central processor or direct memory access can be assured of having all cycles in a given group of memory modules.

State 01 operates much like the page protect feature, except that the page size is 8K instead of 512 words. It allows read and execute operations but not write operations.

States 10 and 11 provide identical and unrestricted operation in SYSTEMS 86 Computers. Port 2 access to the first memory module (0-8K) is always forced by the hardware to keep the CP from locking itself out of this one module. Therefore, the value of bit 10 stored in the protect register is ignored and always treated as having the value of one.

#### SECTION III INPUT/OUTPUT

# INPUT/OUTPUT ORGANIZATION

Input/output (I/O) operations consist of transferring blocks of bytes, halfwords, or words between core memory and peripheral devices. Transfers are possible at rates up to 1,666,666 bytes, halfwords, or words per second, and are performed in an automatic manner which requires minimum Central Processor involvement.

All system components which participate in the execution of an I/O operation are illustrated in figure 3-1. The peripheral devices shown may be either data processing-type devices such as disc files, magnetic tape units, line printers, card readers, and card punches; or they may be real-time system devices such as data acquisition subsystems, communication control units, or system control units. In all cases, these devices are connected by a cable to a Device Controller Channel (DCC) in the Central Processor cabinet.

The Device Controller Channel is an Input/Output channel which performs fully buffered transfers of information concurrently with the transfer operations of other Device Controller Channels. There may be a total of 16 Device Controller Channels, all of which can perform block transfers concurrently at combined rates of up to 1,666,666 transfers per second.

Some Device Controller Channels are designed to handle single devices and others multiple devices. One is dedicated to the console keyboard/printer (DCC No. 16) and is supplied with the basic SYSTEMS 86 Computer. An additional Device Controller Channel is supplied with each peripheral device, except in cases such as magnetic tape units which operate with multi-device controllers. Under these conditions, a Device Controller Channel is supplied with the device controller.

Many devices, such as the console keyboard/printer, paper tape reader, paper tape punch, and card reader, are connected directly to a Device Controller Channel. The control electronics for these devices are incorporated into the Device Controller Channel. This implementation technique has been selected because it results in the Central Processor being buffered from delays caused by the I/O cable and the response time of the peripheral device. As a result, all peripheral device command instructions are executed in a single computer cycle time and all device test instructions are executed in two cycle times.

Multi-device controllers such as magnetic tape control units and single device controllers requiring a considerable amount of electronics, such as disc files and line printers, are contained in a cabinet other than the Central Processor cabinet. However, the Device Controller Channels to which these controllers are connected contain all of the command, test, and data buffering required to isolate the Central Processor from I/O cable and remote controller response delays. The execution time for device command and test instructions is also one and two computer cycles, respectively.




Figure 3-1. Input/Output Transfer Paths

The Automatic Input/Output System (AIOS) directs all I/O transfers between core memory and the Device Controller Channels. Transfer of a block of information is initiated by execution of a Command Device instruction in the Central Processor. This instruction specifies the device, the direction of transfer, and other control parameters required to condition the device to produce or accept data. The Automatic Input/Output System accepts these parameters from the Central Processor, routes the device control parameters to the Device Controller Channel specified in the instruction, and initializes the transfer of a block of data. The starting memory address and the number of transfers to be made are contained in a memory location dedicated to each Device Controller Channel.

Each transfer made is requested by the Transfer Interrupt (TI), which is produced by the Device Controller Channel to which the device is connected. The repetition rate of the Transfer Interrupt signal is determined by the device, if it contains some form of internal clock, or by the device controller, if it is an asynchronous device. The Automatic Input/Output System processes all Transfer Interrupt signals by initiating a transfer to/from memory and then updating the memory address and transfer count.

Finally, when the transfer count has been decremented to zero, indicating that the specified number of transfers have been made, the Automatic Input/Output System causes a Service Interrupt (SI) to be generated. This interrupt signifies the completion of transfer for the block of information.

The Central Processor is capable of automatic assembly of bytes or halfwords into words during input operations and disassembly of words into bytes or halfwords during output operations. These functions, when required, are performed partially by the device controllers and partially by the formatting logic in either the Central Processor or in the Direct Memory Access. Low speed byte or character-oriented devices such as console keyboard/printer, paper tape reader and punch, and line printer transfer one byte per I/O transfer. In the case of input transfers, a word is read from memory, the input byte is inserted in the proper location, and the word is restored in memory during the same computer cycle time. Output transfers consist of reading a word from memory, transferring the proper byte to the specified Device Controller Channel, and then restoring the unaltered word into memory.

Intermediate speed devices such as disc files and magnetic tape units transfer halfwords to/from memory. The assembly/disassembly process is the same as for byte-oriented devices, except for the number of bits contained in each transfer.

High speed devices, such as external core memories and very high speed data acquisition systems, can transfer 32 bits at a time to/from core memory. These transfers, like all others, can occur at a rate of one per computer cycle.

# TRANSFER CONTROL WORD

The key to all transfer processing by the Automatic Input/Output System is the Transfer Control Word assigned to each Device Controller Channel. The Transfer Control Word contains a 20-bit address which defines the memory location for each transfer. It also contains a positive 12-bit binary transfer count (TC). The transfer count plus the format code (FC) permit transfers of blocks of information having any number of bytes, halfwords, or words up to 4,096. The format of the Transfer Control Word is shown in figure 3-2.




Figure 3-2. Transfer Control Word Format

The processing of each transfer interrupt by the Automatic Input/Output System consists of incrementing the address and decrementing the transfer count each time a transfer interrupt occurs. The End-of-Block (EOB) signal is generated by the Device Controller Channel when the transfer count is equal to zero. This level is connected to the service interrupt level assigned to the Device Controller Channel.

The presence of the format code in the Transfer Control Word permits transfers of bytes, halfwords, or words. The format code is designed such that when F is equal to one in a given transfer control word, the address is incremented in bit position 31 each time a transfer occurs. Therefore, each transfer is stored in or read from a consecutive byte in memory in the order:



The proper binary value of format code for accessing consecutive halfwords in memory is F equal to 0, C equal to Y1, where Y equal to zero designates left halfword and Y equal to one designates right halfword. With this value of format code, the address is incremented in bit position 30 each time a transfer is made. This results in the desired accessing of consecutive halfwords.

The proper value of format code for consecutive word accessing is FC equal to 000. When this value is present in a given transfer control word, the Automatic Input/Output System increments the Transfer Control Word in bit position 29 each time a transfer occurs.

The format code values discussed above are summarized in table 3-1.

Each time the address is incremented, the transfer count is decremented. Therefore, the block length is always defined by the number of memory accesses and not by the number of words transferred.

TABLE 3-1. TRANSFER CONTROL WORD FORMAT CODE

Information Format	FC		
Byte Halfword Word	1XX 0Y1 000		
XX = Byte number Y = 0 designates left halfword Y = 1 designates right halfword			

DEVICE CONTROLLER CHANNEL TYPES Two types of Device Controller Channels are available with SYSTEMS 86 Computers: high priority and low priority. High priority Device Controller Channels contain a 32-bit hardware register which stores the current transfer control word. These Device Controller Channels also contain one or more data registers, which buffer information between the Central Processor and the peripheral device. Therefore, high priority Device Controller Channels are provided to minimize the amount of time taken from Central Processor operation by I/O transfers. Only one cycle is stolen per transfer. Disc files, magnetic tape units, and high speed data acquisition systems are connected to the Central Processor through high priority Device Controller Channels.

Low priority Device Controller Channels are used to connect keyboard/printer, paper tape, line printer, card equipment, low-speed data acquisition systems, and similar equipment to the Central Processor. A data register is also provided in each of these channels so that the Central Processor will not be delayed by peripheral device response time and cable delays. However, the Transfer Control Word is stored in the memory location dedicated to the Device Controller Channel transfer interrupt level rather than in a hardware register (see table 4-1). Therefore, a total of three computer cycles are stolen per transfer, since the transfer control word must be read, processed, and written back into memory each time a transfer is made. This function requires two cycle times in addition to the one required for the I/O transfer.

DEVICE CONTROLLER CHANNEL PRIORITY AND PARAMETER ASSIGNMENTS A significant feature of the I/O structure is the ability to connect Device Controller Channels in a highly flexible and yet program-transparent manner. The Device Controller Channels are constructed of functional printed circuit cards that are inserted in a chassis, as shown in figure 3-1. This chassis can contain up to 16 Device Controller Channels, although it is wired for only seven in the basic SYSTEMS 86 Computer. Each position has a unique transfer priority, with position one having the highest priority and position 16 the lowest. Therefore, devices with higher transfer rates are connected to the higher priority positions.

The connector wiring is the same for all positions in the chassis, except the fixed position of the console keyboard/printer (position 16). For this reason, any Device Controller Channel can be inserted in any position in the chassis other than position 16. This provides the system with a flexibility of containing multiple Device Controller Channels of the same type, or of being able to move channels to new priority positions to permit additional Device Controller Channels to be connected.

The program transparency feature results from the fact that all parameters which affect Central Processor programming directly are implemented on the cards which make up the Device Controller Channel. Therefore, no program change need be made when a Device Controller Channel is moved from one chassis position to another, since the parameters move with the cards. The parameters which do change when a move is made are the actual priorities of the Transfer and Service Interrupt levels. The virtual priorities used by the interrupt control instructions remain unchanged.

Because the service interrupt level used in interrupt control instructions is a function of the card and may differ from the actual priority level which is a function of the card position, it is necessary that a virtual and an actual priority concept be introduced. The actual priority level is used by the Central Processor hardware interrupt structure, and the virtual priority level is used by the interrupt control instruction group. The service interrupt priority levels are unique in this respect. The transfer interrupt priority levels are not program controllable and are wired to have fixed priorities.

The standard Device Controller Channel numbers, device addresses, transfer interrupt, and service interrupt parameters are defined in table 3-2. The devices are listed in the order of descending transfer rate, except possibly for the system device controller channels which are discussed later.

TABLE 3-2. DEVICE CONTROLLER CHANNEL ASSIGNMENTS

Rel Prio	ative ority	Device	DCC Number	Device Addresses	Maximum Number of	T1 Dedicated Location	S1 Dedicated Location	T1 Level (H)	S1 Virtual Level	Std. S1 Actual Level (H) *
Std	Opt		(H)	(H)	Devices	(H)	(H)	····	(H)	(n)
	1	FH Disc 1/Drum 1	0	0-3	4	100	140	02	14	14
	2	FH Disc 2/Drum 2	4	4-7	4	104	144	03	15	15
	3	MH Disc 1	8	8-B	4	108	148	04	16	16
	4	MH Disc 2	С	C-F	4	10C	14C	05	17	.17
	5	Mag Tape 1	10	10-17	8	110	150	06	18	18
<u>'</u>	6	Mag Tape 2	18	18-1 F	8	114	154	07	19	19
	7	System DDC 1	20	20-2F	16	118	158	08	1A	1A
	8	System DDC 2	30	30-3F	16	11C	15C	09	1B	1B
	9	System DDC/Card R/P 2	40	40-4F	16	120	160	0A	1C	1C
1	10	System DDC/Card Read 2	50	50-5F	16	124	164	ОВ	1D	1D
2	11	System DDC/Line Print 2	60	60-6F	16	128	168	0С	1E	1E
3	12	Card Reader/Punch 1	70	70-77	8	12C	16C	0D	1F	.1F
4	13	Card Reader 1	78	78-79	2	130	170	0E	20	20
5	14	Line Printer 1	7A	7A-7B	2	134	174	OF	21	22
6	15	Paper Tape Reader/Punch	7C	7C-7D	2	138	178	10	22	22
7	16	Console Keyboard/Printer	7E	7E-7F	2	13C	17C	11	23	23

<sup>\*</sup>Indicates the standard position in the chassis for the DCC. If a DCC is placed in a different position, only the actual S1 and T1 priority levels change.

(H) Hexadecimal Notation Transfer Interrupt T1 Standard Std МН Movable Head S1 Service Interrupt Option Opt Fixed Head FΗ

DCC

Device Controller Channel

The real significance of the order shown in table 3-2 is that standard Device Controller Channel and device address numbers are assigned to permit a large number of peripheral devices to be connected to the system without device address conflict.

The standard system device controller channel shown in five positions of table 3-2 is designed to operate with a variety of controllers including communication, data acquisition, and system control. Provision is made for individual addressing of up to 16 devices via each system device controller channel. Therefore, up to 80 individual devices may be addressed in Central Processor I/O instructions without address conflict with any other devices.

The fact that the system device controller channels have been assigned addresses higher than those of the disc files and magnetic tapes has no significance. Like all others, system device controller channels can be inserted in any priority position. Therefore, if a system device controller channel were required to operate at a transfer rate greater than that of the disc files, it would be inserted in a higher priority position.

The latency expression for each peripheral device is given in the individual reference manual for that device. By means of these expressions, determination can be made as to whether any given very high speed configuration can operate at the desired I/O rates without risking the loss of data. For example, the latency expression for the fixed head disc reveals that a higher priority device can operate at transfer rates up to 320,000 words, halfwords, or bytes per second concurrently with the disc transfer operation.

# PERIPHERAL DEVICE CONTROL

The philosophy for program control of peripheral devices is to minimize the degree of Central Processor involvement required to initiate and support I/O operations. The basic device control technique enables the Central Processor to execute a Command Device instruction which conditions a selected device and the associated Device Controller Channel to transfer a block of data. A service interrupt is then generated by the Device Controller Channel, which signifies that the transfer is complete. The Central Processor then responds to the service interrupt by execution of a Test Device instruction to determine whether the execution of the last command was completed normally. If it was completed normally, a new command may be executed, regardless of whether the device has returned to a quiescent state. The command is held in the Device Controller Channel until it can be executed. Therefore, the Central Processor never needs to be detained, testing a device, until that device returns to a ready condition.

If for any reason a device command is executed abnormally or is unexecutable, the service interrupt is still generated by the Device Controller Channel. The Central Processor test instruction determines that an abnormal execution occurred, and further testing by the Central Processor can then determine the type of abnormality.

In addition, a Test Device instruction can be executed which transfers all the status into memory for subsequent testing. This capability enables error routines to be executed at priority levels below those of the service interrupts.

This device control technique minimizes the number of commands and tests required to perform I/O operations. The proximity of the Device Controller Channel and Automatic Input/Output System to the Central Processor minimizes the time required to execute each command and test. Therefore, control of I/O operations requires a very small amount of Central Processor execution time.

### BLOCK TRANSFER SEQUENCE

The transfer of a block of information between core memory and a peripheral device is performed by executing the following sequence of operations.

The Transfer Control Word, defining the desired starting memory location and the number of transfers to be made, is stored in the memory location dedicated to the transfer interrupt level for the particular Device Controller Channel.

The peripheral device is tested, conditioned, and commanded as required to initiate the transfer. In a simple device such as a card reader, a single instruction commanding the device to feed cards suffices. (The reference manual for each peripheral device contains all programming details, including flow charts.)

The Command Device and Test Device instructions are provided for the purposes indicated by the instruction names. Each of these instructions contains a device address and a 16-bit function code. The function code is transferred to the Device Controller Channel, designated by the device address, to perform the function.

Bit 16 of the function code for a Command Device instruction is used to initiate a block transfer. When this bit is received by a high priority Device Controller Channel, a request is sent via the Automatic Input/Output System for the contents of the dedicated memory location (Transfer Control Word) to be transferred to the Device Controller Channel. The Transfer Control Word also remains in the dedicated memory location. This transfer step is not necessary in low priority Device Controller Channels since the current as well as the initial Transfer Control Word is stored in the dedicated memory location.

The Device Controller Channel produces a transfer interrupt signal as soon as the commanded device has produced or can accept the first transfer. If the transfer is an input, the data is accepted from the device and stored in the Device Controller Channel data register. Some Device Controller Channels, such as those for disc files, contain two or more data registers to enable higher priority transfers to be made without risking loss of data.

The transfer interrupt is processed by the Automatic Input/Output System when the request is granted priority by the interrupt control logic. Processing consists of:

- a. Transferring the information defined by the address contained in the Transfer Control Word to/from memory and the Device Controller Channel data register.
- b. Decrementing the transfer count, incrementing the address, and restoring the result (unless the resulting transfer count is equal to zero).
- c. Generating a service interrupt request after the transfer, if the resulting transfer count is equal to zero. In actuality, the service interrupt is generated as soon as the device can accept a new command.

### AUTOMATIC REINITIALIZATION

All Device Controller Channels have an automatic reinitialization feature which provides a convenient means for transferring information from noncontiguous memory areas. If bits 16 and 17 are equal to one in the function code of the command device instruction which starts a block transfer, a new block transfer will be started automatically as soon as each preceding transfer is completed. In high priority Device Controller Channels, when the transfer count is equal to zero and the last transfer has been completed, the Automatic Input/Output System automatically transfers the transfer control word from the dedicated memory location to the Device Controller Channels Transfer Control Word register. A service interrupt request is then generated enabling the program to change the current Transfer Control Word in memory for the next block transfer. The sequence is terminated when a service interrupt occurs at the completion of a block transfer which had bit 16 equal to zero and bit 17 equal to one in its command device instruction. This instruction can be executed anytime during the last block transfer interval. Automatic reinitialization is accomplished in the same manner in low priority Device Controller Channels except that the service interrupt routine must change the contents of the Transfer Control Word location before the first word of the next block is transferred. The automatic reinitialization sequence is terminated in the same manner for both types of Device Controller Channels.

### SINGLE TRANSFERS

Single transfers of a byte, halfword, or word are performed by a sequence of steps that is a subset of the block transfer steps. The number of steps is minimized by the program designation of one memory location for all transfers to a particular device. The address of this location is stored in the Transfer Control Word dedicated memory location along with a transfer count of one.

After the Transfer Control Word has been set to the desired value, each output transfer is accomplished by execution of the following:

- a. Storing the operand in the location specified by the Transfer Control Word.
- b. Executing a command device instruction to initiate the transfer through the specified Device Controller Channel.

Execution of these two instructions is performed in 2.4 microseconds. This allows the program an opportunity to proceed while the actual transfer is being made.

After the device has accepted the transfer, a service interrupt is generated which informs the Central Processor that the device has taken the transfer and is ready (in most cases) for a new transfer. By setting bits 16 and 17 equal to one in the initial set-up command, a series of single word transfers can be made without executing a command device instruction before each transfer.

A single word input transfer is accomplished by execution of the same steps except that the operand is obtained from the location specified by the Transfer Control Word after the service interrupt has occurred rather than being stored in the location prior to each output transfer.

# SECTION IV PRIORITY INTERRUPTS

# INTERRUPTS AND TRAP SYSTEM

The SYSTEMS 86 Computer has a priority interrupt scheme that can contain up to 128 individual priority levels. Each level, except levels 0 and 1 and the transfer interrupts, can be individually enabled and disabled under program control. A pointer to an interrupt service routine is stored in an individual core memory location assigned to each priority level. The priority logic enables the service routine for any level to be interrupted if an interrupt occurs at a higher priority level. When this happens, a pointer is stored in the service routine which enables program control to return to the point of interrupt regardless of whether higher level interrupts had occurred.

The four functional types of interrupts available with SYSTEMS 86 Computers are: system protect interrupts/traps, traps, input/output transfer interrupts, and basic interrupts.

# SYSTEM PROTECT INTERRUPTS/TRAPS

The two system protect interrupts are connected to the power fail-safe/auto start signal and to an external system override signal. Signals at these levels cause the program to be interrupted at the completion of execution of the current instruction (interrupt) or after an elapsed time of 38.4 microseconds (trap), whichever occurs first. These levels are enabled and disabled by operation of the system protect keyswitch on the computer control panel.

#### **TRAPS**

Traps are provided to indicate machine or program errors at the earliest possible time after the error has occurred. They differ from interrupts in the respect that, upon detection, the execution of the current instruction is terminated. The three signals connected to individual trap levels are: (1) Memory Parity (except parity errors that occur during input/output transfers), (2) undefined instruction, (3) nonpresent memory address. Occurrence of any of these signals (except a memory parity error detected in the operand of an indirect call initiated by a Load Byte, Load Halfword, Load Word, or Load Doubleword instruction) causes the execution of the current instruction to be terminated before any register, memory location, or machine status is changed. The trap processing routine is then entered, provided the trap level is enabled and no higher priority interrupt routine is being processed. If the trap level is not enabled, or a higher priority interrupt routine is being executed, the trapped instruction is treated as a No Operation instruction and the priority interrupt assigned to the trap is not requested.

The servicing process for a Trap will provide the address of the aborted instruction in the memory location specified for the Program Status Word Register storage. For example, an indirect branch to non-present memory will be aborted and the address of the branch will be stored into the memory word specified by the content of location 190<sub>H</sub> (dedicated location for Non-Present Memory Trap).

# INPUT/OUTPUT TRANSFER INTERRUPTS

All input/output transfer interrupts are processed automatically by the Automatic Input/Output System. Processing is accomplished in one to three cycle times per interrupt, depending on the type of Device Controller Channel performing the transfer. During the processing of these interrupts, the Central Processor is not required to provide any support and the machine status is unaffected. The transfer interrupt levels are always enabled.

# BASIC INTERRUPTS

The operation of all other interrupts in the system, whether internal or external, is the same. The external levels provide a convenient means for signals generated external to the computer system to be connected to basic interrupt levels. Providing that a higher interrupt routine is not being executed, signals occurring at these levels will cause the program to be interrupted after the execution of the current instruction has been completed. A service routine is then executed in the Central Processor to process the interrupt. After the service routine has been completed, program control is returned to the point of interrupt.

# DEDICATED MEMORY LOCATIONS

Table 4-1 defines the memory location dedicated to each interrupt and the functions assigned to the different levels. The number representation used is hexadecimal and is indicated by (H).

TABLE 4-1. PRIORITY INTERRUPT DEDICATED MEMORY LOCATIONS

Priority Level (H)	Dedicated Address (H)	Function
00	0F0	Power Fail Safe - Auto Start Trap
00*	0F4	Power Fail Safe - Auto Start Interrupt
01	0F8	System Override Trap
01*	0FC	System Override Interrupt
02	100	DCC 0 Transfer Interrupt
03	104	DCC 4 Transfer Interrupt
04	108	DCC 8 Transfer Interrupt
05	10C	DCC C Transfer Interrupt
06	110	DCC 10 Transfer Interrupt
07	114	DCC 18 Transfer Interrupt
08	118	DCC 20 Transfer Interrupt
09	11C	DCC 30 Transfer Interrupt
0A	120	DCC 40 Transfer Interrupt
0B	124	DCC 50 Transfer Interrupt
0C	128	DCC 60 Transfer Interrupt
0D	12C	DCC 70 Transfer Interrupt
0E	130	DCC 78 Transfer Interrupt
0F	134	DCC 7A Transfer Interrupt
10	138	DCC 7C Transfer Interrupt
11*	13C	DCC 7E Transfer Interrupt
12*	0E8	Memory Parity Trap
13*	0EC	Console Interrupt
14	140	DCC 0 Service Interrupt
15	144	DCC 4 Service Interrupt
16	148	DCC 8 Service Interrupt
17	14C	DCC C Service Interrupt
18	150	DCC 10 Service Interrupt
19	154	DCC 18 Service Interrupt
1A	158	DCC 20 Service Interrupt
1B	15C	DCC 30 Service Interrupt

TABLE 4-1. PRIORITY INTERRUPT DEDICATED MEMORY LOCATIONS (Cont'd)

Priority Level (H)	Dedicated Address (H)	Function	
1C	160	DCC 40 Service Interrupt	
1D	164	DCC 50 Service Interrupt	
1E	168	DCC 60 Service Interrupt	
1F	16C	DCC 70 Service Interrupt	
20	170	DCC 78 Service Interrupt	
21	174	DCC 7A Service Interrupt	
22	178	DCC 7C Service Interrupt	
23*	17C	DCC 7E Service Interrupt	
24*	190	Nonpresent Memory Trap	
25*	194	Undefined Instruction Trap	
26*	198	Privilege Violation Trap	
27*	19C	Call Monitor Interrupt	
28*	1A0	Real Time Clock Interrupt	
29*	1A4	Arithmetic Exception Interrupt	
2A	1A8	External Interrupt	
2B	1AC	External Interrupt	
2C	1B0	External Interrupt	
2D	1B4	External Interrupt	
2E	1B8	External Interrupt	
2F	1BC	External Interrupt (Last P.I. in	
1	İ	Standard Module)	
30	1C0	External Interrupt	
1	1		
1 1		1 + +	
7F	2FC	External Interrupt	
*Present in basic computer.			

PROGRAM CONTROL OF INTERRUPTS Five instructions are provided for interrupt control: Enable Interrupt, Disable Interrupt, Request Interrupt, Activate Interrupt, and Deactivate Interrupt. All five of these instructions contain a level number field (see figure 2-9) which permits any interrupt level to be operated on by execution of each instruction. (Exceptions: Levels 00 and 01 can only be enabled or disabled by the console lock keyswitch. Levels 02 through 11 are always enabled and cannot be requested, activated, or deactivated by execution of the interrupt control instruction.)

Execution of the Enable Interrupt instruction conditions the addressed level to permit interrupt request signals to be processed when granted priority by the interrupt hardware.

Execution of the Disable Interrupt instruction causes any existing request at the addressed level to be cleared. Any future external request signal is stored, but not processed, until the level is subsequently enabled.

Execution of the Request Interrupt instruction simulates an external request signal at the addressed level. A program operating at one priority level can initiate interrupts at

other levels and take advantage of the priority logic to handle the scheduling of all tasks, whether requested by the internal or external environment.

Execution of the Activate Interrupt instruction causes the addressed level to become active without interrupting the current program. Making a level active prevents lower levels not already in service from being processed. If any of the lower levels are already in service, they will all be processed to completion.

Execution of the Deactivate Interrupt instruction causes a signal to be applied to reset the active condition of the addressed level.

Interrupt requests occurring at lower priority levels than the active level are stored and are processed when the higher level is deactivated, and all other interrupt servicing conditions have been met.

# INTERRUPT SERVICING

The servicing of a given interrupt level begins when all of the following conditions are met:

- a. The level is enabled.
- b. A request signal is received.
- c. No higher level is active.
- d. The instruction being executed at the time the request signal was received is completed, or if at a lower level, reaches an interruptable point.

If no higher level is active when the interrupt occurs, the maximum response time is 6.6 microseconds.

The interrupt servicing process for an interrupt level is non-interruptable until after the first instruction of the service routine has been executed. The interrupt servicing process clears the request signal for the level which is activated.

There will be no non-interruptable instruction sequences on the SYSTEMS 86 Computer.

Interrupt servicing is started by storing the current program status word in the location (L) specified by the contents of the memory location dedicated to the interrupt level. This program status word will be accessed later to obtain the correct return program count. The new program count is then set to the next sequential location (L+1), and the interrupt routine is entered. The total time required to switch context is 1.8 microseconds. The standard 20-bit address format is used for the contents of the dedicated memory location (see figure 2-3).

After the interrupt routine has been executed, the level is normally reset, and program control is returned to the point of interrupt. This is accomplished by execution of the instruction Branch and Reset Interrupt (indirect L), where L is the entry point of the routine as defined above. The effective address (contents of L) is transferred to the program status word register to become the current program status word. Program control is now returned to the point of interrupt.

# SECTION V COMPUTER INSTRUCTIONS

INTRODUCTION

This section contains the description for each of the computer instructions. The following paragraphs list the standard information given with each instruction.

Mnemonic

A two-to-four letter symbolic representation of the instruction name accepted by the assembler program.

Instruction Name

A title that indicates the function performed by the instruction.

Operation Code

The Operation Code for each instruction is given in left justified hexadecimal format. This format is presented in a 16-bit skeleton form and takes into consideration the Augmenting Code and also the format bit used with byte-oriented instructions.

Format

A 16-bit or 32-bit machine language representation of the instruction. The operation code and all other fixed bits are given in their binary value.

Definition

The function performed by the instruction is described following the instruction format. All registers or memory locations which are modified are defined. Special considerations are treated as notes following the basic functional description.

Summary Expression

This expression supplements the verbal description of most instructions by showing symbolically the function performed by execution of the instruction. The symbols are defined in table 5-1.

Condition Code Results An interpretation of the resulting 4-bit condition code contained in the program status word register. This code defines the result of the operation.

Timing

The number of computer cycle times required to access the instruction and perform the execution. All instructions are executed in an integral number of cycle times.

Examples

Included in the examples given with many of the instructions are Memory and Register contents before and after execution.

TABLE 5-1. SYMBOL DEFINITIONS

Symbol	Description		
>	Greater than		
<	Smaller than		
+	Algebraic addition		
-	Algebraic subtraction		

TABLE 5-1. SYMBOL DEFINITIONS (Cont'd)

Symbol	TABLE 5-1. SYMBOL DEFINITIONS (Cont'd)
Symbol	Definition
×	(or no symbol) Algebraic multiplication
/	Algebraic division
&	Logical AND
B <sub>m-n</sub>	Bits m through n of a computer word
B <sub>n</sub>	Bit n of a computer word where B <sub>0</sub> always refers to the most significant bit and B <sub>31</sub> always refers to the least significant bit of a computer word. The letter n is also used to indicate scaling; e.g., 1 <sub>15</sub> indicates a one scaled at bit position 15.
CCn	Condition code bit n
:	Comparison symbol
,	Concatenation sign, e.g., R, R+1 indicates a double word consisting of (R) and (R+1), where R must be an even numbered register.
EA	Effective address of an operand or instruction stored in memory.
EBA	Effective byte address.
EBL	Eight-bit location in memory specified by the EBA.
EDA	Effective doubleword address.
EDL	Sixty-four bit location in memory consisting of an even numbered word location and the next higher word location, specified by the EDA.
EHA	Effective halfword address.
EHL	Sixteen-bit location in memory specified by the EHA.
EWA	Effective word address.
EWL	Thirty-two bit location in memory specified by the EWA.
I	Indirect Address bit
ıw	Instruction Word
( )	Contents of

TABLE 5-1. SYMBOL DEFINITIONS (Cont'd)

Symbol	Definition		
•	Exclusive OR		
PSWR	Program status word register		
R <sup>°</sup>	General register 0-7 (R0-R7)		
R <sub>m-n</sub>	Bits m through n of general register R		
R <sub>n</sub>	Bit n of general register R		
SBL	Specified bit location within a byte. Used as a subscript to designate that the bit location is specified in the instruction word.		
scc	Sets condition code bits		
SE	Used as a subscript to denote a sign extended halfword.		
v	Logical OR		
×	Index Register:		
	X Value GP Register Used for Indexing		
	00 None 01 R1 10 R2 11 R3		
-Y	Two's complement of Y		
Ÿ	One's complement of Y, logical NOT function.		

# LOAD/STORE INSTRUCTIONS

#### General Description

The Load/Store Instruction group is used to manipulate data between Memory and General Purpose Registers. In general, load instructions transfer operands from specified memory locations to General Purpose Registers; store instructions transfer data contained in General Purpose Registers to specified memory locations. Provisions have also been made to Mask or Clear the contents of General Purpose Registers, memory bytes, halfwords, words, or doublewords during instruction execution.

#### **Instruction Formats**

The Load/Store Instructions use the following three instruction formats:

#### Memory Reference



Bits 0-5 define the Operation Code.


Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-10 designate one of three Index Registers.

Bit 11 indicates if an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when X and I fields are equal to zero.

#### **Immediate**



Bits 0-5 define the Operation Code.


Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-12 Unassigned.

Bits 13-15 define Augmenting Operation Code.

Bits 16-31 contain the 16-bit operand value.

# Inter-Register



Bits 0-5 define the Operation Code.

Bits 6-8 designate the register to contain the result of the operation.

Bits 9-11 designate the register which contains the source operand.

Bits 12-15 define the Augmenting Operation Code.

# Condition Code Utilization

A Condition Code is set during most Load instructions to indicate if the operand being transferred was greater than, less than, or equal to zero. Arithmetic exceptions are also reflected by the Condition Code results. All Store instructions leave the Condition Code unchanged.

#### **LOAD BYTE**

AC08



DEFINITION

The byte in memory specified by the Effective Byte Address (EBA) is accessed and transferred to bit positions 24 through 31 of the General Purpose Register (GPR), specified by R. Bit positions 0 through 23 of the GPR specified by R are cleared to zeros.

SUMMARY **EXPRESSION**  (EBL) →R<sub>24-31</sub>

0 →R<sub>0-23</sub>

CONDITION CODE

CC1: Always zero

**RESULTS** 

CC2:  $R_{0-31}$  is greater than zero

CC3: Always zero

CC4:  $R_{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE 1** 

Memory Location: 01000

Hex Instruction:

AC 88 11 01 (R = 1, X = I = 0)

Before Execution

**PSWR** 

GPR1

Memory Byte 01101

00001000

517CD092

After Execution

**PSWR** 

GPR1

Memory Byte 01101

20001004

000000B6

**B6** 

Note

The contents from memory byte 01101 are transferred to bits 24-31 of GPR1. Bits 0-23 of GPR1 are cleared. CC2 is set since the contents from GPR1 are greater than zero.

**EXAMPLE 2** 

Memory Location: 01000

Hex Instruction:

AD 28 14 00 (R = 2, X = 1, I = 0)

Before Execution

**PSWR** 

GPR1

GPR2

Memory Byte 01603

10001000 00000203 12345678

After Execution

**PSWR** 

GPR1

GPR2 000000A1 Memory Byte 01603

20001004

00000203

A1


Α1

Note

The contents from memory byte 01603 are transferred to bits 24-31 of GPR2. Bits 0-23 of GPR2 are cleared, and CC2 is set.

# LOAD HALFWORD

# AC00



**DEFINITION** 

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and the sign bit (bit 16) extended left 16 bit positions to form a word. This resulting word is transferred to the General Purpose Register (GPR) specified by R.

SUMMARY EXPRESSION (EHL)<sub>SE</sub> →R

CONDITION CODE

CC1: Always zero

RESULTS

CC2: R<sub>0-31</sub> is greater than zero

CC3:  $R_{0-31}^{0-31}$  is less than zero CC4:  $R_{0-31}^{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 00408

Hex Instruction:

AE  $00\ 05\ 03$  (R = 4, X = I = 0)

Before Execution

**PSWR** 

GPR4

Memory Halfword 00502

10000408

5C00D34A

930C

After Execution

**PSWR** 

GPR4

Memory Halfword 00502

0800040B

FFFF930C

930C


Note

The contents from memory halfword 00502 are transferred to bits 16-31 of GPR4.

Bits 0-15 of GPR4 are set by the sign extension and CC3 is set.

#### **LOAD WORD**

#### AC00



**DEFINITION** 

The word in memory specified by the Effective Word Address (EWA) is accessed and transferred to the General Purpose Register (GPR) specified by R.

SUMMARY **EXPRESSION** 

(EWL)→R

CONDITION CODE

CC1: Always zero

**RESULTS** 

CC2:  $R_{0-31}$  is greater than zero CC3:  $R_{0-31}$  is less than zero CC4:  $R_{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 02390

Hex Instruction:

AF 80 27 A4 (R = 7, X = I = 0)

Before Execution

**PSWR** 

GPR7

Memory Word 027A4

00002390

0056879A

4D61A28C

After Execution

**PSWR** 

GPR7

Memory Word 027A4

20002394


4D61A28C

4D61A28C

Note

The contents from memory word 027A4 are transferred to GPR7. CC2 is set since the contents of GPR7 are greater than zero.

#### LOAD DOUBLEWORD



**DEFINITION** 

The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and transferred to the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The least significant memory word is accessed first and transferred to the GPR specified by R+1. The most significant memory word is accessed last and transferred to the GPR specified by R.

NOTE

The GPR specified by R must have an even address.

SUMMARY

 $(EWL + 1) \rightarrow R+1$ 

**EXPRESSION** 

(EWL) →R

CONDITION CODE

CC1: Always zero

**RESULTS** 

CC2: (R, R+1) is greater than zero CC3: (R, R+1) is less than zero

CC4: (R, R+1) is equal to zero

**TIMING** 

Three cycles

**EXAMPLE** 

Memory Location: 281C4

Hex Instruction:

AE 02 8B 7A (R = 6, X = I = 0)

Before Execution

**PSWR** 

GPR6

GPR7

Memory Word 28B78

400281C4

03F609C3

39BB510E

F05B169A

Memory Word 28B7C

137F8CA2

After Execution

**PSWR** 

GPR6

GPR7

Memory Word 28B78

100281C8

F05B169A

137F8CA2

F05B169A

Memory Word 28B7C


137F8CA2

Note

The contents from memory word 28B78 are transferred to GPR6 and the contents from memory word 28B7C to GPR7. CC3 is set.

#### LOAD MASKED BYTE

**B008** 



**DEFINITION** 

The byte in memory specified by the Effective Byte Address (EBA) is accessed and masked (Logical AND Function) with the least significant byte (bit 24 through bit 31) of the mask register R4. The result of the mask operation is transferred to bit positions 24 through 31 of the General Purpose Register (GPR) specified by R. Bit positions 0 through 23 of the GPR specified by R are cleared to zeros.

SUMMARY EXPRESSION (EBL) & (R4<sub>24-31</sub>) →R<sub>24-31</sub>

 $0 \rightarrow R_{0-23}$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2:  $R_{0-31}$  is greater than zero

CC3: Always zero

CC4: R<sub>0-31</sub> is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 00900

Hex Instruction:

B0 88 00 A3 (R = 1, X = I = 0)

Before Execution

PSWR

GPR1

GPR4

Memory Byte 000A3

00000900 AA3689B0 000000F0

After Execution

PSWR

GPR1

GPR4

Memory Byte 000A3

20000904 00000020 000000F0

Note

The contents from memory byte 000A3 are logically ANDed with the right most byte of GPR4 and the result is transferred to bits 24-31 of GPR1. Bits 0-23 of GPR1 are cleared and CC2 is set.

# LOAD MASKED HALFWORD

#### **B000**



DEFINITION

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and the sign bit (bit 16) extended 16 bit positions to the left to form a word. This word is then masked (Logical AND Function) with the contents of the mask register R4. The result word is transferred to the General Purpose Register (GPR) specified by R.

SUMMARY **EXPRESSION**   $(EHL)_{se} & (R4) \rightarrow R$ 

CONDITION CODE **RESULTS** 

CC1: Always zero

CC2: R<sub>0-31</sub> is greater than zero CC3:  $R_{0-31}$  is less than zero

CC4: R<sub>0-31</sub> is equal to zero

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 00300

Hex Instruction:

(R = 5, X = 1 = 0)B2 80 03 A1

Before Execution

**PSWR** 08000300 GPR4 OFFOOFFO

GPR5 C427B319 Memory Halfword 003A0

A58D

After Execution

**PSWR** 20000304 GPR4 OFF00FF0 GPR5 0FF00580 Memory Halfword 003A0


A58D

Note

The contents from memory halfword 003A0 are accessed, the sign is extended 16 bit positions, the result is logically ANDed with the contents of GPR4, and the final result is transferred to GPR5. CC2 is set, as the result is greater than zero.

#### LOAD MASKED WORD

#### **B000**



**DEFINITION** 

The word in memory specified by the Effective Word Address (EWA) is accessed and masked (Logical AND Function) with the contents of the mask register R4. The result word is transferred to the General Purpose Register (GPR) specified by R.

SUMMARY **EXPRESSION** 

(EWL) & (R4) →R

**CONDITION CODE** 

CC1: Always zero

**RESULTS** 

CC2:  $R_{0-31}$  is greater than zero CC3:  $R_{0-31}$  is less than zero CC4:  $R_{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 00F00

Hex Instruction:

B3 80 0F FC (R = 7, X = I = 0)

Before Execution

**PSWR** 00000F00

GPR4 FF00007C GPR7 12345678 Memory Word 00FFC

8923F8E8

After Execution

**PSWR** 

GPR4

GPR7

Memory Word 00FFC

10000F04

FF00007C

89000068

8923F8E8


Note

The contents from memory word 00FFC are ANDed with the contents from GPR4.

The result is transferred to GPR7, and CC3 is set.

# LOAD MASKED DOUBLEWORD

#### **B000**



**DEFINITION** 

The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and the contents of each word masked (Logical AND Function) with the contents of the mask register R4. The least significant memory word is masked first. The resulting masked doubleword is transferred to the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R.

SUMMARY EXPRESSION  $(EWL + 1) & (R4) \rightarrow R+1$ 

(EWL) & (R4) → R

CONDITION CODE

CC1: Always zero

RESULTS CC2: (R, R+1) is greater than zero

CC3: (R, R+1) is less than zero CC4: (R, R+1) is equal to zero

**TIMING** 

Three cycles

**EXAMPLE** 

Memory Location: 00200

Hex Instruction:

 $B3\ 00\ 02\ F2\ (R=6,X=I=0)$ 

Before Execution

PSWR 00000200 GPR4 3F3F3F3F GPR6 12345678 GPR7 9ABCDEF0

Memory Word 002F0

AE69D10C

Memory Word 002F4

63B208F0

After Execution

PSWR 20000204 GPR4 3F3F3F3F GPR6

GPR7 23320830

Memory Word 002F0

Memory Word 002F4

AE69D10C

63B208F0


2E29110C

Note

The contents from memory word 02F4 are ANDed with the contents of GPR4 and the result is transferred to GPR7. The contents of memory word 02F0 are then ANDed with the contents of GPR4 and that result is transferred to GPR6. CC2 is set as the result is greater than zero.

# **LOAD NEGATIVE BYTE**

#### **B408**



**DEFINITION** 

The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros appended to the most significant end to form a word. The two's complement of this word is then taken and transferred to the General Purpose Register (GPR) specified by R.

SUMMARY EXPRESSION

 $-[0_{0-23}, (EBL)] \rightarrow R$ 

CONDITION CODE RESULTS

CC1: Always zero CC2: Always zero

CC3:  $R_{0-31}$  is less than zero CC4:  $R_{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 0D000

Hex Instruction:

B4 88 D1 02 (R = 1, X = I = 0)

Before Execution

PSWR

GPR1

Memory Byte 0D102

00000000 00000000

3/

After Execution

**PSWR** 

GPR1

Memory Byte 0D102

1000D004

FFFFFC6


3A

Note

The contents from memory byte 0D102 are prefixed with 24 zeros to form a word; the result is negated and transferred to GPR1. CC3 is set to indicate a value less than zero.

#### LOAD NEGATIVE HALFWORD

#### **B400**



**DEFINITION** 

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and the sign bit (bit 16) extended 16 bit positions to the left to form a word. The two's complement of this word is then taken and transferred to the General Purpose Register (GPR) specified by R.

SUMMARY EXPRESSION  $-[(EHL)_{SE}] \rightarrow R$ 

CONDITION CODE

CC1: Always zero

RESULTS CC2: R<sub>0-31</sub> is greater than zero

CC3: R<sub>0-31</sub> is less than zero CC4: R<sub>0-31</sub> is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 08000

Hex Instruction:

 $B6\ 00\ 84\ 03\ (R=4,X=I=0)$ 

Before Execution

PSWR GPR4

4 M

Memory Halfword 08402 960C

After Execution

PSWR

40008000

GPR4

Memory Halfword 08402

20008004

000069F4

12345678


960C

Note

The contents from memory halfword 08402 are sign extended and negated. The result is transferred to GPR4, and CC2 is set.

#### **LOAD NEGATIVE WORD**

#### **B400**



**DEFINITION** 

The word in memory, specified by the Effective Word Address (EWA), is accessed and its two's complement taken and transferred to the General Purpose Register (GPR) specified by R.

SUMMARY EXPRESSION

 $-(EWL) \rightarrow R$ 

**CONDITION CODE** 

ON CODE CC1: Arithmetic Exception RESULTS CC2: Ro 21 is greater than 2

CC2: R<sub>0-31</sub> is greater than zero CC3: R<sub>0-31</sub> is less than zero

CC4:  $R_{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 00500

Hex Instruction:

B6 80 06 C8 (R = 5, X = I = 0)

Before Execution

**PSWR** 

GPR5

Memory Word 006C8

08000500

00000000

185E0D76

After Execution

PSWR

GPR5

Memory Word 006C8

10000504

E7A1F28A


185E0D76

Note

The contents from memory word 006C8 are negated and transferred to GPR5. CC3 is set.

#### LOAD NEGATIVE DOUBLEWORD

#### **B400**



**DEFINITION** 

The doubleword in memory, specified by the Effective Double Word Address (EDA), is accessed and its two's complement formed. The least significant memory word is complemented first and the result transferred to the General Purpose Register (GPR) specified by R+1. R+1 is GPR one greater than specified by R. The most significant memory word is complemented last and that result transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $-(EDL) \rightarrow R, R+1$ 

**CONDITION CODE** 

ON CODE CC1: Arithmetic Exception RESULTS CC2: (R. R+1) is greater that

CC2: (R, R+1) is greater than zero

CC3: (R, R+1) is less than zero CC4: (R, R+1) is equal to zero

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 02344

Hex Instruction:

B5 00 24 A2 (R = 2, X = I = 0)

Before Execution

PSWR

GPR2

GPR3

00002344

01234567

89ABCDEF

Memory Word 024A0

Memory Word 024A4

0000000

00000001

After Execution

PSWR 10002348 GPR2

**FFFFFFF** 

GPR3

FFFFFFF

Memory Word 024A0

Memory Word 024A4

00000000


00000001

Note

The doubleword obtained from the contents of memory words 024A0 and 024A4 is negated, and the result is transferred to GPR2 and GPR3. CC3 is set.

# **LOAD IMMEDIATE**

#### C800



DEFINITION The halfword immediate operand, contained in the Instruction Word (IW), is sign-

extended (bit 16 extended 16 positions to the left) to form a word. This word is trans-

ferred to the General Purpose Register (GPR) specified by R.

SUMMARY EXPRESSION (IW<sub>16-31</sub>)<sub>SE</sub> →R

**CONDITION CODE** 

CC1: Always zero

RESULTS

CC2:  $(R_{0-31})$  is greater than zero

CC3:  $(R_{0-31})$  is less than zero CC4:  $(R_{0-31})$  is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 0630C

Hex Instruction:

C8 80 F0 B5 (R = 1)

Before Execution

**PSWR** 

GPR1

0000630C

12345678

After Execution

**PSWR** 

GPR1

10006310


FFFF0B5

Note

The halfword operand is sign-extended and the result transferred to GPR1. CC3 is set.

#### LOAD EFFECTIVE ADDRESS

#### D000



**DEFINITION** 

The effective address (bit 12 through bit 31) of the LEA instruction is generated in the same manner as in all other memory reference instructions and then is transferred to bit positions 12 through 31 of the General Purpose Register (GPR) specified by R.

**NOTES** 

1. Bit positions 0 through 11 of the GPR specified by R are the result of all address modification operations and are undefined.

SUMMARY **EXPRESSION** 

EA →R<sub>12-31</sub>

R<sub>0-11</sub> Undefined

CONDITION CODE RESULTS CC1: No change

CC2: No change CC3: No change

CC4: No change

**TIMING** 

Two cycles

**EXAMPLE 1** 

Memory Location:

01000

Hex Instruction:

DO 80 40 00 (R=1, X=I=0)

Before Execution

**PSWR** 

GPR 1

Memory Word 04000

08001000

00000000

AC881203

After Execution

**PSWR** 

GPR 1

Memory Word 04000

08001004

00004000

AC881203

**EXAMPLE 2** 

Memory Location: Hex Instruction:

DO 90 4000 (R=I=1, X=0)

Before Execution

**PSWR** 

GPR 1

08002000

00000000

Memory Word 04000 AC881203

After Execution

**PSWR** 

GPR 1

Memory Word 04000

08002004

0081203


AC881203

Note

The indirect bit in the LEA instruction at memory word 02000 causes the contents of memory location 04000 to be accessed and, since no indirect or index address modifiers are specified, it is transferred to GPR 1.

#### LOAD CONTROL SWITCHES

#### 0003



**DEFINITION** 

The contents of Control Switches (CS) 0 through 12 are transferred to bit positions 0 through 12 of the General Purpose Register (GPR) specified by R. Bit positions 13 through 31 of the GPR specified by R are cleared to zeros.

SUMMARY EXPRESSION

 $(CS_{0-12}) \rightarrow R_{0-12}$ 

 $0 \rightarrow R_{13-31}$ 

CONDITION CODE

CC1: Always zero

RESULTS CC2:  $(R_{0-31})$  is greater than zero

CC3:  $(R_{0-31})$  is less than zero CC4:  $(R_{0-31})$  is equal to zero

TIMING

One cycle

**EXAMPLE** 

Memory Location: 06002

Hex Instruction: 03.83 (R = 7)

Before Execution

PSWR GPR7

Control Switches 0, 6 set.

After Execution

**PSWR** 

GPR7

10006004

00006002

82000000

**FFFFFFF** 


Note

Bit positions 0 and 6 of GPR7 are set and all other bits are cleared. Condition code three

(CC3) is set.

# LOAD FILE

#### CC00



#### **DEFINITION**

This instruction is used to load from one to eight General Purpose Registers (GPR). The word in memory, specified by the Effective Word Address (EWA) contained in the Instruction Word (IW), is accessed and transferred to the GPR specified by R. Next, the EWA and the GPR address are incremented. The next sequential memory word is then transferred to the next sequential GPR. This successive transfer process is continued until GPR7 is loaded from memory.

#### NOTE

The EWA must be specified such that, when incremented, no carry will be propagated from bit position 27. Therefore, if all eight registers are to be loaded, bit positions 27 through 29 must be equal to zero initially.

# SUMMARY EXPRESSION

 $(EWL) \rightarrow R$ 

 $(EWL) + 1 \rightarrow R + 1$ 

 $(EWL + N) \rightarrow R7$ 

# CONDITION CODE

RESULTS

CC1: No change CC2: No change CC3: No change

CC4: No change

# TIMING

Nine minus the number of the GPR specified by R equals the number of cycles required for execution.

#### **EXAMPLE**

Memory Location: 00300

Hex Instruction:

CE 00 02 00 (R = 4, X = 1 = 0)

#### Before Execution

PSWR 08000300 GPR4 00000000 GPR5 00000000 GPR6 00000000 GPR7 00000000

Memory Word 00204

Memory Word 00208

Memory Word 00200 00000001

00000002

00000003

Memory Word 0020C 00000004

After Execution

PSWR 08000304 GPR4 00000001 GPR5 00000002

GPR6 00000003 GPR7 00000004

Memory Word 00200 00000001

Memory Word 00204 00000002 Memory Word 00208

00000003


Memory Word 0020C 00000004

Note

The contents from memory word 00200 are transferred to GPR4, memory word 00204 to GPR5, memory word 00208 to GPR6, and memory word 0020C to GPR7.

#### STORE BYTE

#### **D408**



**DEFINITION** 

The least significant byte (bit 24 through bit 31) of the General Purpose Register (GPR)specified by R is transferred to the memory byte location specified by the Effective Byte Address (EBA) contained in the Instruction Word. The other three bytes of the memory word containing the byte specified by the EBA remain unchanged.

SUMMARY **EXPRESSION** 

(R<sub>24-31</sub>) →EBL

**CONDITION CODE** CC1: No change **RESULTS** CC2: No change

> CC3: No change CC4: No change

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 03708

Hex Instruction:

D4 88 3A 13 (R = 1, X = I = 0)

Before Execution

**PSWR** 

GPR1

Memory Byte 03A13

10003708

01020304

After Execution

**PSWR** 

GPR1

Memory Byte 03A13

1000370C

01020304


04

Note

The contents from bits 24-31 of GPR1 are transferred to memory byte 03A13.

### STORE HALFWORD

#### D400



**DEFINITION** 

The least significant halfword (bit 16 through bit 31) of the General Purpose Register (GPR) specified by R is transferred to the memory halfword location specified by the Effective Halfword Address (EHA) contained in the instruction word. The other halfword of the memory word containing the halfword specified by the EHA remains unchanged.

SUMMARY EXPRESSION  $(R_{16-31}) \to EHL$ 

CONDITION CODE

RESULTS

CC1: No change CC2: No change

CC3: No change CC4: No change

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 082A4

Hex Instruction:

D6 00 83 13 (R = 4, X = I = 0)

Before Execution

**PSWR** 

GPR4

Memory Halfword 08312

000082A4

01020304

A49C

After Execution

**PSWR** 

GPR4

Memory Halfword 08312

000082A8

01020304


0304

Note

The contents from the right halfword of GPR4 are transferred to memory halfword 08312.

### **STORE WORD**

### D400



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by R is transferred to the memory word location specified by the Effective Word Address contained in the instruction.

SUMMARY **EXPRESSION**  (R)→EWL

CONDITION CODE

CC1: No change **RESULTS** CC2: No change

CC3: No change CC4: No change

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 03904

Hex Instruction:

D7 00 3B 3C (R = 6, X = I = 0)

Before Execution

**PSWR** 

GPR6

Memory Word 03B3C

10003904

0485A276

00000000

After Execution

**PSWR** 

GPR6

Memory Word 03B3C

10003908

0485A276

0485A276

Note

The contents from GPR6 are transferred to memory word 03B3C.

## STORE DOUBLEWORD

### **D400**

							_								L				1.									
1	1	0	1	' о —	1	ı	₹ .	Х		١	0	D	ΟU	BLI	EWC	ORC	OF	PEF	RAN	D,	٩DI	DRE	SS			0	1	0
0		2	,	4	_	•	,		10			42		45										 	 			

**DEFINITION** 

The doubleword located in the General Purpose Register (GPR), specified by R and R+1 (R+1 is GPR one greater than specified by R), is transferred to the memory doubleword location specified by the Effective Doubleword Address (EDA). The word contained in the GPR specified by R+1 is transferred to the least significant word of the doubleword memory location first.

SUMMARY

(R+1) - EWL + 1

**EXPRESSION** 

(R) → EWL

**CONDITION CODE** RESULTS

CC1: No change CC2: No change

CC3: No change

CC4: No change

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 0596C

Hex Instruction:

D7 00 5C 4A (R = 6, X = I = 0)

Before Execution

**PSWR** 

GPR6

GPR7

2000596C

E24675C2

5923F8E8

Memory Word 05C48

Memory Word 05C4C

0A400729

8104A253

After Execution

**PSWR** 

GPR6

GPR7

20005970

E24675C2

5923F8E8

Memory Word 05C48

Memory Word 05C4C

E24675C2


5923F8E8

Note

The contents from GPR6 are transferred to memory word 05C48 and the contents from GPR7 to memory word 05C4C.

### STORE MASKED BYTE

## D808



**DEFINITION** 

The least significant byte (bit 24 through bit 31) of the General Purpose Register (GPR) specified by R is masked (Logical AND Function) with the least significant byte of the mask register R4. The result byte is transferred to the memory byte location specified by the Effective Byte Address (EBA) contained in the instruction word. The other three bytes of the memory word containing the byte specified by the EBA remain unchanged.

SUMMARY **EXPRESSION** 

 $(R_{24-31}) & (R4_{24-31}) \rightarrow EBL$ 

CONDITION CODE

CC1: No change **RESULTS** CC2: No change

> CC3: No change CC4: No change

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 01D80

Hex Instruction:

1D 08 1E 91 (R = 0, X = I = 0)

Before Execution

**PSWR GPRO** 10001D80

GPR4

Memory Byte 01E91

AC089417

0000FFFC

94

After Execution

Note


**PSWR** 10001D84 **GPRO** AC089417

GPR4 0000FFFC Memory Byte 01E91

The right-most byte of GPR0 is ANDed with the right-most byte of GPR4. The result is transferred to memory byte 01E91.

## STORE MASKED HALFWORD

### D800



## **DEFINITION**

The least significant halfword (bit 16 through bit 31) of the General Purpose Register (GPR) specified by R is masked (Logical AND Function) with the least significant halfword of the mask register R4. The result halfword is transferred to the memory halfword location specified by the Effective Halfword Address (EHA) contained in the instruction word. The other halfword of the memory word containing the halfword specified by the EHA remains unchanged.

SUMMARY EXPRESSION

 $(R_{16-31}) & (R4_{16-31}) \rightarrow EHL$ 

CONDITION CODE RESULTS

CC1: No changeCC2: No changeCC3: No change

CC4: No change

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 01000

Hex Instruction:

DA 80 11 AE (R = 5, X = I = 0)

Before Execution

PSWR GPR4 20001000 00003FFC GPR5 716A58AB Memory Halfword 011AD

After Execution

PSWR

GPR4

GPR5

Memory Halfword 011AD

20001004

00003FFC

716A58AB

18A8


0000

Note

The right-most halfword of GPR5 is ANDed with the right-most halfword of GPR4, and the result is transferred to memory halfword 011AD.

## STORE MASKED WORD

#### D800



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by R is masked (Logical AND Function) with the contents of the mask register R4. The result word is transferred to the memory word location specified by the effective word address.

SUMMARY **EXPRESSION**  (R) & (R4) → EWL

CONDITION CODE **RESULTS**  CC1: No change CC2: No change CC3: No change

CC4: No change

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 04000

Hex Instruction:

DB 00 43 7C (R = 6, X = I = 0)

Before Execution

**PSWR** 08004000 GPR6

Memory Word 0437C

12345678

After Execution

**PSWR** 

GPR4

GPR4

GPR6

Memory Word 0437C

08004004

00FF00FF

00FF00FF

718C3594

718C3594


008C0094

Note

The contents from GPR6 are ANDed with the contents from GPR4. The result is transferred to memory word 0437C.

### STORE MASKED DOUBLEWORD

## D800



**DEFINITION** 

Each word of the doubleword located in the General Purpose Register (GPR) specified by R and R+1 is masked (Logical AND Function) with the contents of the mask register R4. R+1 is GPR one greater than specified by R. The resulting doubleword is transferred to the memory doubleword location specified by the Effective Doubleword Address (EDA) contained in the instruction.

SUMMARY EXPRESSION  $(R+1) & (R4) \rightarrow EWL + 1$ 

(R) & (R4) → EWL

CONDITION CODE RESULTS CC1: No change CC2: No change

CC3: No change CC4: No change

**TIMING** 

Three cycles

**EXAMPLE** 

Memory Location: 0A498

Hex Instruction:

DB 00 A6 52 (R = 6, X = I = 0)

Before Execution

PSWR 1000A498 GPR4 0007FFFC GPR6 AC88A819 GPR7 988B1407

Memory Word 0A650

Memory Word 0A654

51CD092

AE69D10C

After Execution

PSWR

GPR4

GPR6

GPR7

1000A49C

0000A818

0007FFFC

AC88A819

988B1407

Memory Word 0A650

Memory Word 0A654 0000B1404

Note

The contents from GPR6 are ANDed with the contents from GPR4 and the result transferred to memory word 0A650. The contents from GPR7 are ANDed with the contents from GPR4 and the result transferred to memory word 0A654.

#### STORE FILE

#### **DC00**



#### **DEFINITION**

This instruction is used to transfer the contents of from one to eight General Purpose Registers (GPR) to the specified memory locations. The contents of the GPR specified by R are transferred to the memory location specified by the Effective Word Address (EWA). The next sequential GPR is then transferred to the next sequential memory location. This successive transfer process is continued until GPR7 is loaded into memory.

## NOTE

The EWA must be specified such that, when incremented, no carry will be propagated from bit position 27. Therefore, if all eight General Purpose Registers are transferred, bit positions 27 through 29 must be equal to zero initially.

# SUMMARY EXPRESSION

(R) → EWL

(R+1) → EWL + 1

. .

(R7) → EWL + N

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change

CC4: No change

TIMING

Nine minus the number of the GPR specified by R equals the number of cycles required for execution.

**EXAMPLE** 

Memory Location: 02000

Hex Instruction:

DE 00 21 00 (R = 4, X = I = 0)

Before Execution

PSWR GPR4

GPR5

GPR6

GPR7

40002000

11111111

2222222

33333333

4444444

Memory Word 02100

00210000

Memory Word 02104

00210400

Memory Word 02108

Memory Word 0210C

00210800

00210C00

After Execution

**PSWR** 40002004 GPR4 11111111 GPR5 2222222

GPR6 33333333 GPR7 4444444

Memory Word 02100

11111111

Memory Word 02104

2222222

Memory Word 02108

Memory Word 0210C

33333333

4444444

Note

The contents from GPR4 are transferred to memory word 02100, that of GPR5 to

02104, that of GPR6 to 02108, and that of GPR7 to 0210C.

# **ZERO MEMORY BYTE**

## F808

DVTE OPERAND ADDRESS	
1 1 1 1 0 0 0 0 X 1 1 1 BYTE OPERAND ADDRESS	,

**DEFINITION** 

The byte in memory specified by the Effective Byte Address (EBA) is cleared to zero.

The other three bytes of the memory word containing the byte specified by the EBA

remain unchanged.

**SUMMARY EXPRESSION**  0 →EBL

**CONDITION CODE** 

CC1: No change **RESULTS** 

CC2: No change

CC3: No change

CC4: No change

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 00308

Hex Instruction:

F8 08 04 9F

Before Execution

**PSWR** 

Memory Byte 0049F

10000308

6C

After Execution

**PSWR** 

Memory Byte 0049F

1000030C

Note

The contents from memory byte 0049F are cleared to zero.

# **ZERO MEMORY HALFWORD**

## F800

_					-				+		 													i_				
	1	1	1	1	1	0	0	0	0	X	ı	0		HA	LF	wor	RD	OPE	RA	, NE	Ο Α	DE	DRE	ESS		,		1
-			ь_	<u> </u>			_		1		 		L		_				<u> </u>	_	_				 	 _1_	1_	 $oldsymbol{\perp}$
	_	_	_	_	_	_		_																				 

**DEFINITION** 

The halfword in memory specified by the Effective Halfword Address (EHA) is cleared to zero. The remaining halfword containing the 16-bit location in memory specified by EHA remains unchanged.

SUMMARY **EXPRESSION**  0 → EHL

**CONDITION CODE** 

CC1: No change **RESULTS** CC2: No change

CC3: No change

CC4: No change

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 2895C

Hex Instruction:

F8 00 2A 42 7 (X = I = 0)

Before Execution

**PSWR** 

Memory Halfword 2A426

0802895C

9AE3

After Execution

**PSWR** 

Memory Halfword 2A426

08028960

0000

Note

The contents from memory halfword 2A426 are cleared to zero.

## **ZERO MEMORY WORD**

## F800

1 1 1 1 0 0 0	0 X I	0 WORD OPERAND ADDRESS	0 0
<del></del>		1-	

**DEFINITION** 

The word in memory specified by the Effective Word Address (EWA) is cleared to zero.

SUMMARY EXPRESSION 0 -EWL

CONDITION CODE

CC1: No change

RESULTS CC2: No change

CC3: No change CC4: No change

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 05A14

Hex Instruction:

 $F8\ 00\ 5F\ 90\ (X = I = 0)$ 

Before Execution

**PSWR** 

Memory Word 05F90

00005A14

12345678

After Execution

PSWR

Memory Word 05F90

00005A18

00000000

Note

The contents from memory word 05F90 are cleared to zero.

## **ZERO MEMORY DOUBLEWORD**

## F800

	 			_				<b>_</b>				<u>.                                    </u>												L				1			
1	1	1	1	1	0	0	0	0		X	1	0	0	OU	JBL	.EW	OR	D 0	PE	RAI	ND	AD	DR	ESS					0	1	0
•		,	•		-		٠,		_	10		12	12	•••	16	16	- 17	10	10	20	21	22	22	24	25	26	27	20	20	20	7 21

**DEFINITION** 

The doubleword in memory specified by the Effective Doubleword Address (EDA) is

cleared to zero.

SUMMARY EXPRESSION  $0 \rightarrow EWL$ 

0 → EWL + 1

CONDITION CODE RESULTS

CC1: No change CC2: No change

CC3: No change

CC4: No change

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 15B3C

Hex Instruction:

F8 01 5D 6A

Before Execution

**PSWR** 

Memory Word 15D68

Memory Word 15D6C

10015B3C

617E853C

A2976283

After Execution

PSWR

Memory Word 15D68

Memory Word 15D6C

10015B40

00000000


00000000

Note

The contents from memory words 15D68 and 15D6C are both cleared to zero.

### **ZERO REGISTER**

## 0C00



**DEFINITION** 

The word located in the General Purpose Register (GPR), specified by R (bit 6 through bit 8) is logically exclusive ORed with the word located in the GPR specified by R (bit 9 through bit 11) resulting in zero. This result is then transferred to the GPR specified by R. The contents of the two R fields must specify the same GPR.

SUMMARY EXPRESSION  $(R) + (R) \rightarrow R$ 

**CONDITION CODE** 

ION CODE CC1: Always 0
RESULTS CC2: Always 0

CC3: Always 0 CC4: Always 1

TIMING

One cycle

**EXAMPLE** 

Memory Location: 309A6

Hex Instruction:

3C 90 (R = 1)

Before Execution

PSWR

GPR1

100309A6

8495A6B7

After Execution

PSWR

GPR1

080309A8

00000000

Note

The contents from GPR1 are cleared to zero, and CC4 is set.

# FIXED-POINT ARITHMETIC INSTRUCTIONS


### General Description

The Fixed-Point Arithmetic group is used to perform add, subtract, multiply, divide, and sign control functions on bytes, halfwords, words, and doublewords contained in memory and general purpose registers. Provisions have also been made to allow the result of a register-to-register add or subtract to be masked before final storage.

### Instruction Formats

The Fixed-Point Arithmetic instructions use the following three instruction formats.

## Memory Reference



Bits 0-5 define the Operation Code.


Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-10 designate one of three Index Registers.

Bit 11 designates if an Indirect Addressing operation is to be performed.

Bits 12-31 specify the address of the operand when X and I fields are equal to zero.

### *Immediate*



Bits 0-5 define the Operation Code.

Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-12 unassigned.

Bits 13-15 define Augmenting Operation Code.

Bits 16-31 contain the 16-bit operand value.

# Inter-Register



Bits 0-5 define the Operation Code.

Bits 6-8 designate the register to contain the result of the operation.


Bits 9-11 designate the register which contains the source operand.

Bits 12-15 define the Augmenting Operation Code.


Data Formats

The Fixed-Point Arithmetic Instructions use the following data formats.

Byte




Halfword (Sign Extended)



# **Fullword**



# Doubleword




Condition Code Utilization

Execution of most Fixed-Point Arithmetic Instructions causes a condition code to be set to indicate if the result of the operation was greater than, less than, or equal to zero. Arithmetic exceptions produced by an arithmetic operation are also reflected by the condition code results.

# **ADD MEMORY BYTE**

### **B808**



**DEFINITION** 

The byte in memory, specified by the Effective Byte Address (EBA), is accessed and 24 zeros appended to the most significant end to form a word. This word is algebraically added to the contents of the General Purpose Register (GPR) specified by R. The result word is then transferred to the GPR specified by R.

SUMMARY **EXPRESSION**   $0_{0-23}$ , (EBL) + (R)  $\rightarrow$  R

CONDITION CODE

CC1: Arithmetic exception CC2: R<sub>0-31</sub> is greater than zero

CC3: R<sub>0-31</sub> is less than zero CC4: R<sub>0-31</sub> is equal to zero

**TIMING** 

**RESULTS** 

Two cycles

**EXAMPLE** 

Memory Location: 00800

Hex Instruction:

BA  $08\ 09\ 15$  (R = 4, X = I = 0)

Before Execution

**PSWR** 10000800 GPR4 Memory Byte 00915 00000099

After Execution

**PSWR** 

GPR4

Memory Byte 00915

20000804

00000123

**A8** 


Note

The contents from memory byte 00915, with zeros prefixed, are added to the contents from GPR4, and the result is transferred to GPR4. CC2 is set.

## **ADMH**

# ADD MEMORY HALFWORD

## **B800**



**DEFINITION** 

The halfword in memory, specified by the Effective Halfword Address (EHA), is accessed and the sign (bit 16) extended 16 bits to the left to form a word. This word is algebraically added to the contents of the General Purpose Register (GPR) specified by R. The result word is then transferred to the GPR specified by R.

SUMMARY **EXPRESSION** 

 $(EHL)_{SE} + (R) \rightarrow R$ 

CONDITION CODE

CC1: Arithmetic exception  $\begin{array}{lll} \text{CC2:} & \textbf{R}_{0\text{-}31} \text{ is greater than zero} \\ \text{CC3:} & \textbf{R}_{0\text{-}31} \text{ is less than zero} \\ \text{CC4:} & \textbf{R}_{0\text{-}31} \text{ is equal to zero} \\ \end{array}$ 

**TIMING** 

RESULTS

Two cycles

**EXAMPLE** 

Memory Location: 40D68

Hex Instruction:

BB 84 10 97 (R = 7, X = I = 0)

Before Execution

**PSWR** GPR7 Memory Halfword 41096

20040D68

000006C4

8C42

After Execution

**PSWR** 

GPR7

Memory Halfword 41096

10040D6C

FFFF9306


8C42

Note

The contents from memory halfword 41096, with sign extension are added to the contents from GPR7, and the result replaces the contents from GPR7. CC3 is set.

### ADD MEMORY WORD

### **B800**



**DEFINITION** 

The word in memory, specified by the Effective Word Address (EWA), is accessed and algebraically added to the contents of the General Purpose Register (GPR) specified by R. The result word is then transferred to the GPR specified by R.

SUMMARY **EXPRESSION**   $(EWL) + (R) \rightarrow R$ 

**CONDITION CODE** 

CC1: Arithmetic exception RESULTS

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 00D50

Hex Instruction:

BB 00 11 AC (R = 6, X = I = 0)

Before Execution

**PSWR** 

GPR6

Memory Word 011AC

40000D50

0037C1F3

004FC276

After Execution

**PSWR** 

GPR6

Memory Word 011AC

20000D54

00878469


004FC276

Note

The contents from memory word 011AC are added to the contents from GPR6. The result is transferred to GPR6, and CC2 is set.

### ADD MEMORY DOUBLEWORD

### **B800**



### **DEFINITION**

The doubleword in memory, specified by the Effective Doubleword Address (EDA), is accessed and algebraically added to the contents of the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The contents of the GPR specified by R+1 are added to the contents of the least significant word of the doubleword first. The contents of the GPR specified by R are added to the contents of the most significant word of the doubleword last. The result doubleword is transferred to the GPR specified by R and R+1.

SUMMARY EXPRESSION

 $(EWL + 1) + (R+1) \rightarrow R+1 + Carry$ 

 $(EWL) + (R) + Carry \rightarrow R$ 

CONDITION CODE RESULTS

CC1: Arithmetic exception

CC2: (R, R+1) is greater than zero

CC3: (R, R+1) is less than zero CC4: (R, R+1) is equal to zero

**TIMING** 

Three cycles

**EXAMPLE** 

Memory Location: 08E3C

Hex Instruction:

BA 00 92 52 (R = 4, X = I = 0)

Before Execution

**PSWR** 

GPR4

GPR5

08008E3C

000298A1

815BC63E

Memory Word 09250

Memory Word 09254

3B69A07E

7F3579A4

After Execution

**PSWR** 

GPR4

GPR5

20008E40

3B6C3920

F0913FE2

Memory Word 09250

Memory Word 09254

3B69A07E


7F3579A4

Note

The doubleword obtained from the contents from memory words 09250 and 09254 is added to the doubleword obtained from the contents from GPR4 and GPR5. The result is transferred to GPR4 and GPR5, and CC2 is set.

## ADD REGISTER TO REGISTER

### 3800



**DEFINITION** 

The word located in the General Purpose Register (GPR), specified by  $\mathbf{R}_{\mathbf{D}}$ , is algebraically added to the word located in the GPR specified by R<sub>S</sub>. The result word is then transferred to the GPR specified by R<sub>D</sub>.

SUMMARY **EXPRESSION**   $(R_S + R_D) \rightarrow R_D$ 

CONDITION CODE

RESULTS

CC1: Arithmetic exception CC2:  $(R_D)$  is greater than zero

CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

TIMING One cycle

**EXAMPLE** 

Memory Location: 03FA2

3B 70  $(R_D = 6, R_S = 7)$ Hex Instruction:

Before Execution

**PSWR** 

GPR6

GPR7

08003FA2

FF03C67D

045C6E3F

After Execution

**PSWR** 

GPR6

GPR7

20003FA4

036034BC

045C6E3F


Note

The contents from GPR6 and GPR7 are added and the result is transferred to GPR6.

CC2 is set.

## ADD REGISTER TO REGISTER MASKED

### 3808



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $\,{\rm R}_{\rm D}$  is algebraically added to the word located in the GPR specified by  $R_{\mbox{\scriptsize S}}$ . The sum of this addition is masked (Logical AND Function) with the contents of the mask register R4. The result word is then transferred to the GPR specified by R<sub>D</sub>.

SUMMARY **EXPRESSION** 

 $[(R_S) + (R_D)] & (R4) \rightarrow R_D$ 

CONDITION CODE

CC1: Arithmetic exception **RESULTS** 

CC2:  $(R_D)$  is greater than zero CC3: (RD) is less than zero CC4: (RD) is equal to zero

TIMING

One cycle

**EXAMPLE** 

Memory Location: 16A9A

3B 78  $(R_D = 6, R_S = 7)$ Hex Instruction:

Before Execution

**PSWR** GPR4 40016A9A 007FFFC GPR6 004FC276 GPR7 0037C1F3

After Execution

**PSWR** 

GPR4

GPR6

GPR7

20016A9C

0007FFC

00078468

0037C1F3


Note

The contents from GPR6 and GPR7 are added; the result is ANDed with the contents of

GPR4 and transferred to GPR6. CC2 is set.

## ADD REGISTER TO MEMORY BYTE

### E808



**DEFINITION** 

The byte in memory specified by the Effective Byte Address (EBA) is accessed and algebraically added to the least significant byte (bit 24 through bit 31) of the General Purpose Register (GPR) specified by R. The result is then transferred to the memory byte location specified by the EBA. The other three bytes in the word which contains the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION  $(R_{24-31}) + (EBL) \rightarrow EBL$ 

**CONDITION CODE** 

**RESULTS** 

CC1: Undefined CC2: Undefined

CC3: Undefined

CC4: (EBL) is equal to zero

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 01A64

Hex Instruction:

EB 08 1A 97 (R = 6, X = I = 0)

Before Execution

**PSWR** 

GPR6

Memory Byte 01A97

00001A64

0000004A

39

After Execution

**PSWR** 

GPR6

Memory Byte 01A97

00001A68

0000004A


83

Note

The contents from GPR6, bits 24-31, and memory byte 01A97 are added and the result is transferred to memory byte 01A97.

### ADD REGISTER TO MEMORY HALFWORD

### E800



**DEFINITION** 

The halfword in memory specified by the Effective Halfword Address (EHA), is accessed and algebraically added to the least significant halfword (bit 16 through bit 31) of the General Purpose Register (GPR) specified by R. The result is then transferred to the memory halfword location specified by the EHA. The other halfword of the word which contains the halfword specified by the EHA remains unchanged.

SUMMARY **EXPRESSION** 

 $(R_{16-31}) + (EHL) \rightarrow EHL$ 

**CONDITION CODE** 

**RESULTS** CC2: Undefined

CC3: Undefined

CC1: Undefined

CC4: (EHL) is equal to zero

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 200B4

Hex Instruction:

EA 82 09 19 (R = 5, X = I = 0)

Before Execution

**PSWR** 

GPR5

Memory Halfword 20918

000200B4

FFFF8C42

06C4

After Execution

**PSWR** 

GPR5

Memory Halfword 20918

000200B4

FFFF8C42


9306

Note

The contents from GPR5, bits 16-31, and memory halfword 20918 are added, and the result is transferred to memory halfword 20918.

# ADD REGISTER TO MEMORY WORD

#### E800



**DEFINITION** 

The word in memory specified by the Effective Word Address (EWA) is accessed and algebraically added to the word located in the General Purpose Register (GPR) specified by R. The result word is then transferred to the memory word location specified by the EWA.

SUMMARY **EXPRESSION** 

(R) + (EWL) → EWL

**CONDITION CODE RESULTS** 

CC1: Arithmetic exception CC2: (EWL) is greater than zero CC3: (EWL) is less than zero

CC4: (EWL) is equal to zero

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 03000

Hex Instruction: EB 80 31 00 (R = 7, X = I = 0)

Before Execution

**PSWR** GPR7 Memory Word 03100

08003000

20003004

245C6E3F

FF03C67D

After Execution

**PSWR** 

GPR7 245C6E3F

Memory Word 03100

Note


The contents from GPR7 and memory word 03100 are added, and the result is trans-

236034BC

ferred to memory word 03100. CC2 is set.

## ADD REGISTER TO MEMORY DOUBLEWORD

### E800



## **DEFINITION**

The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and algebraically added to the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The contents of the GPR specified by R+1 are added to the contents of the least significant word of the doubleword first. The result doubleword is transferred to the memory doubleword location specified by the EDA.

SUMMARY EXPRESSION  $(R+1) + (EWL + 1) \rightarrow EWL + 1 + Carry$ 

(R) + (EWL) + Carry - EWL

CONDITION CODE

RESULTS

CC1: Arithmetic exceptionCC2: (EDL) is greater than zero

CC3: (EDL) is less than zero CC4: (EDL) is equal to zero

TIMING

Five cycles

**EXAMPLE** 

Memory Location: 0819C

Hex Instruction:

EB 00 83 AA (R = 6, X = 1 = 0)

Before Execution

**PSWR** 

GPR6

GPR7

4000819C

01A298A1

F15BC63E

Memory Word 083A8

Memory Word 083AC

3B69A07E

7F3579A4

After Execution

PSWR

GPR6

GPR7

200081A0

01A298A1 F15BC63E

Memory Word 083A8

Memory Word 083AC

3D0C3920


70913FE2

Note

The doubleword obtained from GPR6 and GPR7 is added to the doubleword from memory words 083A8 and 083AC. The result is transferred to memory words 083A8 and 083AC. CC2 is set.

### ADD IMMEDIATE

## C801



**DEFINITION** 

The sign of the least significant half (bit 16 through bit 31) of the Instruction Word is extended 16 bits to the left to form a word. This word is algebraically added to the word located in the General Purpose Register (GPR) specified by R. The result word is transferred to the GPR specified by R.

SUMMARY **EXPRESSION** 

 $(IW_{16-31})_{SE} + (R) \rightarrow R$ 

**CONDITION CODE** 

CC1: Arithmetic exception

CC2: R<sub>0-31</sub> is greater than zero CC3:  $R_{0-31}$  is less than zero CC4:  $R_{0-31}$  is equal to zero

TIMING

One cycle

**EXAMPLE** 

**RESULTS** 

Memory Location: 00D88

Hex Instruction:

 $C8\ 01\ 86\ B2\ (R=0)$ 

Before Execution

**PSWR** 

**GPRO** 

After Execution

**PSWR** 

0000794E **GPRO** 

08000D8C

20000D88


00000000

Note

The immediate operand, sign extended, is added to the contents of GPRO, and the result replaces the previous contents of GPRO. CC4 is set.

### SUBTRACT MEMORY BYTE

## **BC08**



**DEFINITION** 

The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros appended to the most significant end to form a word. This word is algebraically subtracted from the word located in the General Purpose Register (GPR) specified by R. The result word is transferred to the GPR specified by R.

SUMMARY **EXPRESSION** 

 $(R) - [0_{0-23}, (EBL)] \rightarrow R$ 

CONDITION CODE

CC1: Arithmetic exception **RESULTS** 

CC2:  $R_{0-31}$  is greater than zero CC3:  $R_{0-31}$  is less than zero CC4:  $R_{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 01000

Hex Instruction:

BC 88 12 01 (R = 1, X = I = 0)

Before Execution

**PSWR** 

GPR1

Memory Byte 01201

40001000

0194A7F2

9A

After Execution

**PSWR** 

GPR1

Memory Byte 01201

20001004

0194A768

9A

Note

The contents from memory byte 01201, with 24 zeros prefixed, are subtracted from the contents from GPR1. The result is transferred to GPR1 and CC2 is set.

## SUBTRACT MEMORY HALFWORD

#### **BC00**



**DEFINITION** 

The halfword in memory specified by the Effective Halfword Address is accessed and the sign (bit 16) extended 16 bits to the left to form a word. This word is algebraically subtracted from the word located in the General Purpose Register (GPR) specified by R. The result word is then transferred to the GPR specified by R.

SUMMARY EXPRESSION

 $(R) - (EHL)_{SE} \rightarrow R$ 

CONDITION CODE RESULTS

CC1: Arithmetic exception CC2: R<sub>0-31</sub> is greater than zero

CC3:  $R_{0-31}^{0-31}$  is less than zero CC4:  $R_{0-31}^{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 01604

Hex Instruction: BF 00 18 77 (R = 6, X = I = 0)

Before Execution

PSWR GPR6

Memory Halfword 01876

10001604 00024CB3

34C6

After Execution

PSWR G

GPR6

Memory Halfword 01876


20001608 000217ED 34C6

Note

The contents from memory halfword 01876, sign extended, are subtracted from the contents from GPR6. The result is transferred to GPR6, and CC2 is set.

#### SUBTRACT MEMORY WORD

### **BC00**



**DEFINITION** 

The word in memory specified by the Effective Word Address is accessed and algebraically subtracted from the word located in the General Purpose Register (GPR) specified by R. The result word is then transferred to the GPR specified by R.

SUMMARY EXPRESSION  $(R) - (EWC) \rightarrow R$ 

CONDITION CODE

ON CODE CC1: Arithmetic exception CC2: Ro 21 is greater than

CC2: R<sub>0-31</sub> is greater than zero CC3: R<sub>0-31</sub> is less than zero

CC3:  $R_{0-31}^{0-31}$  is less than zero CC4:  $R_{0-31}^{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 6C208

Hex Instruction:

BC 86 F9 14 (R = 1, X = I = 0)

Before Execution

**PSWR** 

GPR1

Memory Word 6F914

0406C208

00A6264D

00074BC3

After Execution

**PSWR** 

GPR1

Memory Word 6F914

2006C20C

009EDA8A


00074BC3

Note

The contents from memory word 6F914 are subtracted from the contents from GPR1, and the result is transferred to GPR1. CC2 is set.

#### SUBTRACT MEMORY DOUBLEWORD

#### **BC00**



### **DEFINITION**

The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and algebraically subtracted from the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The word located in the GPR specified by R+1 is subtracted from the least significant word of the doubleword first. The result doubleword is transferred to the GPR specified by R and R+1.

SUMMARY **EXPRESSION** 

$$(R+1) - (EWL + 1) \rightarrow R+1 - Borrow$$

 $(R) - (EWL) - Borrow \rightarrow R$ 

CONDITION CODE RESULTS

CC1: Arithmetic exception

CC2: (R, R+1) is greater than zero CC3: (R, R+1) is less than zero

CC4: (R, R+1) is equal to zero

**TIMING** 

Three cycles

**EXAMPLE** 

Memory Location: 03000

Hex Instruction: BF 00 31 02 (R = 6, X = 1 = 0)

Before Execution

**PSWR** 

GPR6

GPR7

10003000

5AD983B7

C833D509

Memory Word 03100

Memory Word 03104

153B0492

5BE87A16

After Execution

**PSWR** 20003004 GPR6 459E7F25 GPR7

Memory Word 03100

6C4B5AF3

Memory Word 03104

153B0492


5BE87A16

Note

The doubleword obtained from memory words 03100 and 03104 is subtracted from the doubleword contained in GPR6 and GPR7. The result is transferred to GPR6 and GPR7. CC2 is set.

## SUBTRACT REGISTER FROM REGISTER

3C00



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $R_S$  is algebraically subtracted from the word located in the GPR specified by  $R_D$ . The result word is then transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION  $(R_D) - (R_S) \rightarrow R_D$ 

CONDITION CODE

CON CODE CC1: Arithmetic exception CC2: (R<sub>D</sub>) is greater than zero

CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

TIMING

One cycle

EXAMPLE Memory Location: 106AE

Hex Instruction: 3C A0 ( $R_D = 1$ ,  $R_S = 2$ )

Before Execution

PSWR GPR1 GPR2

100106AE 12345678 12345678

After Execution


PSWR GPR1 GPR2 080106B0 00000000 12345678

Note

The contents from GPR2 are subtracted from the contents from GPR1. The result is replaced in GPR1, and CC4 is set.

### SUBTRACT REGISTER FROM REGISTER MASKED

#### 3C08



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $R_S$  is algebraically subtracted from the word located in the GPR specified by  $R_D$ . The difference of this subtraction is then masked (Logical AND Function) with the contents of the mask register R4. The result word is transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION

 $[(R_D) - (R_S)] & (R4) \rightarrow R_D$ 

CONDITION CODE

RESULTS

CC1: Arithmetic exception CC2: (R<sub>D</sub>) is greater than zero

CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

TIMING

One cycle

**EXAMPLE** 

Memory Location: 00496

Hex Instruction:

3F 58  $(R_D = 6, R_S = 5)$ 

Before Execution

PSWR 10000496 GPR4 00FFFF00

GPR5 00074BC3 GPR6 00A6264D

After Execution


PSWR 20000498 GPR4 00FFFF00 GPR5 00074BC3 GPR6 009EDA00

Note

The contents from GPR5 are subtracted from the contents from GPR6. The result is ANDed with the contents from GPR4, and then transferred to GPR6. CC2 is set.

### SUBTRACT IMMEDIATE

## C802



**DEFINITION** 

The sign of the least significant half (bit 16 through bit 31) of the Instruction Word is extended 16 bits to the left to form a word. This word is algebraically subtracted from the word located in the General Purpose Register (GPR) specified by R. The result word is transferred to the GPR specified by R.

SUMMARY **EXPRESSION**   $(R) - (IW_{16-31})_{SE} \rightarrow R$ 

**CONDITION CODE** 

CC1: Arithmetic exception **RESULTS** CC2:  $R_{0-31}$  is greater than zero

CC3: R<sub>0-31</sub> is less than zero CC4:  $R_{0-31}$  is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 019B8

Hex Instruction: CB 82 83 9A (R = 7)

Before Execution

**PSWR** 

GPR7

100019B8

FFFF839A

After Execution

**PSWR** 

GPR7

080019BC

00000000


Note

The immediate operand, with sign extension, is subtracted from the contents of GPR7.

The result is transferred to GPR7, and CC4 is set.

### MULTIPLY BY MEMORY BYTE

### C008



### **DEFINITION**

The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros appended to the most significant end to form a word. This word is algebraically multiplied by the word located in the General Purpose Register (GPR) specified by R+1, one greater than GPR specified by R. The double-precision result is transferred to the GPR specified by R and R+1.

**NOTES** 

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 2. GPR specified by R must have an even address.

SUMMARY EXPRESSION

 $0_{0-23}$ , (EBA) x (R+1)  $\rightarrow$  R, R+1

CONDITION CODE RESULTS

CC1: Always zero

ULTS CC2: (R, R+1) is greater than zero CC3: (R, R+1) is less than zero

CC4: (R, R+1) is equal to zero

*TIMING* 

Eleven cycles

**EXAMPLE** 

Memory Location: 2BA28

Hex Instruction:

C0 0A C3 D9

Before Execution

PSWR

GPR0

GPR1

0002BA28

12345678

6F90C859

Memory Byte 2C3D9

40

After Execution

**PSWR** 

GPR0

GPR1

2002BA2C

0000001B

E4321640

Memory Byte 2C3D9


40

Note

The contents of memory byte 2C3D9, with zeros prefixed, are multiplied by the contents from GPR1. The result is transferred to GPR0 and GPR1. CC2 is set.

## MULTIPLY BY MEMORY HALFWORD

#### C000



## **DEFINITION**

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and the sign (bit 16) extended 16 bits to the left to form a word. This word is algebraically multiplied by the word located in the General Purpose Register specified by R+1, one greater than GPR specified by R. The double-precision result is transferred to the GPR specified by R and R+1.

**NOTES** 

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 2. GPR specified by R must have an even address.

SUMMARY EXPRESSION  $(EHL)_{SE} \times (R+1) \rightarrow R, R+1$ 

CONDITION CODE RESULTS CC1: Always zero

CC2: (R, R+1) is greater than zero CC3: (R, R+1) is less than zero CC4: (R, R+1) is equal to zero

TIMING

Eleven cycles

**EXAMPLE** 

Memory Location: 096A4

Hex Instruction:

C1 00 9B 57 (R = 2, X = I = 0)

Before Execution

PSWR GPR2

2 GPR3

Memory Halfword 09B56

080096A4

12345678

0000003

FFFD

After Execution

PSWR

GPR2

GPR3

Memory Halfword 09B56

100096A8

**FFFFFFF** 

FFFFFFF7


FFFD

Note

The contents from GPR3 are multiplied by the contents from memory halfword 09B56. The doubleword result is transferred to GPR6 and GPR7. CC3 is set.

## **MULTIPLY BY MEMORY WORD**

#### C000



## **DEFINITION**

The word in memory specified by the Effective Word Address (EWA), is accessed and algebraically multiplied by the word located in the General Purpose Register (GPR) specified by R+1, one greater than GPR specified by R. The double-precision result is transferred to the GPR specified by R and R+1.

**NOTES** 

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 2. GPR specified by R must have an even address.

SUMMARY EXPRESSION

 $(EWL) \times (R+1) \rightarrow R, R+1$ 

CONDITION CODE

CC1: Always zero

RESULTS CC2: (R, R+1) is greater than zero CC3: (R, R+1) is less than zero

CC4: (R, R+1) is equal to zero

TIMING Eleven cycles

EXAMPLE Memory Location: 04AC8

Hex Instruction: C3 00 4B 1C (R = 6, X = I = 0)

Before Execution PSWR GPR6 GPR7 Memory Word 04B1C

10004AC8 00000000 80000000 80000000

After Execution PSWR GPR6 GPR7 Memory Word 04B1C


20004ACC 40000000 00000000 80000000

Note The contents from GPR7 and memory word 04B1C are multiplied, and the result is

transferred to GPR6 and GPR7. CC2 is set.

## MULTIPLY REGISTER BY REGISTER

## 4000



#### **DEFINITION**

The word located in the General Purpose Register (GPR) specified by R<sub>S</sub> is algebraically multiplied by the word located in the GPR specified by  $R_D+1$ .  $R_D+1$  is  $\check{G}PR$  one greater than specified by R<sub>D</sub>. The double-precision result is transferred to the GPR specified by R<sub>D</sub> and R<sub>D</sub>+1.

## **NOTES**

- 1. The multiplicand register  $R_S$  can be any register, including register  $R_D^{+1}$ ; however, R<sub>D</sub> must be an even-numbered register.
- 2. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.

SUMMARY **EXPRESSION** 

$$(R_S) \times (R_D+1) \rightarrow R_D, R_D+1$$

CONDITION CODE

CC1: Always zero

RESULTS

CC2:  $(R_D, R_D+1)$  is greater than zero CC3:  $(R_D, R_D+1)$  is less than zero CC4:  $(R_D, R_D+1)$  is equal to zero

**TIMING** 

Eleven cycles

**EXAMPLE** 

Memory Location: 0098E

Hex Instruction:

40 10  $(R_D = 0, R_S = 1)$ 

Before Execution

**PSWR** 1000098E GPR0 00000000 GPR1 000000F

000000E1

After Execution

**PSWR** 20000990 GPR1

00000000

GPR1

Note

The content from GPR1 is multiplied by itself, and the doubleword product is transferred to GPRO and GPR1. CC2 is set.

#### **MULTIPLY IMMEDIATE**

#### C803

	 			<del></del>	 	+				<del></del>				 							<del> </del>			$\overline{}$	ļ			
1	1 0 0 1 0 R				0	0	0	0	0	1	1	11	ИM	ED	IAT	EC	PE	RAI	ND									
Ц	 	L		Щ.	 			Ь	—	Щ.			1	 	1									<b></b>		ىــــــــــــــــــــــــــــــــــــــ		ш
_		_	_											 	••			0.1	-	22	24	ar	20	27	20	20	20	21

#### **DEFINITION**

The sign of the least significant half (bit 16 through bit 31) of the Instruction Word (IW) is extended 16 bits to the left to form a word. This word is algebraically multiplied by the word located in the General Purpose Register (GPR) specified by R+1. R+1 is GPR one greater than specified by R. The result is transferred to the GPR specified by R and R+1.

**NOTES** 

- 1. An arithmetic exception will never occur since the result of a multiplication can never exceed the length of the doubleword register.
- 2. GPR specified by R must have an even address.

SUMMARY EXPRESSION  $(IW_{16-31})_{SE} \times (R+1) \rightarrow R, R+1$ 

CONDITION CODE

**RESULTS** 

CC1: Always zero

CC2: (R, R+1) is greater than zero CC3: (R, R+1) is less than zero

CC4: (R, R+1) is equal to zero

TIMING

Eleven cycles

**EXAMPLE** 

Memory Location: 00634

Hex Instruction:

CB 03 01 00 (R = 6, X = I = 0)

Before Execution

PSWR

GPR6

GPR7

20000634

12345678

F37A9B15

After Execution

**PSWR** 

GPR6

GPR7

10000638

FFFFFF3


7A9B1500

Note

The immediate operand, sign extended, is multiplied by the contents from GPR7. The result is transferred to GPR6 and GPR7. CC3 is set.

#### **DIVIDE BY MEMORY BYTE**

#### C408



#### **DEFINITION**

The byte in memory specified by the Effective Byte Address (EBA) is accessed and 24 zeros appended to the most significant end to form a word. This word is algebraically divided into the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The result quotient is then transferred to the GPR specified by R+1 and the remainder to the GPR specified by R. The sign of the GPR specified by R (Remainder) is set to the original sign of the dividend and the sign of the GPR specified by R+1 (Quotient) will be the algebraic product of the original signs of the dividend and the divisor except when the absolute value of the dividend is less than the absolute value of the divisor, in which case the resulting quotient (GPR specified by R+1) will be set to zero.

**NOTES** 

- 1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits.
- 2. GPR specified by R must have an even address.

SUMMARY **EXPRESSION**   $(R, R+1)/[0_{0-23}, (EBL)] \rightarrow R+1$ 

Remainder - R

CONDITION CODE RESULTS

CC1: Arithmetic exception

CC2:  $(R+1_{0-31})$  is greater than zero CC3:  $(R+1_{0-31})$  is less than zero

CC4:  $(R+1_{0-31})$  is equal to zero

TIMING

Eighteen cycles

**EXAMPLE** 

Memory Location:

Hex Instruction: C4 08 30 BF (R = 0, X = I = 0)

Before Execution

**PSWR** GPR0 GPR1 Memory Byte 030BF

10003000 00000000 00000139 04

After Execution


**PSWR** GPR0 GPR1 20003004

Memory Byte 030BF

00000001 00000027 Note The doubleword contents of GPR0 and GPR1 are divided by the content of memory byte 030BF, with 24 zeros prefixed. The quotient is transferred to GPR1 and the remainder to GPR0. CC2 is set.

#### **DIVIDE BY MEMORY HALFWORD**

#### C400



#### **DEFINITION**

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and the sign extended 16 bits to the left to form a word. This word is algebraically divided into the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The result quotient is then transferred to the GPR specified by R+1 and the remainder to the GPR specified by R. The sign of the GPR specified by R (Remainder) is set to the original sign of the dividend and the sign of the GPR specified by R+1 (Quotient) will be algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor, in which case the resulting quotient (GPR specified by R+1) will be set to zero.

**NOTES** 

- 1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits.
- 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION  $(R, R+1)/(EHL)_{SE} \rightarrow R+1$ 

Remainder → R

CONDITION CODE RESULTS CC1: Arithmetic exception
CC2: R+1<sub>0-31</sub> is greater than zero
CC3: R+1<sub>0-31</sub> is less than zero
CC4: R+1<sub>0-31</sub> is equal to zero

TIMING Eighteen cycles

**EXAMPLE** 

Memory Location: 05A94

Hex Instruction:  $C7\ 00\ 5D\ 6B\ (R=6, X=I=0)$ 

Before Execution

 PSWR
 GPR6
 GPR7
 Memory Halfword 05D6A

 08005A94
 00000000
 0000003B
 FFF8

After Execution

 PSWR
 GPR6
 GPR7
 Memory Word 05D6A


 10005A98
 00000005
 FFFFFFF9
 FFF8

Note

The doubleword content of GPR6 and GPR7 is divided by the content of memory halfword 05D6A with sign extension. The quotient is transferred to GPR7 and the remainder to GPR6. CC3 is set.

#### **DIVIDE BY MEMORY WORD**

#### C400



## **DEFINITION**

The word in memory specified by the Effective Word Address (EWA) is accessed and algebraically divided into the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The result quotient is then transferred to the GPR specified by R+1 and the remainder to the GPR specified by R. The sign of the GPR specified by R (Remainder) is set to the original sign of the dividend, and the sign of the GPR specified by R+1 (Quotient) will be the algebraic product of the original signs of the dividend and the divisor except when the absolute value of the dividend is less than the absolute value of the divisor, in which case the resulting quotient (GPR specified by R+1) will be set to zero.

**NOTES** 

- 1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits.
- 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION

 $(R, R+1)/(EWL) \rightarrow R+1$ 

Remainder → R

CONDITION CODE

ON CODE CC1: Arithmetic exception RESULTS CC2: R+10.21 is greater that

CC2:  $R+1_{0-31}$  is greater than zero CC3:  $R+1_{0-31}$  is less than zero CC4:  $R+1_{0-31}$  is equal to zero

TIMING

Eighteen cycles

400078C0

**EXAMPLE** 

Memory Location: 078C0

Hex Instruction:

C6 00 7B 5C (R = 4, X = 1 = 0)

Before Execution

PSWR GPR4 GPR5 Memory Word 07B5C

00000000

After Execution

PSWR GPR4 GPR5 Memory Word 07B5C 080078C4 039A20CF 00000000 FC000000

Note


The doubleword obtained from GPR4 and GPR5 is divided by the content of memory word 07B5C. The quotient is transferred to GPR5 and the remainder to GPR4. CC4 is set.

039A20CF

FC000000

#### **DIVIDE REGISTER BY REGISTER**

#### 4400



## **DEFINITION**

The word located in the General Purpose Register (GPR) specified by R<sub>S</sub> is algebraically divided into the doubleword located in the GPR specified by R<sub>D</sub> and R<sub>D</sub>+1. R<sub>D</sub>+1 is GPR one greater than specified by R<sub>D</sub>. The result quotient is then transferred to the GPR specified by R<sub>D</sub>+1 and the remainder to the GPR specified by R<sub>D</sub>. The sign of the GPR specified by RD (Remainder) is set to the original sign of the dividend and the sign of the GPR specified by RD+1 (Quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor, in which case the resulting quotient (GPR specified by R<sub>D</sub>+1) will be set to zero.

**NOTES** 

- 1. An arithmetic exception occurs if the value of the quotient exceeds 32 bits.
- The GPR specified by R<sub>D</sub> must have an even address.

SUMMARY **EXPRESSION** 

$$(R_D, R_D+1)/R_S \rightarrow R_D+1$$

Remainder → R<sub>D</sub>

CONDITION CODE **RESULTS**  CC1: Arithmetic exception

CC2:  $R_D+1_{0-31}$  is greater than zero CC3:  $R_D^{+1}_{0-31}$  is less than zero

CC4:  $R_D + 1_{0.31}$  is equal to zero

TIMING

Eighteen cycles

**EXAMPLE** 

Memory Location: 04136

Hex Instruction: 47 20  $(R_D = 6, R_S = 2)$ 

Before Execution

**PSWR** GPR2 GPR6 GPR7 10004136 000000A 00000000 000000FF

After Execution


**PSWR** GPR2 GPR6 GPR7 20004138 0000000A 00000005 00000019

Note

The doubleword obtained from GPR6 and GPR7 is divided by the contents of GPR2. The quotient is transferred to GPR7 and the remainder to GPR6. CC2 is set.

#### **DIVIDE IMMEDIATE**

#### C804



#### **DEFINITION**

The sign of the least significant half (bit 16 through bit 31) of the Instruction Word (IW) is extended 16 bits to the left to form a word. This word is algebraically divided into the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The resulting quotient is then transferred to the GPR specified by R+1 and the remainder to the GPR specified by R. The sign of the GPR specified by R (Remainder) is set to the original sign of the dividend and the sign of the GPR specified by R+1 (Quotient) will be the algebraic product of the original signs of the dividend and the divisor, except when the absolute value of the dividend is less than the absolute value of the divisor, in which case the resulting quotient (GPR specified by R+1) will be set to zero.

**NOTES** 

- 1. An arithmetic exception will occur if the value of the quotient exceeds 32 bits.
- 2. The GPR specified by R must have an even address.

SUMMARY EXPRESSION  $(R, R+1)/(IW_{16-31})_{SE} \rightarrow R+1$ 

Remainder → R

CONDITION CODE RESULTS CC1: Arithmetic exception

CC2: R+1<sub>0-31</sub> is greater than zero CC3: R+1<sub>0-31</sub> is less than zero

CC4:  $R+1_{0-31}$  is equal to zero

TIMING

Eighteen cycles

**EXAMPLE** 

Memory Location: 08000

Hex Instruction: C9 04 FF FD (R = 2)

Before Execution

PSWR GPR2 GPR3 04008000 00000000 000001B7

After Execution

PSWR GPR2 GPR3

10008004 00000001


FFFFFF6E

Note

The doubleword obtained from GPR2 and GPR3 is divided by the immediate operand, sign extended. The quotient is transferred to GPR3 and the remainder to GPR2. CC3 is set.

## **EXTEND SIGN**

#### 0004



**DEFINITION** 

The sign (bit 0) of the contents of the General Purpose Register (GPR), specified by R+1, is extended through all 32 bit positions of the GPR specified by R.

SUMMARY **EXPRESSION**   $(R+1_0) \rightarrow R_{0-31}$ 

**CONDITION CODE** 

CC1: Always zero

**RESULTS** 

 $\begin{array}{lll} \text{CC2:} & \text{R}_{0\text{-}31} \text{ is greater than zero} \\ \text{CC3:} & \text{R}_{0\text{-}31} \text{ is less than zero} \\ \text{CC4:} & \text{R}_{0\text{-}31} \text{ is equal to zero} \\ \end{array}$ 

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 0083A

Hex Instruction:

00.84 (R = 1)

Before Execution

**PSWR** 0800083A GPR1 0000B074

GPR2 8000C361

**PSWR** 

GPR2

After Execution

1000083A

GPR1 **FFFFFFF** 


8000C361

Note

Bits 0 through 31 of GPR1 are set to ones. CC3 is set.

#### **ROUND REGISTER**

## 0005



**DEFINITION** 

The contents of the General Purpose Register (GPR) specified by R are incremented by ONE if bit position zero of the GPR specified by R+1 is equal to ONE. R+1 is GPR one greater than specified by R.

SUMMARY **EXPRESSION** 

(R)+1, if  $(R+1_0)=1$ 

CONDITION CODE

CC1: Arithmetic exception RESULTS

CC2:  $R_{0-31}$  is greater than zero CC3:  $R_{0-31}^{0-31}$  is less than zero CC4:  $R_{0-31}^{0-31}$  is equal to zero

**TIMING** One cycle

**EXAMPLE** 

Memory Location: 00FFE

Hex Instruction: 0375 (R = 6)

Before Execution

**PSWR** 

GPR6 GPR7

40000FFE

783A05B2

92CD061F

After Execution

**PSWR** 

GPR6

GPR7

20001000

783A05B3

92CD061F

Note

The contents of GPR6 is incremented by one, and the result is returned to GPR6. CC2

is set.

## FLOATING-POINT ARITHMETIC INSTRUCTIONS


### General Description

The Floating-Point Arithmetic Instructions provide the capability to add, subtract, multiply, or divide operands of large magnitude with precise results. A floating-point number is made up of three parts: a sign, a fraction, and an exponent. The sign applies to the fraction and denotes a positive or negative value. The fraction is a binary number with an assumed radix point between the sign bit and the most significant bit. The exponent is a seven-bit binary power to which the base 16 is raised. The quantity that the floating-point number represents is obtained by multiplying the fraction by the number 16 raised to the power represented by the exponent.

## Instruction Formats

The following Instruction Format is used for all floating-point operations:

## Memory Reference



Bits 0-5 define the Operation Code.

Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-10 designate one of three Index Registers.


Bit 11 indicates if an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when X and I fields are equal to zero. Bit 12(F) is used as an Augment bit by the Floating-Point instructions.


### Data Formats

The Floating-Point Arithmetic Instructions use the following Data Formats:

#### Word



## Doubleword




## Condition Code Utilization

Execution of all Floating-Point Arithmetic Instructions causes a condition code to be set to indicate if the result of the operation was greater than, less than, or equal to zero. Arithmetic exceptions produced by a floating-point operation are also reflected by the Condition Code results.

#### ADD FLOATING-POINT WORD

#### E008



## **DEFINITION**

The floating-point word (addend) in memory, specified by the Effective Word Address (EWA), is accessed, and the 7-bit, base 16, exponent (bit 1 through bit 7) compared with the exponent of the augend contained in the General Purpose Register (GPR) specified by R. If the two exponents are equal, the 24-bit signed fractions of the addend and augend are added algebraically. If the exponents differ, and the difference (d) is equal to or greater than one, or equal to or less than five  $(1 \le /d \le 5)$ , the fraction of the operand containing the smaller exponent is shifted right, four bit positions at a time, until the exponents are aligned. The exponent of this operand is incremented by one each time the fraction is shifted right four bit positions. After exponent alignment, the fractions are added algebraically. The normalized and rounded sum of the two fractions is placed in bit positions 8 through 31, and the resulting exponent in bit positions 1 through 7 of the GPR specified by R.

### **NOTES**

- 1. If the difference between exponents of the addend and augend is greater than 5, the operand having the larger exponent is placed in the GPR specified by R, and no addition takes place.
- 2. If either fraction is equal to zero, the other operand is placed in the GPR specified by R as the operation result.
- 3. If any result fraction equals zero, the exponent and fraction are set to zero in the  $\mathsf{GPR}$  specified by  $\mathsf{R}$ .
- 4. Operands are expected to be normalized.

CONDITION CODE RESULTS CC1: Arithmetic exception CC2: R<sub>8-31</sub> is greater than zero

CC3: R<sub>8-31</sub> is less than zero

CC4: R<sub>8-31</sub> is equal to zero

TIMING

Four to six cycles


CYCLE TIME

2.4 to 3.6 microseconds

ADFD

#### ADD FLOATING-POINT DOUBLEWORD

## E008



#### **DEFINITION**

The floating-point doubleword in memory (addend) specified by the Effective Doubleword Address (EDA) is accessed and the 7-bit, base 16 exponent (bit 1 through bit 7) compared with the exponent of the augend contained in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. If the two exponents are equal, the 56-bit signed fractions of the addend and augend are added algebraically. If the exponents differ, and the difference (d) is equal to or greater than one, or equal to or less than 13 ( $1 \le d \le 13$ ), the fraction of the operand containing the smaller exponent is shifted right, four bit positions at a time, until the exponents are aligned. The exponent of this operand is incremented by one each time the fraction is shifted right four bit positions. After exponent alignment, the fractions are added algebraically. The normalized sum of the two fractions is placed in bit positions 8 through 31 of GPR specified by R and bit positions 0 through 31 of the GPR specified by R+1. The resulting exponent is placed in bit positions 1 through bit 7 of the GPR specified by R.

#### **NOTES**

- 1. If the difference between exponents of the addend and augend is greater than 13, the operand having the larger exponent is placed in the GPR specified by R and R+1, and no addition takes place.
- 2. If either fraction is equal to zero, the other operand is placed in the GPR specified by R and R+1 as the operation result.
- 3. If any resultant fraction equals zero, the exponent and fraction are set to zero in the GPR specified by R and R+1.
- 4. Operands are expected to be normalized.

CONDITION CODE RESULTS CC1: Arithmetic exception

CC2:  $R_{8-31}$ ,  $R+1_{0-31}$  is greater than zero

CC3:  $R_{8-31}$ ,  $R+1_{0-31}$  is less than zero CC4:  $R_{8-31}$ ,  $R+1_{0-31}$  is equal to zero

TIMING


Five to eight cycles

CYCLE TIME

3.0 to 4.8 microseconds

#### SUBTRACT FLOATING-POINT WORD

#### E000



#### DEFINITION

The floating-point word in memory (subtrahend) specified by the Effective Word Address (EWA) is accessed and the 7-bit base 16 exponent (bit 1 through bit 7) compared with the exponent of the minuend contained in the General Purpose Register (GPR) specified by R. If the two exponents are equal, the 24-bit signed fractions of the subtrahend and minuend are subtracted algebraically. If the exponents differ, and the difference (d) is equal to or greater than one, or equal to or less than five  $(1 \le d \le 5)$ , the fraction of the operand containing the smaller exponent is shifted right, four bit positions at a time, until the exponents are aligned. The exponent of this operand is incremented by one each time the fraction is shifted right four bit positions. After alignment, the fractions are subtracted algebraically. The normalized and rounded difference between the two fractions is placed in bit positions 8 through 31 and the resulting exponent in bit positions 1 through 7 of the GPR specified by R.

#### **NOTES**

- 1. If the difference between exponents of the subtrahend and minuend is greater than 5, the operand having the larger exponent is placed in the GPR specified by R and no subtraction takes place.
- 2. If either fraction is equal to zero, the other operand is placed in the GPR specified by R as the operation result.
- 3. If any resultant fraction equals zero, the exponent and fraction are set to zero in the GPR specified by R.
- 4. Operands are expected to be normalized.

CONDITION CODE RESULTS

CC1: Arithmetic exception

CC2: R<sub>8-31</sub> is greater than zero

CC3: R<sub>8-31</sub> is less than zero

CC4: R<sub>8-31</sub> is equal to zero

TIMING

Four to six cycles


CYCLE TIME

2.4 to 3.6 microseconds

**SUFD** 

#### SUBTRACT FLOATING-POINT DOUBLEWORD

#### E000



#### **DEFINITION**

The floating-point doubleword in memory (subtrahend) specified by the Effective Doubleword Address (EDA) is accessed and the 7-bit, base 16 exponent (bit 1 through bit 7) is compared with the exponent of the minuend contained in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. If the two exponents are equal, the 56-bit signed fractions of the subtrahend and minuend are subtracted algebraically. If the exponents differ, and the difference (d) is equal to or greater than one, or equal to or less than 13 ( $1 \le d \le 13$ ), the fraction of the operand containing the smaller exponent is shifted right, four bit positions at a time, until the exponents are aligned. The exponent of this operand is incremented by one each time the fraction is shifted right four bit positions. After exponent alignment, the fractions are subtracted algebraically. The normalized difference between the two fractions is placed in bit positions 8 through 31 of the GPR specified by R and bit positions 0 through 31 of the GPR specified by R.

#### **NOTES**

- If the difference between exponents of the subtrahend and minuend is greater than
   the operand having the larger exponent is placed in the GPR specified by R and
   as the operation result.
- 2. If either fraction is equal to zero, the other operand is placed in the GPR specified by R and R+1 as the operation result.
- 3. If any resultant fraction equals zero, the exponent and fraction are set to zero in the GPR specified by R and R+1.
- 4. Operands are expected to be normalized.

CONDITION CODE RESULTS

CC1: Arithmetic exception

CC2:  $R_{8-31}$ ,  $R+1_{0-31}$  is greater than zero

CC3:  $R_{8-31}$ ,  $R+1_{0-31}$  is less than zero CC4:  $R_{8-31}$ ,  $R+1_{0-31}$  is equal to zero

**TIMING** 


Five to eight cycles

CYCLE TIME

3.0 to 4.8 microseconds

#### **MULTIPLY FLOATING-POINT WORD**

## E408



**DEFINITION** 

The floating-point word in memory (multiplicand) specified by the Effective Word Address (EWA) is accessed and the 24-bit signed fraction (bit 8 through bit 31) multiplied by the fraction of the multiplier located in bit positions 8 through 31 of the General Purpose Register (GPR) specified by R. The two 7-bit exponents, bit positions 1 through 7, of the memory word and the GPR specified by R are added algebraically. The normalized and rounded product of the multiplication operation is placed in bit positions 8 through 31 and the resulting exponent in bit positions 1 through 7 of the GPR specified by R.

NOTE

Operands are expected to be normalized.

SUMMARY EXPRESSION  $(EWL_{8-31}) \times (R_{8-31}) \rightarrow R_{8-31}$ 

 $(EWL_{1-7}) + (R_{1-7}) \rightarrow R_{1-7}$ 

CONDITION CODE

CC1: Arithmetic exception

RESULTS

CC2: R<sub>8-31</sub> is greater than zero

CC3: R<sub>8-31</sub> is less than zero CC4: R<sub>8-31</sub> is equal to zero

TIMING


Eleven cycles

CYCLE TIME

6.6 microseconds

#### MULTIPLY FLOATING-POINT DOUBLEWORD

#### E408



## **DEFINITION**

The floating-point doubleword in memory (multiplicand) specified by the Effective Doubleword Address (EDA) is accessed and the 56-bit signed fraction (bit 8 through 31 of the first memory word and bit 0 through 31 of the second memory word) multiplied by the fraction of the multiplier located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The 56-bit signed fraction of the multiplier is made up of bit 8 through bit 31 of the GPR specified by R, and bit 0 through 31 of the GPR specified by R+1. The two 7-bit exponents, (bit 1 through 7 of the first memory word and bit 1 through 7 of the GPR specified by R), are added algebraically and the resulting exponent is placed in bit positions 1 through 7 of the GPR specified by R. The normalized product of the multiplication operation is placed in bit positions 7 through 31 of the GPR specified by R and bit positions 0 through 31 of the GPR specified by R+1.

NOTE

Operands are expected to be normalized.

SUMMARY EXPRESSION

$$(\mathsf{EWL}_{8\text{-}31}, \mathsf{EWL+1}_{0\text{-}31}) \times (\mathsf{R}_{8\text{-}31}, \mathsf{R+1}_{0\text{-}31})$$

→ R<sub>8-31</sub>, R+1<sub>0-31</sub>

 $(EWL_{1-7}) + (R_{1-7}) \rightarrow R_{1-7}$ 

CONDITION CODE RESULTS CC1: Arithmetic exception

7S CC2:  $R_{8.31}$ ,  $R+1_{0.31}$  is greater than zero CC3:  $R_{8.31}$ ,  $R+1_{0.31}$  is less than zero

CC4:  $R_{8-31}$ , R+1 $_{0-31}$  is equal to zero

TIMING


Nineteen cycles

CYCLE TIME

11.4 microseconds

## **DIVIDE FLOATING-POINT WORD**

#### E400



#### **DEFINITION**

The floating-point word in memory (divisor) specified by the Effective Word Address (EWA) is accessed and the 24-bit signed fraction (bit 8 through bit 31) divided into the dividend located in bit positions 8 through 31 of the General Purpose Register (GPR) specified by R. The 7-bit divisor exponent (bit 1 through 7 of the memory word) is subtracted algebraically from the 7-bit exponent of the dividend contained in bit positions 1 through 7 of the GPR specified by R. The normalized and rounded quotient is placed in bit positions 8 through 31 and the resulting exponent in bit positions 1 through 7 of the GPR specified by R.

NOTE

Operands are expected to be normalized.

SUMMARY **EXPRESSION**   $(R_{8-31})/(EWL_{8-31}) \rightarrow R_{8-31}$ 

 $(R_{1-7}) - (EWL_{1-7}) \rightarrow R_{1-7}$ 

**CONDITION CODE** RESULTS

CC1: Arithmetic exception

**TIMING** 


Nineteen cycles

CYCLE TIME

11.4 microseconds

#### DIVIDE FLOATING-POINT DOUBLEWORD

#### E400



#### **DEFINITION**

The floating-point doubleword in memory (divisor) specified by the Effective Doubleword Address (EDA) is accessed and the 56-bit signed fraction (bit 8 through 31 of the first memory word and bit 0 through 31 of the second memory word) divided into the fraction of the dividend located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The 56-bit signed fraction of the dividend is made up of bit 8 through 31 of the GPR specified by R and bit 0 through 31 of the GPR specified by R+1. The 7-bit divisor exponent (bit 1 through 7 of the first memory word) is subtracted algebraically from the 7-bit exponent of the dividend contained in bit positions 1 through 7 of the GPR specified by R. The normalized quotient is placed in bit positions 8 through 31 of the GPR specified by R and bit positions 0 through 31 of the GPR specified by R+1. The resulting exponent is placed in bit positions 1 through 7 of the GPR specified by R.

NOTE

Operands are expected to be normalized.

SUMMARY **EXPRESSION** 

$$(\mathsf{R}_{8\text{-}31},\,\mathsf{R}\text{+}1_{0\text{-}31})/(\mathsf{EWL}_{8\text{-}31},\,\mathsf{EWL}\text{+}1_{0\text{-}31})$$

$$(R_{1-7}) - (EWL_{1-7}) \rightarrow R_{1-7}$$

CONDITION CODE **RESULTS**  CC1: Arithmetic exception

CC2:  $R_{8-31}$ , R+1<sub>0-31</sub> is greater than zero 3

CC3:  $R_{8-31}$ ,  $R+1_{0-31}$  is less than zero CC4:  $R_{8-31}$ ,  $R+1_{0-31}$  is equal to zero

TIMING

Thirty-three cycles

CYCLE TIME

19.8 microseconds

# LOGICAL INSTRUCTIONS


### General Description

The Logical Instruction group provides the capability of performing AND, OR, and EXCLUSIVE OR operations on bytes, halfwords, and doublewords contained in memory and general purpose registers. Provisions have also been made to allow the result of Register-to-Register OR and EXCLUSIVE OR operations to be masked with the contents of the mask register (R4) before final storage.

## Instruction Formats

The Logical Instruction group uses the following two instruction formats.

## Memory Reference



Bits 0-5 define the Operation Code.


Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-10 designate one of three Index Registers.

Bit 11 indicates if an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when X and I fields are equal to zero.

#### Inter-Register



Bits 0-5 define the Operation Code.

Bits 6-8 designate the register to contain the result of the operation.


Bits 9-11 designate the register which contains the source operand.

Bits 12-15 define the Augmenting Operation Code.

Condition Code Utilization A condition code is set during execution of most Logical Instructions to indicate if the result of that operation was greater than, less than, or equal to zero.

## AND MEMORY BYTE

#### 8408



DEFINITION

The byte in memory specified by the Effective Byte Address (EBA) is accessed and logically ANDed with the least significant byte (bit 24 through bit 31) of the General Purpose Register (GPR) specified by R. The result is transferred to bit positions 24 through 31 of the GPR specified by R. Bit positions 0 through 23 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION (EBL) &  $(R_{24-31}) \rightarrow R_{24-31}$ 

R<sub>0-23</sub> Unchanged

CONDITION CODE

CC1: Always zero

RESULTS

CC2: R<sub>24-31</sub> is greater than zero

CC3: Always zero

CC4: R<sub>24-31</sub> is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 00200

Hex Instruction:

84 88 03 73 (R = 1, X = I = 0)

Before Execution

PSWR

GPR1

Memory Byte 00373

00000200

36AC718F

C7

After Execution

PSWR

GPR1

Memory Byte 00373

20000204

36AC7187


C7

Note

The contents from memory byte 00373 are ANDed with the right-most byte of GPR1, and the result replaces that byte in GPR1. CC2 is set.

#### AND MEMORY HALFWORD

## 8400



**DEFINITION** 

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and logically ANDed with the least significant halfword (bit 16 through bit 31) of the General Purpose Register (GPR) specified by R. The result is transferred to bit positions 16 through 31 of the GPR specified by R. Bit positions 0 through 15 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION

(EHL) & (R<sub>16-31</sub>) → R<sub>16-31</sub>

R<sub>0-15</sub> Unchanged

CONDITION CODE RESULTS

CC1: Always zero

LTS CC2:  $R_{16-31}$  is greater than zero

CC3: Always zero

CC4:  $R_{16-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 01000

Hex Instruction:

87 00 12 A3 (R = 6, X = I = 0)

Before Execution

PSWR

GPR6

Memory Halfword 012A2

40001000

4F638301

70F6

After Execution

**PSWR** 

GPR6

Memory Halfword 012A2

08001004

4F630000

70F6


Note

The contents from memory halfword 012A2 are ANDed with the right halfword of GPR6, and the result replaces the halfword in GPR6. CC4 is set.

## **ANMW**

## AND MEMORY WORD

#### 8400



**DEFINITION** 

The word in memory specified by the Effective Word Address (EWA) is accessed and logically ANDed with the word located in the General Purpose Register (GPR) specified

by R.

SUMMARY **EXPRESSION** 

(EWL) &  $(R) \rightarrow R$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2:  $R_{0-31}$  is greater than zero CC3:  $R_{0-31}$  is less than zero CC4:  $R_{0-31}^{0-31}$  is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 00F1C

Hex Instruction:

87 80 0F D0 (R = 7, X = I = 0)

Before Execution

**PSWR** 

GPR7

Memory Word 00FD0

08000F1C

F0F0F0F0

9ED13854

After Execution

**PSWR** 

GPR7

Memory Word 00FD0

10000F20

90D03050


9ED13854

Note

The contents from memory word 00FD0 are ANDed with the contents from GPR7, and the result replaces the contents of that register. CC3 is set.

### AND MEMORY DOUBLEWORD

#### 8400



**DEFINITION** 

The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and logically ANDed with the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is the GPR one greater than specified by R. The result doubleword is transferred to the GPR specified by R and R+1.

SUMMARY EXPRESSION

(EWL + 1) & (R+1) - R+1

 $(EWL) & (R) \rightarrow R$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2: (R, R+1) is greater than zero CC3: (R, R+1) is less than zero

CC4: (R, R+1) is equal to zero

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 00674

Hex Instruction:

 $86\,00\,08\,1A$  (R = 4, X = I = 0)

Before Execution

**PSWR** 

GPR4

GPR5

00000674

9045C64A

32B08F00

Memory Word 00818

Memory Word 0081C

684A711C

8104A2BC

After Execution

**PSWR** 

GPR4

GPR5

20000678

00404008

00008200

Memory Word 00818

Memory Word 0081C

684A711C


8104A2BC

Note

The contents from memory word 00818 are ANDed with the contents from GPR4, and the result replaces the contents of GPR4. The contents from memory word 0081C are ANDed with the contents from GPR5, and the result replaces the contents of GPR5. CC2 is set.

## AND REGISTER AND REGISTER

#### 0400



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $R_D$  is logically ANDed with the word located in the GPR specified by  $R_S$ . The resulting word is transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION  $(R_S) & (R_D) \rightarrow R_D$ 

CONDITION CODE

CC1: Always zero

RESULTS CC2:  $(R_D)$  is greater than zero CC3:  $(R_D)$  is less than zero

CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 03812

Hex Instruction: 04 F0 ( $R_D = 1$ ,  $R_S = 7$ )

Before Execution

PSWR

GPR1 GPR7

40003812

AC881101

000FFFF

After Execution

**PSWR** 

GPR1

GPR7

20003814

00081101

000FFFFF

Note

The contents from GPR1 and GPR7 are ANDed, and the result is transferred to GPR1.

CC2 is set.

#### OR MEMORY BYTE

#### 8088



DEFINITION

The byte in memory, specified by the Effective Byte Address (EBA), is accessed and logically ORed with the least significant byte (bit 24 through bit 31) of the General Purpose Register (GPR) specified by R. The resulting byte is transferred to bit positions 24 through 31 of the GPR specified by R. Bit positions 0 through 23 of the GPR specified by R remain unchanged.

SUMMARY **EXPRESSION**   $(EBL) \vee (R_{24-31}) \rightarrow R_{24-31}$ 

R<sub>0-23</sub> Unchanged

CONDITION CODE

CC1: Always zero

**RESULTS** 

CC2: R<sub>0-31</sub> is greater than zero

CC3:  $R_{0-31}^{0-31}$  is less than zero CC4:  $R_{0-31}^{0-31}$  is equal to zero

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 00600

Hex Instruction:

88 88 08 A3 (R = 1, X = I = 0)

Before Execution

**PSWR** 

GPR1

Memory Byte 8A3

00000600

40404040

After Execution

**PSWR** 

GPR1

Memory Byte 8A3

20000604

4040407C

3C

Note

The contents from memory byte 8A3 are logically ORed to the right-most byte of GPR1, and the result replaces that byte in GPR2. CC2 is set.

## **ORMH**

#### OR MEMORY HALFWORD

8800



DEFINITION

The halfword in memory specified by the Effective Halfword Address (EHA) is accessed and logically ORed with the least significant halfword (bit 16 through bit 31) of the General Purpose Register (GPR) specified by R. The resulting halfword is transferred to bit positions 16 through 31 of the GPR specified by R. Bit positions 0 through 15 of the GPR specified by R remain unchanged.

SUMMARY **EXPRESSION**   $(EHL) \vee (R_{16-31}) \rightarrow R_{16-31}$ 

R<sub>0-15</sub> Unchanged

CONDITION CODE RESULTS CC1: Always zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 018AC

Hex Instruction:

8B 00 19 46 (R = 6, X = I = 0)

Before Execution

**PSWR** 

GPR6

Memory Halfword 01944

000018AC

BD71A4C6

After Execution

**PSWR** 

GPR6

Memory Halfword 01944

100018B0


BD71E5F7

45F3

Note

The contents from memory halfword 01944 are ORed with the right halfword from GPR6, and the result replaces that halfword in GPR6. CC3 is set.

## OR MEMORY WORD



**DEFINITION** 

The word in memory specified by the Effective Word Address (EWA) is accessed and logically ORed with the word located in the General Purpose Register (GPR) specified by R. The result is transferred to the GPR specified by R.

*SUMMARY* **EXPRESSION**  (EWL)  $v(R) \rightarrow R$ 

CONDITION CODE

CC1: Always zero

**RESULTS** 

CC2:  $R_{0-31}$  is greater than zero CC3:  $R_{0-31}$  is less than zero CC4:  $R_{0-31}$  is equal to zero

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 05000

Hex Instruction:

89 80 52 0C (R = 3, X = I = 0)

Before Execution

**PSWR** 

GPR3

Memory Word 0520C

40005000

8888888

0EDC4657

After Execution

**PSWR** 

GPR3

Memory Word 0520C

10005000

8EDCCEDF

0EDC4657


Note

The contents from memory word 0520C are ORed with the contents from GPR3, and the result is transferred to that register. CC3 is set.

## **ORMD**

#### OR MEMORY DOUBLEWORD

## 8800



**DEFINITION** 

The doubleword in memory specified by the Effective Doubleword Address (EDA) is accessed and logically ORed with the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. The result is transferred to the GPR specified by R and R+1.

SUMMARY EXPRESSION

 $(EWL + 1) \vee (R+1) \rightarrow R+1$ 

(EWL) V (R) → R

CONDITION CODE

CC1: Always zero

RESULTS CC2: (R, R+1) is greater than zero CC3: (R, R+1) is less than zero

CC4: (R, R+1) is equal to zero

TIMING Three cycles

EXAMPLE Memory Location: 00B68

Hex Instruction: 8B 00 0C 32 (R = 6, X = I = 0)

Before Execution

PSWR GPR6 GPR7

10000B68 002A0031 001D0039

Memory Word 00C30 Memory Word 00C34

18004C00 09002400

After Execution PSWR

PSWR GPR6 GPR7 20000B6C 182A4C31 091D2439

Memory Word 00C30 Memory Word 00C34


18004C00 09002400

Note The contents from memory word 00C30 are ORed with the contents from GPR6, and

the result is transferred to GPR6. The contents from memory word 00C34 are ORed with GPR7, and the result is transferred to GPR7. CC2 is set.

#### OR REGISTER AND REGISTER

#### 0800



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $R_D$  is logically ORed with the word located in the GPR specified by  $R_S$ . The result is transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION  $(R_S) \vee (R_D) \rightarrow R_D$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2: (R<sub>D</sub>) is greater than zero

CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

TIMING

One cycle

**EXAMPLE** 

Memory Location: 00F8A

Hex Instruction:

08 A0  $(R_D = 1, R_S = 2)$ 

Before Execution

PSWR

GPR1

GPR2

40000F8A

0001D63F

88800000

After Execution

PSWR 10000F8C GPR1 889D63F GPR2 88800000

Note


The contents from GPR1 and GPR2 are ORed, and the result is transferred to GPR1.

CC3 is set.

## **ORRM**

## OR REGISTER AND REGISTER MASKED

#### 8080



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  ${\sf R}_{\sf D}$  is logically ORed with the word located in the GPR specified by  $R_S$ . The resulting word is then masked (logical AND function) with the contents of the Mask Register R4. The result is then transferred to the GPR specified by R<sub>D</sub>.

SUMMARY **EXPRESSION** 

 $[(R_S) \vee (R_D)] \& (R4) \rightarrow R_D$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2:  $(R_D)$  is greater than zero

CC3: (R<sub>D</sub>) is less than zero CC4:  $(R_D)$  is equal to zero

TIMING

One cycle

**EXAMPLE** 

Memory Location:

Hex Instruction:

OB 58  $(R_D = 6, R_S = 5)$ 

Before Execution

**PSWR** 08003956 GPR4

EEEEEEE

GPR5 37735814 GPR6 2561CA95

**PSWR** 

10003958

GPR4

GPR6

After Execution

EEEEEEE

GPR5 37735814


2662CA84

Note

The contents from GPR5 and GPR6 are ORed, then the result is ANDed with the contents from GPR4 and transferred to GPR6. CC3 is set.

#### **EXCLUSIVE OR MEMORY BYTE**

#### 8C08



**DEFINITION** 

The byte in memory specified by the Effective Byte Address (EBA) is accessed and logically exclusive ORed with the least significant byte (bit 24 through bit 31) of the General Purpose Register (GPR) specified by R. The result is transferred to bit positions 24 through 31 of the GPR specified by R. Bits 0 through 23 of the GPR specified by R remain unchanged.

SUMMARY EXPRESSION  $(EBL) \oplus (R_{24-31}) \rightarrow R_{24-31}$ 

 $R_{0-23}$  Unchanged

CONDITION CODE

CC1: Always zero

RESULTS CC2: R<sub>0-31</sub> is greater than zero

CC3:  $R_{0-31}^{0-31}$  is less than zero CC4:  $R_{0-31}^{0-31}$  is equal to zero

TIMING T

Two cycles

EXAMPLE Memory

Memory Location: 012F8 Hex Instruction: 8C 08 13 A1 (R = 0, X = I = 0)

Before Execution

PSWR GPR0

Memory Byte 013A1

000012F8

D396F458

Α9

After Execution

PSWR

GPR0

Memory Byte 013A1

100012FC

D396F4F1


A9

Note

The contents from memory byte 013A1 are exclusive ORed with the rightmost byte from GPR0 and the result replaces that byte in GPR0. CC3 is set.

### **EXCLUSIVE OR MEMORY HALFWORD**

### 8C00



**DEFINITION** 

The halfword in memory, specified by the Effective Halfword Address (EHA), is accessed and logically exclusive ORed with the least significant halfword (bit 16 through bit 31) of the General Purpose Register (GPR) specified by R. The result is transferred to bit positions 16 through 31 of the GPR specified by R. Bit positions 0 through 15 of the GPR specified by R remain unchanged.

SUMMARY **EXPRESSION**   $(EHL) \oplus (R_{16-31}) \rightarrow R_{16-31}$ 

 $R_{0-15}$  Unchanged

CONDITION CODE

CC1: Always zero

RESULTS CC2: R<sub>0-31</sub> is greater than zero CC3:  $R_{0-31}^{O-31}$  is less than zero CC4:  $R_{0-31}^{O-31}$  is equal to zero

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 00958

Hex Instruction:

8D 80 0A 41 (R = 5, X = I = 0)

Before Execution

**PSWR** 

GPR5

Memory Halfword 00A40

40000958

96969696

5CAB

After Execution

**PSWR** 

GPR5

Memory Halfword 00A40

1000095C

9696CA3D


5CAB

Note

The contents from memory halfword 00A40 are exclusive ORed with the right halfword from GPR5, and the result replaces that halfword in GPR5. CC3 is set.

### **EXCLUSIVE OR MEMORY WORD**

## 8C00



DEFINITION The word in memory, specified by the Effective Word Address (EWA), is accessed and

logically exclusive ORed with the word located in the General Purpose Register (GPR)

specified by R. The result is transferred to the GPR specified by R.

SUMMARY EXPRESSION  $(EWL) \oplus (R) \rightarrow R$ 

CONDITION CODE

CC1: Always zero

RESULTS CC2: R

CC2: R<sub>0-31</sub> is greater than zero CC3: R<sub>0-31</sub> is less than zero

CC4: R<sub>0-31</sub> is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 185BC

Hex Instruction:

8F818694 (R = 7, X = I = 0)

Before Execution

**PSWR** 

GPR7

Memory Word 18694

010185BC

13579BDF

2222222

After Execution

**PSWR** 

GPR7

Memory Word 18694

200185C0

3175B9FD

2222222

Note


The contents from memory word 18694 are exclusive ORed with the contents from

GPR7. The result replaces the contents of GPR7. CC2 is set.

### **EOMD**

### **EXCLUSIVE OR MEMORY DOUBLEWORD**

8C00



**DEFINITION** 

The doubleword in memory, specified by the Effective Doubleword Address (EDA), is accessed and logically exclusive ORed with the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is one GPR greater than specified by R. The result is transferred to the GPR specified by R and R+1.

SUMMARY EXPRESSION  $(EWL + 1) \oplus (R+1) \rightarrow R+1$ 

(EWL)⊕(R) — R

CONDITION CODE

CC1: Always zero

RESULTS CC2: (R, R+1) is greater than zero

CC3: (R, R+1) is less than zero CC4: (R, R+1) is equal to zero

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 00448

Hex Instruction: 8F 00 05 3A (R = 6, X = I = 0)

Before Execution

PSWR

GPR6

GPR7

00000448

00FFFF00

00FFF000

Memory Word 00538

Memory Word 0053C

482144C0

2881433A

After Execution

PSWR

GPR6

GPR7

2000044C 4

48DEBBC0

287EB33A

Memory Word 00538

Memory Word 0053C

482144C0


2881433A

Note

The contents from memory word 00538 and GPR6 are exclusive ORed and the result is transferred to GPR6. The contents from memory word 0053C and GPR7 are exclusive ORed and the result is transferred to GPR7, CC2 is set.

### **EXCLUSIVE OR REGISTER AND REGISTER**

0C00



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $R_D$  is logically exclusive ORed with the word located in the GPR specified by  $R_S$ . The result is transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION  $(R_S) \bigoplus (R_D) \rightarrow R_D$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2:  $(R_D)$  is greater than zero CC3:  $(R_D)$  is less than zero

CC4: (R<sub>D</sub>) is equal to zero

TIMING

One cycle

**EXAMPLE** 

Memory Location: 0139E

Hex Instruction:

OF E0  $(R_D = 7, R_S = 6)$ 

Before Execution

**PSWR** 

GPR6

GPR7

0100139E

33333333

5555555

After Execution


PSWR 200013A0 GPR6 33333333 GPR7 66666666

Note

The contents from GPR6 and GPR7 are exclusive ORed and the result is transferred to GPR7. CC2 is set.

# **EXCLUSIVE OR REGISTER AND REGISTER MASKED**

### 0C08



DEFINITION

The word located in the General Purpose Register (GPR) specified by RD is logically exclusive ORed with the word located in the GPR specified by R<sub>S</sub>. The resulting word is then masked (logical AND function) with the contents of the mask register, R4. The result is transferred to the GPR specified by R<sub>D</sub>.

SUMMARY **EXPRESSION**   $[(R_S) \bigoplus (R_D)] \& (R4) \rightarrow R_D$ 

CONDITION CODE

CC1: Always zero

**RESULTS** 

CC2:  $(R_D)$  is greater than zero CC3: (R<sub>D</sub>) is less than zero

CC4: (RD) is equal to zero

TIMING

One cycle

**EXAMPLE** 

Memory Location: 25A32

Hex Instruction:

OF E8  $(R_D = 7, R_S = 6)$ 

Before Execution

**PSWR** 00025A32 GPR4 00FEDF00

00FEDF00

GPR6

GPR7

**PSWR** 

9725A2C8

6C248237

After Execution

08025A34

GPR4

GPR6 9725A2C8 GPR7 00000000

Note

The contents from GPR6 and GPR7 are exclusive ORed. The result is ANDed with the contents from GPR4 and transferred to GPR7. CC4 is set.

# BIT MANIPULATION INSTRUCTIONS


### General Description

The Bit Manipulation Instruction group provides the capability to SET, ZERO, or ADD a bit to a specified bit location within a specified byte of a memory location or General Purpose Register. Provisions have also been made to test a bit in memory or a General Purpose Register by transferring the contents of that bit position to the Condition Code Register.

### Instruction Formats

The Bit Manipulation Instruction group uses the following two instruction formats.

### Memory Reference



Bits 0-5 define the Operation Code.


Bits 6-8 specify a bit (0 through 7).

Bits 9-10 designate one of three Index Registers.

Bit 11 indicates if an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when X and I fields are equal to zero.

# Inter-Register



Bits 0-5 define the Operation Code.

Bits 6-8 specify a bit (0 through 7).

Bits 9-11 designate a General Purpose Register address (0 through 7).

Bits 12-13 unassigned

Bits 14-15 specify a byte (0 through 3).

# Condition Code Utilization

A Condition Code is set during execution of Set Bit, Zero Bit, and Test Bit operations if the bit being operated on was equal to one. During Add Bit operations, a Condition Code is set to indicate if the execution of the instruction caused an arithmetic exception, a greater than zero, less than zero, or equal to zero result.

## SET BIT IN MEMORY

#### 9808



**DEFINITION** 

The byte in memory, specified by the Effective Byte Address (EBA), is accessed and the specified bit (bit field) within the byte set to a one. All other bits within the byte remain unchanged. The resulting byte is replaced in the location specified by the EBA. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2 and the specified bit of the byte specified by the EBA is transferred to CC1.

NOTE

Since the contents of the condition code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the general-purpose registers can be stored in the condition code register for a combined conditional branch test.

SUMMARY EXPRESSION

 $(CC3) \rightarrow CC4$   $(CC2) \rightarrow CC3$   $(CC1) \rightarrow CC2$   $(EBL_{SBL}) \rightarrow CC1$ 1 EBL\_SBL

CONDITION CODE

ON CODE CC1: Equal to ONE, if EBL<sub>SBL</sub> = 1 CC2. Equal to ONE, if CC1 was 1

CC3: Equal to ONE, if CC2 was 1 CC3: Equal to ONE, if CC3 was 1

**TIMING** 

Three cycles

**EXAMPLE** 

Memory Location: 01000

Hex Instruction:

98 88 14 03 (bit field = 1)

Before Execution

**PSWR** 

Memory Byte 01403

20001000

1A

After Execution

**PSWR** 

Memory Byte 01403

00001004

5A

Note

Bit one of memory byte 01403 is set to a one.

### **SET BIT IN REGISTER**

#### 1800

											1	L				1																	
_	^	^	4	٠ .	_	В	BIT '	'						B	VTE	://	77	777	777	77	77,	77	77	77	77	77	77	77	77	77	77	777	
U	U	U	ı	1	U	Fi	İĖLI	ח ו	l F	₹		0	0	150	- 1 -	5//	///	///	///		///	///	//	//	//	//	///	///	///	///	///		//
يسا		<u> </u>				L				1.		-		1.0	- LL	?//		[]]	!//		!//	///	//	//	//	//	//	[[]	[]]	//!	[]]	///	
																						•					_	~~		~~	$\mathcal{L}$	$\mathcal{L}\mathcal{L}\mathcal{L}$	
n	1	2	3	Δ	5		7	۰	•	10	11	12	12		45									_			_						

#### DEFINITION

The specified bit (bit field) of the specified byte (byte field) in the General Purpose Register (GPR) specified by R is set to a one. All other bits, within the GPR specified by R, remain unchanged. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2 and the specified bit of the specified byte in register R is transferred to CC1.

### NOTE

Since the contents of the condition code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the general-purpose registers can be stored in the condition code register for a combined conditional branch test.

# SUMMARY **EXPRESSION**

(CC3) → CC4  $(CC2) \rightarrow CC3$  $(CC1) \rightarrow CC2$ (R<sub>SBL)</sub>→CC1 1→EBL<sub>SBL</sub>

CONDITION CODE

CC1: Equal to ONE, if R<sub>SBL</sub> = 1 RESULTS CC2: Equal to ONE, if CC1 was 1

CC3: Equal to ONE, if CC2 was 1 CC4: Equal to ONE, if CC3 was 1

TIMING

One cycle

**EXAMPLE** 

Memory Location: 01002

Hex Instruction:

1F 82 (bit field = 7, R = 0, byte field = 2)

Before Execution

**PSWR** 

GPR0

10001002

0374B891

After Execution

**PSWR** 

**GPR0** 

00001004


0374B991

Note

Bit 23 of GPRO is set to one.

#### **ZERO BIT IN MEMORY**

### 9C08



#### DEFINITION

The byte in memory, specified by the Effective Byte Address (EBA), is accessed and the specified bit (bit field) within the byte set to a zero. All other bits within the byte remain unchanged. The resulting byte is replaced in the location specified by the EBA. Condition code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2 and the specified bit of the byte specified by the EBA is transferred to CC1.

### NOTE

Since the contents of the condition code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the general-purpose registers can be stored in the condition code register for a combined conditional branch test.

# SUMMARY EXPRESSION

(CC3) CC4 (CC2) CC3 (CC1) CC2 (EBL<sub>SBL</sub>) CC1 0 EBL<sub>SBL</sub>

# CONDITION CODE RESULTS

CC1: Equal to ONE, if EBL<sub>SBL</sub> = 1 CC2: Equal to ONE, if CC1 was 1 CC3: Equal to ONE, if CC2 was 1 CC4: Equal to ONE, if CC3 was 1

#### **TIMING**

Three cycles

# **EXAMPLE**

Memory Location: 1F684

Hex Instruction:

9E 8A 01 22 (bit field = 5)

#### Before Execution

PSWR

Memory Byte 20122

1001F684

34

### After Execution

**PSWR** 

Memory Byte 20122

0801F688

30

## **ZERO BIT IN REGISTER**

#### 1C00



### **DEFINITION**

The specified bit (bit field) of the specified byte (byte field) in the General Purpose Register (GPR) specified by R is set to a zero. All other bits within the GPR specified by R remain unchanged. Condition code bit (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2 and the specified bit of the specified byte in register R is transferred to CC1.

### NOTE

Since the contents of the condition code are shifted to the next highest position before the bit is loaded into CC1, any four bits in memory or the general-purpose registers can be stored in the condition code register for a combined conditional branch test.

### *SUMMARY* **EXPRESSION**

(CC3) → CC4 (CC2) → CC3 (CC1) → CC2  $(R_{SBL}) \rightarrow CC1$ 0  $\longrightarrow$  EBL<sub>S</sub> EBL<sub>SBL</sub>

# CONDITION CODE **RESULTS**

CC1: Equal to ONE, if  $R_{SBL} = 1$  CC2: Equal to ONE, if CC1 was 1 CC3: Equal to ONE, if CC2 was 1

CC4: Equal to ONE, if CC3 was 1

TIMING

One cycle

**EXAMPLE** 

Memory Location: 00C56

Hex Instruction:

1C 51 (bit field = 0, R = 5, byte field = 1)

Before Execution

**PSWR** 

GPR5

10000C56

76A43B19

After Execution

**PSWR** 

**GPR5** 

08000C58


76243B19

Note

Bit 8 of GPR5 is cleared to zero. CC4 is set.

### **ADD BIT IN MEMORY**

#### 800A



**DEFINITION** 

The byte in memory, specified by the Effective Byte Address (EBA), is accessed and a ONE added to the bit position specified by the bit field. The addition is performed on the entire memory word containing the byte specified by the EBA. Therefore, a carry may be propagated left, to the sign bit. The resulting word is transferred to the memory word location containing the byte specified by the EBA.

*SUMMARY* **EXPRESSION** 

(EBL) + 1<sub>SBL</sub> → EBL

**CONDITION CODE** 

RESULTS

CC1: Arithmetic exception CC2: (EWL) is greater than zero

CC3: (EWL) is less than zero CC4: (EWL) is equal to zero

**TIMING** 

Three cycles

**EXAMPLE** 

Memory Location: 03000

Hex Instruction:

A2 08 31 92 (bit field = 4, X = I = 0)

Before Execution

**PSWR** 

Memory Word 03190

00003000

51A3F926

After Execution

**PSWR** 

Memory Word 03190

10003004

51A40126

Note


A one is added to bit position  $20_{10}$  of memory word 03190 (byte 2, bit 4) which propagates a carry left to bit position 13<sub>10</sub>. The result is returned to memory word

03190 and CC3 is set.

### **ABR**

## ADD BIT IN REGISTER

## 2000



**DEFINITION** 

A ONE is added to the specified bit (bit field) of the specified byte (byte field) in the General Purpose Register (GPR) specified by R. The addition is performed on the entire word of the GPR specified by R. Therefore, a carry may be propagated left to the sign bit. The result is then transferred to the GPR specified by R.

SUMMARY **EXPRESSION**   $(R) + 1_{SBL} \rightarrow R$ 

**CONDITION CODE** 

CC1: Arithmetic exception **RESULTS** 

CC2:  $R_{0-31}$  is greater than zero CC3:  $R_{0-31}$  is less than zero CC4:  $R_{0-31}$  is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 0184E

Hex Instruction:

21 61 (bit field = 2, R = 6, byte field = 1)

Before Execution

**PSWR** 

GPR6

0800184E

**3BE9AC48** 

After Execution

**PSWR** 

GPR6

20001850

3C09AC48

Note


A one is added to bit position 10<sub>10</sub> to the contents of GPR6 and the result is replaced

in GPR6. CC2 is set.

**TBM** 

### **TEST BIT IN MEMORY**

## A408



**DEFINITION** 

The specified bit in memory is transferred to the Condition Code register. Condition Code bit 3 (CC3) is transferred to CC4, CC2 is transferred to CC3, CC1 is transferred to CC2 and the specified bit (bit field) of the byte, specified by the Effective Byte Address (EBA), is transferred to CC1.

NOTE

Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the general-purpose registers can be stored in the Condition Code register for a combined conditional branch test.

SUMMARY EXPRESSION

 $(CC3) \rightarrow CC4$ 

(CC2) + CC3

 $(CC1) \rightarrow CC2$ 

(EBL<sub>SBI</sub> ) + CC1

CONDITION CODE RESULTS

CC1: R<sub>SBL</sub> is equal to ONE CC2: CC1 was equal to ONE CC3: CC2 was equal to ONE CC4: CC3 was equal to ONE

**TIMING** 

Two cycles

**EXAMPLE** 

Memory Location: 05A38

Hex Instruction:

A6 08 5B 21 (bit field = 4, X = I = 0)

Before Execution

PSWR

Memory Byte 05B21

10005A38

After Execution

PSWR

Memory Byte 05B21

48005A3C

29

29

Note

Bit 4 of memory byte 05B21 is transferred to CC1. CC3 is transferred to CC4.

## **TEST BIT IN REGISTER**

### 2400

		<u> </u>	
0 0 1 0 0 1 BIT	R	0 0 BYTE ////////////////////////////////////	

**DEFINITION** 

The specified bit in the General Purpose Register (GPR) specified by R is transferred to the Condition Code register. Condition Code bit 3 (CC3) is transferred to CC4, (CC2) is transferred to CC3, (CC1) is transferred to CC2 and the specified bit (bit field), of the specified byte (byte field) in the GPR specified by R, is transferred to CC1.

NOTE

Since the contents of the Condition Code register are shifted to the next highest position before the specified bit is loaded into CC1, any four bits in memory or the general-purpose registers can be stored in the Condition Code register for a combined conditional branch test.

SUMMARY EXPRESSION (CC3) - CC4 (CC2) - CC3

(CC1) - CC2 (R<sub>SBL</sub>) - CC1

,

CONDITION CODE RESULTS

CC1: R<sub>SBL</sub> was equal to a ONE CC2: CC1 was equal to a ONE

CC3: CC2 was equal to a ONE CC4: CC3 was equal to a ONE

TIMING

One cycle

**EXAMPLE** 

Memory Location: 01982

Hex Instruction:

25 D3 (bit field = 3, R = 5, byte field = 3)

Before Execution

**PSWR** 

GPR5

18001982

81A2C64D

After Execution

PSWR

GPR5

08001984

81A2C64D

Note

CC2 through CC4 are right shifted by one bit position. CC1 is cleared to zero since bit

27<sub>10</sub> of GPR5 is zero.

## COMPARE/BRANCH INSTRUCTIONS

#### General Description


Compare Instructions provide the capability of comparing data contained in memory and General Purpose Registers. These operations can be performed on bytes, half-words, words, or doublewords. Provisions have also been made to allow the result of compare operations to be masked with the contents of the mask register before final testing.

Branching Instructions provide the capability of testing for certain conditions and branching to another address if these conditions are found to be as specified by the instruction. This allows for referencing of other subroutines, repeating segments of programs, or returning to the next instruction within a sequence.

#### Instruction Formats

The Compare/Branch Instruction group uses the following three instruction formats.

### Memory Reference



Bits 0-5 define the Operation Code.


Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-10 designate one of three Index Registers.

Bit 11 indicates if an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when X and I fields are equal to zero.

### **Immediate**



Bits 0-5 define the Operation Code.


Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-12 unassigned.

Bits 13-15 define Augmenting Operation Code.

Bits 16-31 contain the 16-bit operand value.

# Inter-Register



Bits 0-5 define the Operation Code.

Bits 6-8 designate the register to contain the result of the operation.

Bits 9-11 designate the register which contains the source operand.

Bits 12-15 define the Augmenting Operation Code.


# Condition Code Utilization

A Condition Code is set during most compare instructions to indicate if the operation produced a greater than, less than, or equal to zero result.

Condition Code results during branching operations are unique in that they reflect the state of the Indirect bit within the instruction and also the state of bit positions 1, 2, 3, and 4 of the Effective Word Location.

### COMPARE ARITHMETIC WITH MEMORY BYTE

#### 9008



**DEFINITION** 

The byte in memory, specified by the Effective Byte Address (EBA), is accessed, right justified, and subtracted algebraically from the word located in the General Purpose Register (GPR) specified by R. The result of the subtraction causes one of the Condition Code bits, 2 through 4, to set. The contents of the GPR specified by R and the byte specified by the EBA remain unchanged.

SUMMARY EXPRESSION

 $(R) - (EBL) + SCC_{2-4}$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2: (R) is greater than (EBL)

CC3: (R) is less than (EBL) CC4: (R) is equal to (EBL)

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 01000

Hex Instruction:

90 88 10 B5 (R = 1, X = I = 0)

Before Execution

PSWR 08001000 GPR1 000000B6 Memory Byte 010B5

After Execution

**PSWR** 

GPR1

Memory Byte 010B5

10001004

00000086


C7

Note

CC3 is set, which indicates that the contents of GPR1 are less than the contents of memory byte 010B5.

### COMPARE ARITHMETIC WITH MEMORY HALFWORD

## 9000



**DEFINITION** 

The halfword in memory, specified by the Effective Halfword Address (EHA), is accessed and the sign bit is extended 16 bits to the left, to form a word. The resulting word is subtracted algebraically from the word located in the General Purpose Register (GPR) specified by R. The result of the subtraction causes one of the Condition Code bits, 2 through 4, to be set. The word located in the GPR specified by R and the halfword specified by the EHA remain unchanged.

SUMMARY EXPRESSION

 $(R) - (EHL)_{SE} - SCC_{2-4}$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2: (R) is greater than (EHL)<sub>SE</sub>

CC3: (R) is less than (EHL)<sub>SE</sub> CC4: (R) is equal to (EHL)<sub>SE</sub>

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 0379C

Hex Instruction:

92 00 39 77 (R = 4, X = I = 0)

**Before Execution** 

PSWR

GPR4

Memory Halfword 03976

0800379C

00008540

8640

After Execution

PSWR

GPR4

Memory Halfword 03976

200037A0

00008540


8640

Note

The contents of GPR4 are greater than the contents of memory halfword 03976 (a negative value). CC2 is set.

### COMPARE ARITHMETIC WITH MEMORY WORD

### 9000



**DEFINITION** 

The word in memory, specified by the Effective Word Address (EWA), is accessed and subtracted algebraically from the word located in the General Purpose Register (GPR) specified by R. The result of the subtraction causes one of the Condition Code bits, 2 through 4, to be set. The word located in the GPR specified by R and the word specified by the EWA remain unchanged.

SUMMARY EXPRESSION  $(R) - (EWL) - SCC_{2-4}$ 

CONDITION CODE

ON CODE CC1: Always zero

RESULTS CC2: (R) is greater than (EWL)

CC3: (R) is less than (EWL) CC4: (R) is equal to (EWL)

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 05B20

Hex Instruction: 93

93 00 5C 78 (R = 6, X = I = 0)

Before Execution

PSWR

GPR6

Memory Word 05C78

40005B20

9E03B651

A184F207

After Execution

**PSWR** 

GPR6

Memory Word 05C78

10005B24

9E03B651


A184F207

Note

The contents of GPR6 are less than the contents of memory word 05C78. CC3 is set.

### COMPARE ARITHMETIC WITH MEMORY DOUBLEWORD

9000



**DEFINITION** 

The doubleword in memory, specified by the Effective Doubleword Address (EDA), is accessed and subtracted algebraically from the doubleword, located in the General Purpose Register (GPR), specified by R and R+1. R+1 is GPR one greater than specified by R. The result of the subtraction causes one of the Condition Code bits, 2 through 4, to be set. The doubleword located in the GPR specified by R and R+1 and the doubleword specified by the EDA remain unchanged.

SUMMARY **EXPRESSION** 

 $(R, R+1) - (EDL) \rightarrow SCC_{2-4}$ 

CONDITION CODE

CC1: Always zero

**RESULTS** 

CC2: (R, R+1) is greater than (EDL)

CC3: (R, R+1) is less than (EDL) CC4: (R, R+1) is equal to (EDL)

**TIMING** 

Three cycles

**EXAMPLE** 

Memory Location: 27C14

Hex Instruction: 92 02 7F 52 (R = 4, X = I = 0)

Before Execution

After Execution

**PSWR** GPR4 GPR5 20027C14 7AE0156D 47B39208

7AE0156D

Memory Word 27F50

47B39208

Memory Word 27F54

GPR5 **PSWR** GPR4

47B39208 08027C18 7AE0156D

Memory Word 27F50 Memory Word 27F54


7AE0156D 47B39208

Note

The doubleword obtained from GPR4 and GPR5 is equal to that obtained from the memory words 27F50 and 27F54. CC4 is set.

## COMPARE ARITHMETIC WITH REGISTER

1000



The word located in the General Purpose Register (GPR)  $\,$  specified by  $\,{\rm R}_{\rm S}$  is subtracted **DEFINITION** 

algebraically from the word located in the GPR specified by R<sub>D</sub>. The result of the subtraction causes one of the Condition Code bits, 2 through 4, to be set. The words speci-

fied by  $\mathbf{R}_{\mathbf{S}}$  and  $\mathbf{R}_{\mathbf{D}}$  remain unchanged.

SUMMARY **EXPRESSION**   $(R_D) - (R_S) \rightarrow SCC_{2-4}$ 

CONDITION CODE

CC1: Always zero

**RESULTS** 

 $\mathcal{C}$ C2: (R<sub>D</sub>) is greater than (R<sub>S</sub>) CC3: (R<sub>D</sub>) is less than (R<sub>S</sub>) CC4: (R<sub>D</sub>) is equal to (R<sub>S</sub>)

**TIMING** 

One cycle

**EXAMPLE** Memory Location: 0B3C2

10 10  $(R_D = 0, R_S = 1)$ Hex Instruction:

Before Execution

GPR1 **PSWR** GPR0

58DF620A 6A92B730 0800B3C2


GPR1 After Execution **PSWR GPR0** 

6A92B730 1000B3C4 58DF620A

The contents of GPR0 are less than the contents of GPR1. CC3 is set. Note

### **COMPARE IMMEDIATE**

### C805



**DEFINITION** 

The sign bit (bit 16) of the immediate operand is extended 16 bit positions to the left to form a word. This word is subtracted from the word located in the General Purpose Register (GPR) specified by R. The result of the subtraction causes one of the Condition Code bits, 2 through 4, to be set. The word located in the GPR specified by R and the immediate operand (bit 16 through bit 31) remain unchanged.

SUMMARY **EXPRESSION**   $(R) - (IW_{16-31})_{SE} - SCC_{2-4}$ 

**CONDITION CODE** 

CC1: Always zero

**RESULTS** 

CC2: (R) is greater than (IW<sub>16-31</sub>)SE CC3: (R) is less than (IW<sub>16-31</sub>)SE CC4: (R) is equal to (IW<sub>16-31</sub>)SE

TIMING

One cycle

**EXAMPLE** 

Memory Location: 0A794

Hex Instruction:

C8 85 71 A2 (R = 1)

Before Execution

**PSWR** 

GPR1

4000A794

00005719

After Execution

**PSWR** 

GPR1

1000A798


00005719

Note

The contents of GPR1 are less than the immediate operand. CC3 is set.

### COMPARE MASKED WITH MEMORY BYTE

## 9408



### **DEFINITION**

The byte in memory, specified by the Effective Byte Address (EBA), is accessed and 24 zeros are appended to the most significant end to form a word. This word is logically compared (exclusive OR function) with the word located in the General Purpose Register specified by R. The resulting word is then masked (logical AND function) with the contents of the mask register, R4. The masked result is tested and Condition Code bit 4 set if all 32 bits equal zero. The word located in the GPR specified by R, and the byte specified by the EBA, remain unchanged.

SUMMARY EXPRESSION  $[(R) \bigoplus 0_{0-23}, (EBL)] \& (R4) \rightarrow SCC_4$ 

CONDITION CODE

RESULTS

CC1: Always zero CC2: Always zero CC3: Always zero

CC4: Result is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 00800

Hex Instruction:

94 08 09 17 (R = 0, X = I = 0)

Before Execution

PSWR 10000800 GPR0 000000A1 GPR4 000000F0 Memory Byte 00917

After Execution

PSWR

GPR0

GPR4

Memory Byte 00917

08000804

000000A1

000000F0

A9


Α9

Note

The contents of GPRO and memory byte 00917 are identical in those bit positions specified by the contents of GPR4. CC4 is set.

# COMPARE MASKED WITH MEMORY HALFWORD

### 9400



**DEFINITION** 

The halfword in memory, specified by the Effective Halfword Address (EHA), is accessed and the sign (bit 16) is extended 16 bits to the left to form a word. The resulting word is logically compared (exclusive OR function) with the word located in the General Purpose Register (GPR) specified by R. The resulting word is then masked (logical AND function) with the contents of the mask register R4. The masked result is tested and Condition Code bit 4 set if all 32 bits equal zero. The word located in the GPR specified by R and the halfword specified by the EHA remain unchanged.

SUMMARY EXPRESSION

 $[(R) \oplus (EHL)_{SE}] \& (R4 + SCC_4)$ 

CONDITION CODE

ON CODE CC1: Always zero RESULTS CC2: Always zero

CC3: Always zero

CC4: Result is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 061B8

Hex Instruction:

95 00 62 93 (R = 2)

Before Execution

PSWR 100061B8 GPR2 09A043B6 GPR4 00004284

Memory Halfword 06292

46FC

After Execution

PSWR

GPR2

GPR4

Memory Halfword 06292

080061BC

09A043B6

00004284


46FC

Note

The contents of GPR2 and memory halfword 06292 are identical in those bit positions specified by the contents of GPR4. CC4 is set.

# COMPARE MASKED WITH MEMORY WORD

#### 9400



**DEFINITION** 

The word in memory, specified by the Effective Word Address (EWA), is accessed and logically compared (exclusive OR function) with the word located in the General Purpose Register (GPR) specified by R. The result of the comparison is then masked (logical AND function) with the contents of the mask register R4. The masked result is tested and Condition Code bit 4 set, if all 32 bits equal zero. The word located in the GPR specified by R and the word specified by the EWA remain unchanged.

SUMMARY **EXPRESSION**   $[(R) \oplus (EWL)] & (R4) \rightarrow SCC_{\Delta}$ 

CONDITION CODE

CC1: Always zero RESULTS CC2: Always zero

CC3: Always zero

CC4: Result is equal to zero

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 13A74

Hex Instruction:

97 01 3C 94 (R = 6, X = 1 = 0)

Before Execution

**PSWR** 08013A74

GPR6 GPR4 00FFFF00 132A1C04 Memory Word 13C94

472A3D04

After Execution


**PSWR** 00013A78 GPR4 00FFF00 GPR6 132A1C04 Memory Word 13C94 472A3D04

Note

The contents of GPR6 and memory word 13C94 are not equal within the bit positions specified by the contents of GPR4.

## COMPARE MASKED WITH MEMORY DOUBLEWORD

#### 9400



**DEFINITION** 

The doubleword in memory, specified by the Effective Doubleword Address (EDA), is accessed and compared (exclusive OR function) with the doubleword located in the General Purpose Register (GPR) specified by R and R+1. R+1 is GPR one greater than specified by R. Each result from the comparison is then masked (logical AND function) with the contents of the mask register R4. The doubleword masked result is tested and Condition Code bit 4 set, if all 64 bits equal zero. The doubleword located in the GPR specified by R and R+1 and the doubleword specified by the EDA remain unchanged.

SUMMARY EXPRESSION  $[(R) \oplus (EWL)] & (R4), [(R+1) \oplus (EWL+1)] & (R4) \rightarrow SCC_4$ 

CONDITION CODE

ON CODE CC1: Always zero CC2: Always zero

CC3: Always zero

CC4: Result is equal to zero

TIMING

Three cycles

**EXAMPLE** 

Memory Location: 03000

Hex Instruction:

97 00 31 BA (R = 6, X = I = 0)

Before Execution

PSWR

GPR4

GPR6

GPR7

10003000

000FFFF

FFF3791B

890A45D6

Memory Word 031B8

0003791B

Memory Word 031BC

890A45C2

After Execution

PSWR 00003004 GPR4 000FFFFF GPR6 FFF3791B GPR7 890A45D6

Memory Word 031B8

0003**7**91B

Memory Word 031BC


890A45C2

Note

The contents of GPR7 and memory word 031BC differ within the bit positions specified by the contents of GPR4.

### **COMPARE MASKED WITH REGISTER**

#### 1400



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $\rm R_D$  is logically compared (exclusive OR function) with the word located in the GPR specified by  $\rm R_S$ . The result of the comparison is then masked (logical AND function) with the contents of the mask register R4. The result is tested and Condition Code bit 4 set, if all 32 bits equal zero. The words specified by  $\rm R_S$  and  $\rm R_D$  remain unchanged.

SUMMARY EXPRESSION  $[(R_D) \bigoplus (R_S)] & (R4) \rightarrow SCC_4$ 

CONDITION CODE

ON CODE CC1: Always zero CC2: Always zero

CC3: Always zero

CC4: Result is equal to zero

TIMING One cycle

EXAMPLE Memory Location: 050D2

Hex Instruction: 14 AD  $(R_D = 1, R_S = 2)$ 

Before Execution PSWR GPR1 GPR2 GPR4

100050D2 583C94A2 0C68C5F6 AAAAAAA

After Execution PSWR GPR1 GPR2 GPR4

080050D4 583C94A2 0C68C5F6 AAAAAAA

Note The contents of GPR1 and GPR2 are identical within the bit positions specified by the

contents of GPR4. CC4 is set.

## **BRANCH UNCONDITIONALLY**

## **EC00**



### **DEFINITION**

The Effective Address (bit 13 through bit 30), contained in the instruction, is transferred to the corresponding bit positions in the Program Status Word Register (PSWR). This causes program control to be transferred to any word or halfword location in memory. Bit positions 1 through 12 of the PSWR remain unchanged if the Indirect bit is equal to ZERO. If the Indirect bit of the instruction word is equal to ONE, bit positions 1 through 12 of the last memory word in the Indirect chain are transferred to the corresponding bit positions of the PSWR. Bit 0 (privileged state bit) of the PSWR remains unchanged.

SUMMARY EXPRESSION

 $EA - PSWR_{13-30}$ , IF I = 0

 $(EWL) - PSWR_{1-30}$ , IF I = 1

CONDITION CODE RESULTS

If the Indirect bit is equal to zero, the condition code remains unchanged.

CC1: I is equal to ONE and (EWL $_1$ ) is equal to ONE CC2: I is equal to ONE and (EWL $_2$ ) is equal to ONE CC3: I is equal to ONE and (EWL $_3$ ) is equal to ONE CC4: I is equal to ONE and (EWL $_4$ ) is equal to ONE

TIMING

One cycle

EXAMPLE 1

Memory Location: 01000

Hex Instruction:

EC 00 14 12 (X = I = 0)

Before Execution

PSWR 20001000

After Execution

PSWR

20001412

Note

The contents of bits 13 through 30 of the instruction replace the corresponding portion of the PSWR. The Condition Code remains unchanged.

EXAMPLE 2

Memory Location: 01000

Hex Instruction:

EC 10 14 12 (X = 0, I = 1)

Before Execution

PSWR

Memory Word 01412

88001000

700015AC

After Execution

PSWR

Memory Word 01412


F00015AC

700015AC

Note

The contents of bits 1 through 30 of memory word 01412 replace the previous con-

tents of bits 1 through 31 of the PSWR.



### **DEFINITION**

The Effective Address (bit 13 through bit 30), contained in the instruction, is transferred to the corresponding bit positions in the Program Status Word Register (PSWR) if the condition specified by the D field (bit 6 through 8 of the instruction) is present. The seven specifiable conditions are tabulated below. If the condition is not as specified, the next instruction in sequence is executed. If the Indirect bit of the instruction word is equal to one, bit positions 1 through 12 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR.

D Field (Hex.)	Branch Condition (Branch if):
1	CC1 = 0
2	CC2 = 0
3	CC3 = 0
4	CC4 = 0
5	CC2 and CC4 both = 0
6	CC3 and CC4 both = 0
7	CC1 and CC2 and CC3 and CC4 all = 0

# CONDITION CODE RESULTS

The resulting condition code remains unchanged if the Indirect bit (bit 11) is equal to zero.

CC1: I is equal to ONE and  $(EWL_1)$  is equal to ONE CC2: I is equal to ONE and  $(EWL_2)$  is equal to ONE CC3: I is equal to ONE and  $(EWL_3)$  is equal to ONE CC4: I is equal to ONE and  $(EWL_4)$  is equal to ONE

TIMING One cycle

EXAMPLE Memory Location: 02094

Hex Instruction: F1 00 21 4C  $(C_1C_2C_3 = 2, X = I = 0)$ 

Before Execution PSWR 10002094

1000209


After Execution PSWR 1000214C

Note Condition Code bit 2 is not set. The effective address, in this case bits 13 through 30 of

the instruction, is transferred to the PSWR.

### **BRANCH CONDITION TRUE**

#### EC00



# DEFINITION

The Effective Address (bit 13 through bit 30) contained in the instruction is transferred to the corresponding bit positions in the Program Status Word Register (PSWR), if the current condition code is TRUE to the condition specified by the D field (bit 6 through bit 8). The seven specifiable conditions are tabulated in the table below. If the Indirect bit of the instruction word is equal to one, bit positions 1 through 12 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR.

D Field (Hex.)	Branch Condition (Branch if):
1	CC1 = 1
2	CC2 = 1
3	CC3 = 1
4	CC4 = 1
5	CC2 v CC4 = 1
6	CC3 v CC4 = 1
7	CC1 v CC2 v CC3 v CC4 = 1

## CONDITION CODE RESULTS

The resulting condition code remains unchanged if the Indirect bit (bit 11) is equal to zero.

CC1: I is equal to ONE and (EWL<sub>1</sub>) is equal to ONE CC2: I is equal to ONE and (EWL<sub>2</sub>) is equal to ONE CC3: I is equal to ONE and (EWL<sub>3</sub>) is equal to ONE CC4: I is equal to ONE and (EWL<sub>4</sub>) is equal to ONE

TIMING One cycle

EXAMPLE Memory Location: 01000

Hex Instruction: EC 80 14 12 (Condition = 1, X = I = 0)

Before Execution PSWR


50001000

After Execution PSWR 50001412

Note The contents of bits 13-30 of the instruction are transferred to bits 13-30 of the PSWR.

### **BRANCH FUNCTION TRUE**

### F000



### **DEFINITION**

The Effective Address (bit 13 through bit 30) contained in the instruction is transferred to the corresponding bit positions in the Program Status Word Register (PSWR) if the function bit in the mask register (R4) for the minterm (one of the 16 possible combinations of the four condition code bits) which corresponds to the current condition code is equal to one. The function F is defined by the 16 least significant bits of the mask register. All 16 minterms of the four variables A = CC1, B = CC2, C = CC3, D = CC4 are defined below.

$$\begin{split} \mathsf{F} &= \ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{16} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{17} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{18} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{19} \\ & \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{20} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{21} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{22} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{23} \\ & \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{24} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{25} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{26} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{27} \\ & \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{28} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{29} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{30} \ \mathsf{v}\ \bar{\mathsf{A}}\bar{\mathsf{B}}\bar{\mathsf{C}}\bar{\mathsf{D}}\ \mathsf{R4}_{31} \\ \end{split}$$

Therefore, any logical function of the four variables stored in the condition code register can be evaluated by storing the proper 16-bit function code in the mask register. The next instruction in sequence is executed if the function bit is equal to zero. If the Indirect bit of the instruction word is equal to one, bit positions 1 through 12 of the last memory word in the indirect chain are transferred to the corresponding bit positions of the PSWR.

# SUMMARY EXPRESSION

If F = 1 & I = 0, 
$$EA_{13-30} \rightarrow PSWR_{13-30}$$

If F = 1 & I = 1, 
$$EA_{1-30} \rightarrow PSWR_{1-30}$$

# CONDITION CODE RESULTS

The resulting condition code remains unchanged if the indirect bit (bit 11) is equal to zero.

CC1: 
$$I = 1$$
 and  $EA_1 = 1$   
CC2:  $I = 1$  and  $EA_2 = 1$   
CC3:  $I = 1$  and  $EA_3 = 1$   
CC4:  $I = 1$  and  $EA_4 = 1$ 

TIMING One cycle

**EXAMPLE** 

Memory Location: 01000

Hex Instruction:

 $F0\ 00\ 20\ 00\ (X = I = 0)$ 

Before Execution

PSWR

GPR4

70001000

00000004

After Execution

PSWR

GPR4

70002000

00000002


Note

Bit 30 of GPR4 defines a function for which CC1 = CC2 = CC3 = 1, CC4 = 0. This

function is true, so a branch is effected.

#### **BRANCH AND LINK**

### F880



## **DEFINITION**

The contents of the Program Status Register (PSWR) are transferred to General Purpose Register 0. If the Indirect bit of the instruction word is equal to zero, the Effective Address (bit 13 through bit 30) is transferred to the corresponding bit positions of the PSWR. Bit positions 1 through 12 of the PSWR remain unchanged. If the indirect bit of the instruction word is equal to one, bit positions 1 through 12 of the PSWR remain unchanged. If the indirect bit of the instruction word is equal to one, bit positions 1 through 12 of the last memory word in the indirect chain are also transferred to the corresponding bit positions of the PSWR. Bit 0 (privileged state bit) of the PSWR remains unchanged.

SUMMARY EXPRESSION

(PSWR) - R0

 $EA - PSWR_{13-30}$ , if I = 0

 $EWL_{1-12}$ , EA  $\rightarrow PSWR_{1-30}$ , if I = 1

CONDITION CODE RESULTS

If the indirect bit is equal to zero, the condition code remains unchanged.

CC1: I is equal to ONE and (EWL $_1$ ) is equal to ONE CC2: I is equal to ONE and (EWL $_2$ ) is equal to ONE CC3: I is equal to ONE and (EWL $_3$ ) is equal to ONE CC4: I is equal to ONE and (EWL $_4$ ) is equal to ONE

TIMING

One cycle

**EXAMPLE** 

Memory Location: 0894C

Hex Instruction:

F8 80 A3 78 (X = I = 0)

Before Execution

**PSWR** 

GPR0

1000894C

12345678

After Execution

**PSWR** 

GPR0

1000A378

1000894C

Note

The contents of the PSWR are transferred to GPR0. The contents of bits 13-30 of the instruction are transferred to bits 13-30 of the PSWR.

## **BRANCH AFTER INCREMENTING BYTE**

### F400



**DEFINITION** 

The contents of the General Purpose Register specified by R are incremented in bit position 31. If the result is NON-ZERO the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13 through 30 and bit positions 1 through 12 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

SUMMARY EXPRESSION  $(R) + 1_{31} - R$ 

EA  $\rightarrow$  PSWR<sub>13-30</sub>, if result  $\neq$  0

CONDITION CODE RESULTS

CC1: No change CC2: No change

CC3: No change CC4: No change

TIMING

One cycle if branching occurs, two cycles if no branching occurs.

**EXAMPLE** 

Memory Location: 1B204

Hex Instruction:

F4 01 B1 A8 (R = 0, I = 0)

Before Execution

PSWR

GPR0

2001B204

FFFFFFF

After Execution

PSWR

**GPR0** 

2001B208

00000000


Note

The contents of GPR0 are incremented by a one at bit position 31. Since the result is zero, no branch occurs.

5-131

#### BRANCH AFTER INCREMENTING HALFWORD

F420



**DEFINITION** 

The contents of the General Purpose Register specified by R are incremented in bit position 30. If the result is NON-ZERO the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13 through 30 and bit positions 1 through 12 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

SUMMARY EXPRESSION

 $(R) + 1_{30} \rightarrow R$ 

EA  $\rightarrow$  PSWR<sub>13-30</sub>, if result  $\neq$  0

CONDITION CODE RESULTS

CC1: No change CC2: No change

CC3: No change CC4: No change

TIMING

One cycle if branching occurs, two cycles if no branching occurs.

**EXAMPLE** 

Memory Location: 039A0

Hex Instruction:

F5 20 39 48 (R = 2, I = 0)

Before Execution

**PSWR** 

GPR2

100039A0

FFFFD72A

After Execution

PSWR

GPR2

10003948


FFFFD72C

Note

The contents of GPR2 are incremented by one in bit position 30. The result is replaced in GPR2 and a branch occurs to address 03948.

# **BRANCH AFTER INCREMENTING WORD**

#### F440



**DEFINITION** 

The contents of the General Purpose Register specified by R are incremented in bit position 29. If the result is NON-ZERO the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13 through 30 and bit positions 1 through 12 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

SUMMARY EXPRESSION

 $(R) + 1_{29} + R$ 

EA  $\rightarrow$  PSWR<sub>13-30</sub>, if result  $\neq$  0

CONDITION CODE RESULTS CC1: No change CC2: No change

CC3: No change

CC4: No change

TIMING

ONE cycle if branching occurs, two cycles if no branching occurs.

**EXAMPLE** 

Memory Location: 04A38

Hex Instruction:

F7 40 4B 2C (R = 6, I = 0)

Before Execution

**PSWR** 

GPR6

60004A38

FFFFDC18

After Execution

**PSWR** 

GPR6

60004B2C

FFFFDC1C

Note

The content of GPR6 is incremented by a one at bit position 29, and the result is transferred to GPR6. The Effective Address of the BIW instruction, 04B2C, replaces the previous contents of the PSWR, bits 12-30.

#### BRANCH AFTER INCREMENTING DOUBLEWORD

#### F460



**DEFINITION** 

The contents of the General Purpose Register specified by R are incremented in bit position 28. If the result is NON-ZERO the Effective Address (EA) is transferred to the Program Status Word Register (PSWR) bit positions 13 through 30 and bit positions 1 through 12 of the PSWR remain unchanged. If the result is equal to zero after incrementing, the next instruction is executed.

SUMMARY EXPRESSION  $(R) + 1_{28} - R$ 

EA  $\rightarrow$  PSWR<sub>13-30</sub>, if result  $\neq$  0

CONDITION CODE RESULTS

CC1: No change CC2: No change

CC3: No change CC4: No change

TIMING

ONE cycle if branching occurs, two cycles if no branching occurs.

**EXAMPLE** 

Memory Location: 0930C

Hex Instruction:

F5 E0 91 A6 (R = 3, I = 0)

Before Execution

PSWR

GPR3

0800930C

FFFFFF8

After Execution

PSWR

GPR3

08009310


00000000

Note

The content of GPR3 is incremented by one at bit position 28 and replaced. Since the result is zero, no branch occurs.

# **BRANCH AND RESET INTERRUPT**

#### F900



#### **DEFINITION**

Execution of the Branch and Reset Interrupt (BRI) instruction resets the active condition for the highest active interrupt level. Any request signals which are received on an interrupt level that is in the active condition will be held; when the active condition of the interrupt level is reset by execution of a BRI, that interrupt will be immediately serviced again if any such requests are being held. The Effective Address (bit 13 through bit 30) is transferred to the corresponding bit positions in the Program Status Word Register (PSWR). If the indirect bit of the instruction word is equal to zero, bit positions 1 through 12 of the PSWR remain unchanged. If the indirect bit is equal to one, bit positions 0 through 12 of the last memory word in the indirect chain are also transferred to the corresponding bit positions of the PSWR. Transferring into bit position zero of the PSWR causes the operation state of the computer to be set to privileged if the bit is equal to one and unprivileged if the bit is equal to zero. Therefore, the operation state present at the time of occurrence of an interrupt can be restored by the Branch and Reset Interrupt instruction used to return program control to the interrupt program.

SUMMARY EXPRESSION

EA  $+ PSWR_{13-30}$ , if I = 0

 $EWL_{0-12}$ ,  $EA - PSWR_{0-30}$ , if I = 1

CONDITION CODE RESULTS CC1: I is equal to ONE and (EWL<sub>1</sub>) is equal to ONE

CC2: I is equal to ONE and  $(EWL_2)$  is equal to ONE CC3: I is equal to ONE and  $(EWL_3)$  is equal to ONE CC4: I is equal to ONE and  $(EWL_4)$  is equal to ONE

00 ii i io oqual to 0.112 ana (2.11

TIMING Two cycles

EXAMPLE Memory Locat

Memory Location: 081B4
Hex Instruction: F9 10 81 3C

Before Execution

PSWR

Memory Word 0813C

40008144

04015D68

After Execution

**PSWR** 

Memory Word 0813C

04015D68

04015D68

Note

The highest active interrupt level is reset, and the content of memory word 0813C is transferred to the PSWR.

# REGISTER TRANSFER INSTRUCTIONS

General Description

The Register Transfer Instruction group provides the capability to perform transfer or exchange of information between registers. Provisions have also been made in some instructions to allow two's complement, one's complement, and mask operations to be performed during execution.

Instruction Formats

The following Basic Instruction Format is used by the Register Transfer Instruction group.

Inter-Register



Bits 0-5 define the Operation Code.

Bits 6-8 designate the register to contain the result of the operation.

Bits 9-11 designate the register which contains the source operand.


Bits 12-15 define the Augmenting Operation Code.

# Condition Code Utilization

A Condition Code is set during execution of most Register Transfer Instructions to indicate if the contents of the Destination Register ( $R_0$ ) are greater than, less than, or equal to zero.

# TRANSFER REGISTER TO REGISTER

#### 2C00



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by R<sub>S</sub> is transferred

to the GPR specified by  $R_D$ .

SUMMARY **EXPRESSION**   $(R_S) \rightarrow R_D$ 

CONDITION CODE

CC1: Always zero

**RESULTS** 

CC2:  $(R_D)$  is greater than zero

CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 00206

Hex Instruction:

2C A0  $(R_D = 1, R_S = 2)$ 

Before Execution

**PSWR** 

GPR1

GPR2

00000206

00000000

00803AB

After Execution

**PSWR** 

GPR1

GPR2

20000208

00803AB

00803AB


Note

The content of GPR2 is transferred to GPR1, and CC2 is set.

# **TRRM**

# TRANSFER REGISTER TO REGISTER MASKED

#### 2C08



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $R_S$  is masked (logical AND function) with the contents of the mask register R4. The result word is transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION

 $(R_S) & (R4) \rightarrow R_D$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2: (R<sub>D</sub>) is greater than zero

CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 00206

Hex Instruction:

2C A8  $(R_D = 1, R_S = 2)$ 

Before Execution

PSWR 00000206 GPR1 GPR2 00000000 000803AB

GPR4 0007FFFD

After Execution

PSWR

20000208

GPR1

000003A9

GPR2 000803AB

GPR4 0007FFFD


Note

The content of GPR2 is ANDed with GPR4 and the result is transferred to GPR1. CC2 is set.

5-138

#### TRANSFER REGISTER TO PROTECT REGISTER

#### **FB00**



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by R is transferred to the Protect Register specified by the protect register field (bit 9 through bit 12) contained in the instruction word (IW). The Protect Register Address is the same as the four high order memory address bits used to specify all memory locations within a given module.

SUMMARY EXPRESSION (R) - PR

CONDITION CODE RESULTS CC1: No change CC2: No change

CC3: No change CC4: No change

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 0050E

Hex Instruction:

FB0F (R = 7, Protect Register = 1)

Before Execution

PSWR

GPR7

Protect Register 1

Derore Execution

8000050E

0000FFFE

0000

After Execution

PSWR

GPR7

Protect Register 1

80000510

0000FFFE


FFFE

Note

The content of bits 16-31 of GPR7 is transferred to Protect Register 1. The protection status of memory module 1 is established such that a program operating in the unprivileged state can store information only in locations 2000 through 21FF without generating a Privilege Violation trap.

# TRANSFER PROTECT REGISTER TO REGISTER

#### **FB80**



**DEFINITION** 

The word located in the protect register specified by the protect register field (bit 9 through bit 12) is transferred to the General Purpose Register (GPR) specified by R. The protect register address is the same as the four high order memory address bits used to specify all memory locations within a given module.

SUMMARY EXPRESSION

(PR) - R

CONDITION CODE

ION CODE CC1: No change CC2: No change

CC3: No change CC4: No change

TIMING

Two cycles

**EXAMPLE** 

Memory Location: 0050E

Hex Instruction:

FB8F

(R = 7, Protect Register = 1)

Before Execution

PSWR

GPR7

Protect Register 1

0000050E

00000000

**FFFE** 

After Execution

**PSWR** 

GPR7

Protect Register 1

00000510

0000FFFE


FFFE

Note

The contents of Protect Register 1 is transferred to bits 16-31 of GPR7. This value defines the protection status of memory module 1.

#### TRANSFER REGISTER NEGATIVE

# 2C04



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $\mathsf{R}_\mathsf{S}$  is two's com-

plemented and transferred to the GPR specified by R<sub>D</sub>.

SUMMARY **EXPRESSION**   $-(R_S) \rightarrow R_D$ 

CONDITION CODE

CC1: Arithmetic exception **RESULTS** 

CC2:  $(R_D)$  is greater than zero CC3:  $(R_D)$  is less than zero

CC4: (RD) is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 00AAE

2F E4  $(R_D = 7, R_S = 6)$ Hex Instruction:

Before Execution

**PSWR** 

GPR6

GPR7

00000AAE

00000FFF

12345678

After Execution

**PSWR** 

GPR6

GPR7

10000AB0

00000FFF

FFFFF001


Note

The content of GPR6 is negated and transferred to GPR7. CC3 is set.

# TRNM

# TRANSFER REGISTER NEGATIVE MASKED

#### 2C0C



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $R_S$  is two's complemented and then Masked (logical AND function) with the contents of the Mask Register R4. The result word is transferred to the GPR specified by  $R_D$ .

SUMMARY EXPRESSION  $-(R_S) & (R4) \rightarrow R_D$ 

CONDITION CODE

ON CODE CC1: Arithmetic exception CC2: (R<sub>D</sub>) is greater than zero

CC3: (R<sub>D</sub>) is less than zero CC4: (R<sub>D</sub>) is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 00AAE

Hex Instruction:  $2FEC (R_D = 7, R_S = 6)$ 

Before Execution

PSWR

GPR4 GPR6

GPR7

00000AAE

7FFFFFF

7FFFFFF

00000FFF

00000FFF

12345678

After Execution

PSWR 20000AB0 GPR4

GPR6

GPR7 7FFFF001


Note

The content of GPR6 is negated; the result is ANDed with the content of GPR4 and

transferred to GPR7. CC2 is set.

#### TRANSFER REGISTER COMPLEMENT

# 2C03



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  ${\rm R}_{\rm S}$  is one's com-

plemented and transferred to the GPR specified by R<sub>D</sub>.

SUMMARY **EXPRESSION**   $\overline{(R_S)} \rightarrow R_D$ 

**CONDITION CODE** 

CC1: Always zero

RESULTS

CC2:  $(R_D)$  is greater than zero CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 0100A

Hex Instruction:

2F E3  $(R_D = 7, R_S = 6)$ 

Before Execution

**PSWR** 

GPR6

GPR7

0800100A

5555555

0000000

After Execution

**PSWR** 1000100C GPR6 5555555 GPR7 AAAAAAA


Note

The content of GPR 6 is complemented and transferred to GPR7. CC3 is set.

## **TRCM**

#### TRANSFER REGISTER COMPLEMENT MASKED

2C0B



**DEFINITION** 

The word located in the General Purpose Register (GPR) specified by  $R_{S}$  is one's complemented and then Masked (logical AND function) with the contents of the Mask Register R4. The result is transferred to the GPR specified by  $R_{D}$ .

SUMMARY EXPRESSION  $(R_S)$  & (R4)  $\rightarrow$  R<sub>D</sub>

CONDITION CODE

CC1: Always zero

RESULTS

CC2: (R<sub>D</sub>) is greater than zero

CC3:  $(R_D)$  is less than zero CC4:  $(R_D)$  is equal to zero

**TIMING** 

One cycle

**EXAMPLE** 

Memory Location: 0100A

Hex Instruction:

2F EB  $(R_D = 7, R_S = 6)$ 

Before Execution

PSWR

GPR4

GPR6

GPR7

0800100A

00FFFF00

00FFFF00

5555555

00000000

After Execution

PSWR 2000100C

GPR4

GPR6 55555555 GPR7 00AAAA00

Note


The content of GPR6 is complemented and then ANDed with the content of GPR4.

The result is transferred to GPR7, and CC2 is set.

**XCR** 

#### **EXCHANGE REGISTERS**

#### 2C05



**DEFINITION** The word located in the General Purpose Register (GPR) specified by R<sub>S</sub> is exchanged

GPR2

with the word located in the GPR specified by R<sub>D</sub>.

 $(R_S) \rightarrow R_D$ *SUMMARY* **EXPRESSION** 

 $(R_D) \rightarrow R_S$ 

CONDITION CODE CC1: Always zero

**RESULTS** 

CC2: Original ( $R_D$ ) is greater than zero CC3: Original ( $R_D$ ) is less than zero CC4: Original ( $R_D$ ) is equal to zero

TIMING One cycle

Before Execution

**EXAMPLE** Memory Location: 02002

**PSWR** 

2C A5  $(R_D = 1, R_S = 2)$ Hex Instruction:

GPR1 AC8823C1 00000000 40002002


After Execution **PSWR** GPR1 GPR2 00000000 08002004 AC8823C1

> Note The contents of GPR1 and GPR2 are exchanged. CC4 is set.

# **XCRM**

# **EXCHANGE REGISTERS MASKED**

# 2C0D



**DEFINITION** 

The contents of the General Purpose Register (GPR) specified by  $R_S$  and  $R_D$  are each Masked (logical AND function) with the contents of the Mask Register R4. The results of both masked operations are exchanged.

SUMMARY EXPRESSION  $(R_S) & (R4) \rightarrow R_D$ 

 $(R_D) & (R4) \rightarrow R_S$ 

CONDITION CODE

CC1: Always zero

RESULTS

CC2: Original (R  $_{D})$  and (R4) is greater than zero

CC3: Original  $(R_D)$  and (R4) is less than zero CC4: Original  $(R_D)$  and (R4) is equal to zero

TIMING

One cycle

**EXAMPLE** 

Memory Location: 02002

Hex Instruction:

2C AD  $(R_D = 1, R_S = 2)$ 

Before Execution

PSWR 40002002 GPR1 6B000000

GPR2 AC8823C1 GPR4 000FFFFF

000FFFF

After Execution

**PSWR** 

08002004

GPR1

000823C1

GPR2

00000000

GPR4


Note

The contents of GPR1 and GPR2 are each ANDed with the content of GPR4. The results of the masking operation are exchanged and transferred to GPR2 and GPR1,

respectively. CC4 is set.

#### TRANSFER REGISTER TO PSWR

#### 2800



Bit positions 1 through 30 of the General Purpose Register specified by R are trans-**DEFINITION** 

ferred to the corresponding bit positions 1 through 30 of the Program Status Word

Register.

SUMMARY **EXPRESSION**   $R_{1-30} - PSWR_{1-30}$ 

CONDITION CODE

CC1: (R<sub>1</sub>) is equal to ONE

CC2: (R<sub>2</sub>) is equal to ONE CC3: (R<sub>3</sub>) is equal to ONE **RESULTS** 

CC4: (R<sub>4</sub>) is equal to ONE

**TIMING** One cycle

**EXAMPLE** Memory Location: 0069E

> Hex Instruction:  $28\ 00\ (R=0)$

Before Execution

**PSWR GPR0** 

A0000B4C 6000069E

After Execution

**PSWR** 

GPR0

20000B4C

A0000B4C

Note

The contents of GPRO, bits 1-30, are transferred to the PSWR, bits 1-30. Bit 1 of GPRO

is ignored.

# SHIFT OPERATION INSTRUCTIONS


#### General Description

This group of instructions provides the capability to perform Arithmetic, Logical, and Circular Left or Right shift operations on the contents of words or doublewords contained in General Purpose Registers. Provisions have also been made to allow Normalize operations to be performed on the contents of words or doublewords contained in General Purpose Registers.

#### Instruction Formats

The following two instruction formats are used by the Shift Instruction group.

#### Shift Instruction



Bits 0-5 define the Operation Code.

Bits 6-8 designate a General Purpose Register address (0 through 7).


Bit 9 designates direction.

D = 1 designates shift leftD = 0 designates shift right

Bit 10 unassigned.

Bits 11-15 define the number of shifts to be made.

# Inter-Register



Bits 0-5 define the Operation Code.

Bits 6-8 designate the register to contain the result of the operation.


Bits 9-11 designate the register which contains the source operand.

Bits 12-15 define the Augmenting Operation Code.

Condition Code Utilization Most Shift Instructions leave the current Condition Code unchanged.

#### **NORMALIZE**

#### 6000



#### DEFINITION

The word located in the General Purpose Register (GPR) specified by  $\rm R_A$  is shifted left, four bit positions at a time, until the contents are normalized for the base 16 exponent [(1 > ( $\rm R_A$ )  $\geq$  1/16) the contents of  $\rm R_A$  are less than one or equal to or greater than 1/16]. The exponent is set to 40 $_{16}$  and is decremented once for each group of four shifts performed. When normalization is complete, the exponent is stored in bit positions 25 through 31 of the GPR specified by  $\rm R_B$ . Bit positions 0 through 24 of the GPR specified by  $\rm R_B$  are cleared to zeros. If the contents of the GPR specified by  $\rm R_A$  are equal to zero, the exponent stored in bit positions 25 through 31 of the GPR specified by  $\rm R_B$  will equal zero and no shifting will be performed.

Note

The normalized result must be converted to the format defined on page 5-72 prior to use by the floating point arithmetic unit or standard FORTRAN floating point subroutines. In addition, a test must be made for minus full scale (1XXX XXXX 0000 0000 --- 0000) and a conversion made to (1YYY YYYY 1111 0000 --- 0000), where YYY YYYY is one less than XXX XXXX.

CONDITION CODE RESULTS CC1: No changeCC2: No changeCC3: No change

CC4: No change

TIMING

Base 16 Shifts	0 or 1	2	3	4	5	6	7
Cycles	2	4	5	6	8	9	10

**EXAMPLE** 

Memory Location: 00D32

Hex Instruction:

63 10  $(R_A = 6, R_B = 1)$ 

Before Execution

PSWR

GPR1

GPR6

20000D32

12345678

0002E915

After Execution


PSWR 20000D34 GPR1 0000003D GPR6 2E915000

Note

The content of GPR6 is normalized by three left shifts of four bits each. The exponent is determined by decrementing  $40_{\hbox{H}}$  once for each shift and transferred to GPR1.

#### NORMALIZE DOUBLE

#### 6400



#### **DEFINITION**

The doubleword located in the General Purpose Register (GPR) specified by  $R_A$  and  $R_A+1$  is shifted left, four bit positions at a time, until the contents are normalized for the base 16 exponent [(1 > ( $R_A$ ,  $R_A+1$ )  $\geq$  1/16) the contents of  $R_A$  and  $R_A+1$  are less than one or equal to or greater than 1/16].  $R_A+1$  is GPR one greater than specified by  $R_A$ . The exponent of the doubleword is set to  $40_{16}$  and is decremented once for each group of four shifts performed. When normalization is complete, the exponent is stored in bit positions 25 through 31 of the GPR specified by  $R_B$ . Bit positions 0 through 24 of the GPR specified by  $R_B$  are cleared to zeros. If the content of the doubleword specified by  $R_A$  and  $R_A+1$  is equal to zero, the exponent stored in bit positions 25 through 31 of the GPR specified by  $R_B$  will equal zero and no shifting will be performed

Note

The normalized result must be converted to the format defined on page 5-73 prior to use by the floating point arithmetic unit or standard FORTRAN floating point subroutines. In addition, a test must be made for minus full scale (1XXX XXXX 0000 0000 --- 0000) and a conversion made to (1YYY YYYY 1111 0000 --- 0000), where YYY YYYY is one less than XXX XXXX.

CONDITION CODE RESULTS CC1: No change CC2: No change CC3: No change CC4: No change

TIMING

Base 16 Shifts	0,1,8 or 9	2 or 10			5 or 13		
Cycles	3	5	6	7	9	10	11

**EXAMPLE** 

Memory Location: 0046E

Hex Instruction:

67 10  $(R_A = 6, R_B = 1)$ 

Before Execution

PSWR GPR1 GPR6 GPR7 1000046E 9ABCDEF0 FFFFFFF FF3AD915

After Execution


PSWR GPR1 GPR6 GPR7 10000470 00000037 F3AD9150 000000000

Note

The doubleword obtained from the contents of GPR6 and GPR7 is normalized by nine left shifts of four bit positions each. The result is returned to GPR6 and GPR7, and the exponent  $(40_{\mbox{H}}-9)$  is transferred to GPR1.


#### **SHIFT AND COUNT ZEROS**

#### 6800



#### **DEFINITION**

The word located in the General Purpose Register (GPR) specified by  $R_A$  is shifted left, one bit position at a time, until the sign (bit 0) changes from a zero to a one. When the sign bit does change; the contents are shifted left one more bit position and the total number of shifts minus one placed in bit positions 27 through 31 of the GPR specified by  $R_B$ . Bit positions 0 through 26 of the GPR specified by  $R_B$  are set to zeros. The shift count specifies the most significant bit position 0 through 31 of register  $R_A$  that was equal to one.



### **NOTES**

- If the contents of the GPR specified by R<sub>A</sub> are equal to zero, the shift count placed in bit positions 27 through 31 of the GPR specified by R<sub>B</sub> is zero and Condition Code bit 4 is set to one.
- 2. If the sign (bit 0) of the GPR specified by  $R_A$  is equal to one, the shift count placed in bit positions 27 through 31 of the GPR specified by  $R_B$  is zero and Condition Code bit 4 is set to zero.

# CONDITION CODE RESULTS

CC1: Always zero

CC2: Always zero CC3: Always zero

CC4: R<sub>A 0-31</sub> is equal to zero

TIMING

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

EXAMPLE Memory Location: 0399E

Hex Instruction:  $6A 20 (R_A = 4, R_B = 2)$ 

Before Execution PSWR GPR2 GPR4

2000399E 12345678 00300611

 After Execution
 PSWR
 GPR2
 GPR4


 000039A0
 0000000A
 80308800

Note The content of GPR4 is left shifted 10 bits when bit 0 = 1. It is then shifted one more

place, and the zero count of 10 (A  $_{\mbox{\scriptsize H}}$ ) is transferred to GPR2.


#### SHIFT LEFT ARITHMETIC

#### 6C40



#### **DEFINITION**

Bit positions 1 through 31 of the General Purpose Register (GPR) specified by R are shifted left the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word. Bit position 0 (sign bit) of the GPR specified R remains unchanged. Condition Code bit 1 is set to one if any bit shifted out of position 1 differs from the sign bit position 0.



# CONDITION CODE

CC1: Arithmetic exception

RESULTS CC2: Always 0

CC3: Always 0 CC4: Always 0

#### TIMING

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

#### **EXAMPLE 1**

Memory Location: 00106

Hex Instruction:  $6F 4C (R = 6, Shift Count = 12_{10})$ 

Before Execution

PSWR

GPR6

10000106

000013AD

After Execution

**PSWR** 

GPR6

00000108

013AD000

Note

The content of GPR6 is left shifted twelve bit positions with zeros filled from the right. The result is transferred to GPR6.

**EXAMPLE 2** 

Memory Location: 00106

Hex Instruction:

6F 4C (R = 6, Shift Count =  $12_{10}$ )

Before Execution

**PSWR** 

GPR6

10000106

001FAD58

After Execution

**PSWR** 

GPR6

40000108


7AD58000

Note

Overflow occurs and is indicated by CC1.


#### SHIFT LEFT LOGICAL

#### 7040



# **DEFINITION**

The word located in the General Purpose Register (GPR) specified by R is shifted left the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word.



CONDITION CODE

CC1: No change **RESULTS** CC2: No change

CC3: No change CC4: No change

**TIMING** 

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

**EXAMPLE** 

Memory Location: 00812

73 D4 (R = 7, Shift Count =  $20_{10}$ ) Hex Instruction:

Before Execution

GPR7 **PSWR** 

12345678 A0000812

After Execution

**PSWR** 

GPR7

A0000814


67800000

Note

The content of GPR7 is left shifted 20 bits and replaced.


#### SHIFT LEFT CIRCULAR

# 7440



#### **DEFINITION**

The word located in the General Purpose Register (GPR) specified by R is shifted left the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word. Bits shifted out of bit position 0 are shifted into bit position 31.



CONDITION CODE RESULTS

CC1: No change CC2: No change

CC3: No change CC4: No change

TIMING

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

**EXAMPLE** 

Memory Location: 001FA

Hex Instruction: 77 CF  $(R = 7, Shift Field = 16_{10})$ 

Before Execution

PSWR GPR7

000001FA

12345678

After Execution

**PSWR** 

GPR7

000001FC


56781234

Note

The content of GPR7 is shifted left in a circular manner for 16 bit positions.


#### SHIFT LEFT ARITHMETIC DOUBLE

#### 7840



# **DEFINITION**

The doubleword located in the General Purpose Register (GPR) specified by R and R+1 is shifted left the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word. R+1 is GPR one greater than specified by R. The sign (bit 0) of the GPR specified by R remains unchanged. Condition Code bit 1 is set to ONE if any bit shifted out of position 1 differs from the sign bit, position 0.



**CONDITION CODE** 

CC1: Arithmetic exception

**RESULTS** 

CC2: Always zero CC3: Always zero CC4: Always zero

TIMING

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

**EXAMPLE** 

Memory Location: 02DF6

Hex Instruction: 7A 58 (R = 4, Shift Field =  $24_{10}$ )

Before Execution

**PSWR** 

GPR4

80002DF6

FFFFFA3

9A178802

After Execution

**PSWR** 

GPR4

GPR5

GPR5

80002DF8

A39A1788


02000000

Note

The doubleword obtained from the contents of GPR4 and GPR5 is left-shifted 24 bit positions, with zeros filled from the right. The result is returned to GPR4 and GPR5.


#### SHIFT LEFT LOGICAL DOUBLE

#### 7C40



#### **DEFINITION**

The doubleword located in the General Purpose Register (GPR) specified by R and R+1 is shifted left the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word. R+1 is GPR one greater than specified by R.



CONDITION CODE RESULTS CC1: No changeCC2: No changeCC3: No change

CC4: No change

TIMING

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

**EXAMPLE** 

Memory Location: 001FE

Hex Instruction:

7F 58 (R = 6, Shift Field = 24)

Before Execution

PSWR

GPR6

GPR7

100001FE

01234567

89ABCDEF

After Execution

PSWR

GPR6

GPR7

10000200

6789ABCD


EF000000

Note

The doubleword obtained from GPR6 and GPR7 is left-shifted 24 bit positions with zeros filled from the right. The result is returned to GPR6 and GPR7.


# SHIFT RIGHT ARITHMETIC

#### 6C00



#### **DEFINITION**

The word located in the General Purpose Register (GPR) specified by R is shifted right the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word. Bit position 0 (sign bit) is shifted into bit position 1 on each shift. The sign bit (bit 0) remains unchanged.



# CONDITION CODE

**RESULTS** 

CC1: No change CC2: No change

CC3: No change CC4: No change

# **TIMING**

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

#### **EXAMPLE**

Memory Location: 00372

Hex Instruction:

6D 0A (R = 4, Shift Field =  $10_{10}$ )

Before Execution

**PSWR** 

GPR4

10000372

B69825F1

After Execution

**PSWR** 

GPR4

10000374


FFEDA609

Note

The content of GPR4 is shifted right 10 bit positions. Since that value is negative, a one is entered into bit position one with each shift.


#### SHIFT RIGHT LOGICAL

#### 7000



#### **DEFINITION**

The word located in the General Purpose Register (GPR) specified by R is shifted right the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word.



CONDITION CODE

RESULTS

CC1: No change CC2: No change

CC3: No change CC4: No change

TIMING

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

**EXAMPLE** 

Memory Location: 00372

Hex Instruction:

72 0A (R = 4, Shift Field =  $10_{10}$ )

Before Execution

**PSWR** 

GPR4

10000372

B69825F1

After Execution

**PSWR** 

GPR4

10000374


002DA609

Note

The content of GPR4 is shifted right 10 bit positions, with zeros filled from the left.


#### SHIFT RIGHT CIRCULAR

# 7400



#### **DEFINITION**

The word located in the General Purpose Register (GPR) specified by R is shifted right the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word. Bits shifted out of bit position 31 are shifted into bit position 0.



CONDITION CODE

CC1: No change

CC2: No change CC3: No change CC4: No change

TIMING

**RESULTS** 

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

**EXAMPLE** 

Memory Location: 00372

Hex Instruction: 76 OC (R = 4, Shift Field =  $12_{10}$ )

Before Execution

PSWR

GPR4

20000372

01234567

After Execution

PSWR

GPR4

20000374

56701234


Note

The content of GPR4 is shifted right by 12 bit positions in a circular manner and replaced in GPR4.

1


#### SHIFT RIGHT ARITHMETIC DOUBLE

#### 7800



# **DEFINITION**

The doubleword located in the General Purpose Register (GPR) specified by R and R+1 is shifted right the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word. R+1 is GPR one greater than specified by R. The sign (bit 0) of the GPR specified by R remains unchanged.



CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

TIMING

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

**EXAMPLE** 

Memory Location: 02B46

Hex Instruction:

7B 18 (R = 6, Shift Field =  $24_{10}$ )

Before Execution

PSWR

GPR6 8E2A379B GPR7 58C1964D

After Execution

PSWR

GPR6

GPR7

20002B48

20002B46

FFFFF8E

2A379B58

Note

The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24 bit positions, with the sign extended 24 bits from the left. The result is transferred to GPR6 and GPR7.


#### SHIFT RIGHT LOGICAL DOUBLE

#### 7C00



# **DEFINITION**

The doubleword located in the General Purpose Register (GPR) specified by R and R+1 is shifted right the number of bit positions specified by the shift field (bit 11 through bit 15) contained in the instruction word. R+1 is GPR one greater than specified by R.



CONDITION CODE

ON CODE CC1: No change CC2: No change

CC3: No change

CC4: No change

TIMING

Number of Shifts	1-4	5-7	8-10	11-13	14-16	17-19	20-22	23-25	26-28	29-31
Cycles	2	3	4	5	6	7	8	9	10	11

**EXAMPLE** 

Memory Location: 02B46

Hex Instruction: 7F 18 (R = 6, Shift Field =  $24_{10}$ )

Before Execution

PSWR

GPR6

GPR7

20002B46

8E2A379B

58C1964D

After Execution

PSWR

GPR6

GPR7

20002B48

0000008E

2A379B58

Note

The doubleword obtained from the contents of GPR6 and GPR7 is shifted right 24 bit positions, with zeros filled from the left. The result is transferred to GPR6 and GPR7.

# CONTROL INSTRUCTIONS


General Description

This group of Instructions allows the mainframe to perform Execute, NO OP., Halt, and Wait operations.

Instruction Formats

Control Instructions use the Memory Reference and Inter-Register Instruction formats. It should be noted that several of the Control Instructions vary the Basic Inter-Register format in that certain portions are not used and are left blank.

#### Memory Reference



Bits 0-5 define the Operation Code.


Bits 6-8 designate a General Purpose Register address (0 through 7).

Bits 9-10 designate one of three Index Registers.

Bit 11 indicates if an indirect addressing operation is to be performed.

Bits 12-31 specify the address of the operand when X and I fields are equal to zero.

## Inter-Register



Bits 0-5 define the Operation Code.

Bits 6-8 designate the register to contain the result of the operation.

Bits 9-11 designate the register which contains the source operand.


Bits 12-15 define the Augmenting Operation Code.

# Condition Code Utilization

Condition Code results for Execute operations will be dependent upon the Instruction that was performed. All other control operations leave the current Condition Code unchanged.

#### **EXECUTE REGISTER**

#### C807



#### **DEFINITION**

The word located in the General Purpose Register (GPR) specified by R is transferred to the instruction register to be executed as the next instruction. Providing this instruction is not a branch, the next instruction executed (following execution of the instruction in register R) is contained in the sequential memory location following the EXR instruction. If the GPR specified by R does contain a branch instruction, the Program Status Word Register is changed accordingly.

# **NOTES**

- 1. If two halfword instructions are contained in the GPR specified by R, only the left halfword instruction is executed.
- 2. An unimplemented instruction trap is generated if an EXR instruction attempts to execute an unimplemented instruction or another execute instruction.

# SUMMARY EXPRESSION

 $(R) \rightarrow I$ 

## CONDITION CODE RESULTS

Defined by the executed instruction.


#### TIMING

One Half Cycle

The total execution time is one half cycle plus the time required to execute the instruction contained in the specified register.

#### **EXECUTE REGISTER RIGHT**

#### C807



#### **DEFINITION**

The contents of the least significant halfword (bit 16 through bit 31) of the General Purpose Register (GPR) specified by R are transferred to the most significant halfword position (bit 0 through bit 15) of the instruction register to be executed as the next instruction. Providing this halfword instruction is not a branch, the next instruction executed (following execution of the halfword instruction transferred to the instruction register) is contained in the sequential memory location following the EXRR instruction. If the instruction transferred to the instruction register is a branch instruction, the Program Status Word Register is changed accordingly.

NOTE

An unimplemented instruction trap is generated if an EXRR instruction attempts to execute an unimplemented instruction or another execute instruction.

SUMMARY EXPRESSION  $(R_{16-31}) \rightarrow I_{0-15}$ 

CONDITION CODE RESULTS Defined by the executed instruction.


TIMING

One Half Cycle

The total execution time is one half cycle plus the time required to execute the instruction contained in the specified register.

#### **EXECUTE MEMORY**

#### A800



### **DEFINITION**

The word in memory specified by the Effective Address (EA) is accessed and executed as the next instruction. Providing this instruction is not a branch, the next instruction executed (following execution of the instruction specified by the EA) is contained in the next sequential memory location following the EXM instruction. If the instruction in memory specified by the EA is a branch instruction, the Program Status Word Register is changed accordingly.

#### **NOTES**

- If two halfword instructions are contained in the memory location specified by the EA, bit 30 of the EA determines which halfword instruction is executed. When bit 30 equals 0,left halfword is used. When bit 30 equals 1,right halfword is used.
- 2. An unimplemented instruction trap is generated if an EXM instruction attempts to execute an unimplemented instruction or another execute instruction.

SUMMARY EXPRESSION

$$(EWL_{0-31}) + I$$
, if  $EA_{30} = 0$ 

$$(EWL_{16-31}) \rightarrow I$$
, if  $EA_{30} = 1$ 


CONDITION CODE RESULTS

Defined by the executed instruction.

TIMING

**HALT** 

#### 0000



**DEFINITION** 

The execution of this instruction causes computer operation to be stopped. This in-

cludes input/output transfers and the servicing of priority interrupts.

CONDITION CODE

RESULTS

CC1: No change CC2: No change


CC3: No change

CC4: No change

**TIMING** 

WAIT

#### 0001



**DEFINITION** 

The execution of this instruction causes the completion of subsequent instructions to

be stopped. Input/output transfers and priority interrupt servicing continue.

CONDITION CODE

RESULTS

CC1: No change CC2: No change


CC3: No change

CC4: No change

TIMING

#### **NO OPERATION**

#### 0002



**DEFINITION** 

This instruction does not perform any operation.

CONDITION CODE RESULTS

CC1: No change CC2: No change

CC3: No change CC4: No change


TIMING

One cycle if instruction is in first halfword.

Zero cycles if instruction is in second halfword.

#### **CALL MONITOR**

#### 3000



**DEFINITION** 

The execution of this instruction causes an interrupt request signal to be applied to interrupt priority level 27<sub>16</sub>. Bit positions 6 through 15 of the instruction word may be used to contain program flags which can be examined by the interrupt service routine.

CONDITION CODE

**RESULTS** 

CC1: No change CC2: No change CC3: No change

CC4: No change

TIMING

## INTERRUPT INSTRUCTIONS


General Description

The Interrupt Control Instruction group provides the availability to permit selective Enable, Disable, Request, Activate, and Deactivate operations to be performed on any addressed interrupt level.

Instruction Formats

The following instruction format is used for all Interrupt Control operations.

Interrupt Control



Bits 0-5 define the Operation Code.

Bits 6-12 define the binary priority level number of the interrupt being commanded.


Bits 13-15 define the Augmenting Operation Code.

Bits 16-31 unassigned.

Condition Code Utilization All Interrupt Control Instructions leave the current Condition Code unchanged.

#### **ENABLE INTERRUPT**

#### **FC00**



**DEFINITION** 

The priority interrupt level specified by the priority level field (bit 6 through bit 12) contained in the Instruction Word (IW) is conditioned to respond to an interrupt signal.

NOTE

This instruction does not operate with priority levels  $0_{16}$  through  $17_{16}$ .

INSTRUCTION PRIORITY LEVEL FIELD


Bits 6 through 12	Priority Level (Hex.)
0000000	00
000001	01
0000010	02
1111110	7E
1111111	7F

CONDITION CODE RESULTS CC1: No change CC2: No change CC3: No change CC4: No change

TIMING

#### **DISABLE INTERRUPT**

#### FC01



#### **DEFINITION**

The priority interrupt level specified by the priority level field (bit 6 through bit 12) contained in the Instruction Word (IW) is disabled and will not respond to an interrupt signal.

**NOTES** 

- 1. Any unserviced request signal at this level is cleared by execution of this instruction.
- 2. This instruction does not operate with priority levels  $0_{16}$  through  $17_{16}$ .

INSTRUCTION PRIORITY LEVEL FIELD

Bits 6 through 12	Priority Level (Hex.)
0000000	00
0000001	01
0000010	02
=	<u>:</u> :
1111110	7E
1111111	7F

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change CC4: No change

TIMING

#### **REQUEST INTERRUPT**

#### FC02



#### **DEFINITION**

An interrupt request signal is applied to the interrupt level specified by the priority level field (bit 6 through bit 12) contained in the Instruction Word (IW). This signal simulates the signal generated by the internal or external condition which is connected to the specified level.

NOTE

This instruction does not operate with priority levels  $2_{16}$  through  $17_{16}$ .

INSTRUCTION PRIORITY LEVEL FIELD

Bits 6 through 12	Priority Level (Hex.)
0000000	00
0000001	01
0000010	02
Ē	= :
1111110	7E
1111111	7F

CONDITION CODE RESULTS

CC1: No change CC2: No change

CC3: No change CC4: No change

TIMING

#### **ACTIVATE INTERRUPT**

#### FC03



#### **DEFINITION**

A signal is applied to set the active condition in the priority interrupt level specified by the priority level field (bit 6 through bit 12) contained in the Instruction Word (IW). The active level is set in the specified level regardless of whether or not that level is enabled. This condition prohibits this level and any lower levels not already in service from being serviced until this level is deactivated. However, request signals occurring at this or lower levels are stored for subsequent servicing.

NOTE

This instruction does not operate with priority levels 2<sub>16</sub> through 17<sub>16</sub>.

INSTRUCTION PRIORITY LEVEL FIELD

Bits 6 through 12	Priority Level (Hex.)
0000000	00
0000001	01
0000010	02
Ē.	:
1111110	7E
1111111	7F

CONDITION CODE **RESULTS**  CC1: No change CC2: No change


CC3: No change

CC4: No change

TIMING

#### **DEACTIVATE INTERRUPT**

#### FC04



**DEFINITION** 

A signal is applied to reset the active condition for the priority interrupt level specified by the priority level field (bit 6 through bit 12) contained in the instruction word. Execution of the Deactivate Interrupt instruction does not clear any request signals on the specified level or any other level.

NOTE

This instruction does not operate with priority levels 2<sub>16</sub> through 17<sub>16</sub>.

INSTRUCTION PRIORITY LEVEL FIELD

Bits 6 through 12	Priority Level (Hex.)
0000000	00
0000001	01
0000010	02
= = = = = = = = = = = = = = = = = = = =	:
1111110	7E
1111111	7F

CONDITION CODE RESULTS

CC1: No change CC2: No change CC3: No change

CC4: No change

TIMING

## INPUT/OUTPUT INSTRUCTIONS


General Description

The Input/Output Instructions provide the capability to perform Command or Test operations to attached peripheral devices. Both the Command and the Test Instruction cause a 16-bit function code to be sent to the device specified by the instruction.

Instruction Formats

The following instruction format is used by both input/output instructions.

Input/Output



Bits 0-5 define the Operation Code.

Bits 6-12 designate the device number.


Bits 13-15 define the Augmenting Operation Code.

Bits 16-31 contain the 16-bit function code.

Condition Code Utilization The Condition Code is set during execution of a test device instruction to indicate the result of the test being performed. The command device instruction leaves the current Condition Code unchanged.

#### **COMMAND DEVICE**

#### FC06



**DEFINITION** 

The contents of the command code field (bit 16 through bit 31) are transferred to the Device Controller Channel specified by the device address contained in bit positions 6 through 12 of the Instruction Word.

SUMMARY EXPRESSION  $IW_{16-31} - DCC_N$ 

CONDITION CODE

CC1: No change


RESULTS CC2: No change CC3: No change

CC4: No change

TIMING

#### **TEST DEVICE**

#### **FC05**



#### **DEFINITION**

The contents of the test code field (bit 16 through bit 27) are transferred to the Device Controller Channel (DCC), specified by the device address contained in bit positions 6 through 12 of the Instruction Word. The device test defined by the test code is performed in the DCC, and the test results are stored in condition code bits 1 to  $4(CC_{1.4})$ .

**NOTES** 

- 1. A TD having a unique test code is available with most peripheral devices. Execution of a TD with this code causes a snapshot of all device and DCC status to be stored in memory. The individual peripheral device reference manuals define the operation of this instruction with each device.
- 2. Bits 28-31 of the Instruction Word must be zeros since the four-bit condition code is transferred to the CP over these bits of the I/O bus.

SUMMARY EXPRESSION  $IW_{16-31} \rightarrow DCC_N$ 

Test Results → CC<sub>1-4</sub>

CONDITION CODE RESULTS

Test results defined for specific peripheral device.

TIMING Two cycles

# APPENDIX A HEXADECIMAL-DECIMAL CONVERSION TABLE

The following table contains the necessary information for direct conversion of decimal and hexadecimal numbers in these ranges:

Hexadecimal


Decimal

00000 to 01FFF

000000 to 008191

To convert a hexadecimal number to a decimal value, locate all but the last digit of the hexadecimal value in the left-most column of the table, then follow that line of figures to the right to the column under the last digit of the hexadecimal value. At this intersection is the decimal value of the hexadecimal number.

Example: Convert hexadecimal 3EC to decimal.



For decimal to hexadecimal conversion as in the example, first find the decimal value (1004) in the table, then construct the hexadecimal value from the hexadecimal characters above the column and in the left-most column.

For numbers outside the range of the table, add the following values to the table figures:

Hexadecimal	Decimal
3000	12288
4000	16384
5000	20480
6000	24576
7000	28672
8000	32768
9000	36864
A000	40960
B000	45056
C000	49152
D000	<b>5224</b> 8
E000	57344
F000	61440

	0	1	2	3	4	5	. 6	7	8	9	Α	В	С	D	ε	F
0000 0001	000000 000016	000001 000017	000002 000018	000003 000019	000004	000005 000021	. 000006 000022	000007 000023	000008	000009	000010	000011	000012	000013	000014	000015
0002	000032	000033	000018	000019	000026	000021	000022	000023	000024 000040	000025 000041	000026 000042	000027 000043	000028 000044	000029 000045	000030 000046	000031 000047
0003 0004	000048 000064	000049 000065	000050 000066	000051 000067	000052 000068	000053	000054	000055	000056	000057	000058	000059	000060	000061	000062	000063
0004	000080	000081	000082	000087	000084	000069 000085	000070 000086	000071 000087	000072 000088	000073 000089	000074 000090	000075 000091	000076 000092	000077 000093	000078 000094	000079 000095
0006	000096	000097	000098	000099	000100	000101	000102	000103	000104	000105	000106	000107	000108	000109	000110	000111
0007 0008	000112 000128	000113 000129	000114 000130	000115 000131	000116 000132	000117 000133	000118 000134	000119 000135	000120 000136	000121 000137	000122 000138	000123 000139	000124 000140	000125 000141	000126 000142	000127 000143
0609	000144	000145	000146	000147	000148	000149	000150	000151	000152	000153	000154	000155	000156	000157	000158	000159
000A 000B	000160 000176	000161 000177	000162 000178	000163 000179	000164 000180	000265 000181	000166 000182	000167 000183	000168 000184	000169 000185	000170 000186	000171 000187	000172 000188	000173 000189	000174 000190	000175 000191
000C	000192	000193	000194	000195	000196	000197	000198	000199	000200	000201	000202	000203	000204	000205	000206	000207
000D 000E	000208 000224	000209 000225	000210 000226	000211	000212 000228	000213 000229	000214 000230	000215 000231	000216 000232	000217 000233	000218 000234	000219 000235	000220 000236	000221 000237	000222 000238	000223 000239
000F	000240	000241	000242	000243	000244	000245	000246	000247	000248	000249	000250	000251	000252	000253	000254	000255
			*													
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0010 0011	000 <b>2</b> 56 000272	000257 000273	000258 000274	000259 000275	000260 000276	000261 000277	000262 000278	000263 000279	000264	000265	000266	000267	000268	000269	000270	000271
0012	000272	000273	000274	000275	000276	000277	000278	000279	000280 000296	000281 000297	000282 000298	000283 000299	000284 000 <b>3</b> 00	000285 000301	000286 000302	000287 000303
0013 0014	000304 000320	000305 000321	000306	000307	000308	000309	000310	000311	000312	000313	000314	000315	000316	000317	000318	000319
0014	000320	000321	000322 000338	000323 000339	000324 000340	000325 000341	000326 000342	000327 000343	000328 000344	000329 000345	000330 q 000346	000331 000347	000332 000348	000333 000349	000334 000350	000335 000351
0016	000352	000353	000354	000355	000356	000357	000358	000359	000360	000361	000362	000363	000364	000365	000366	000367
0017 0018	000368 000384	000369 000385	000370 000386	000371 000387	000372 000388	000373 000389	000374 000390	000375 000391	000376 000392	000377 000393	000378 000394	000379 000395	000380 000396	000381 000397	000382 000398	000383 000399
0019	000400	000401	000402	000403	000404	000405	000406	000407	000408	000409	000410	000411	000412	000413	000414	000415
001A 001B	000416 000432	000417 000433	000418 000434	000419 000435	000420 000436	000421 000437	000422 000438	000423 000439	000424 000440	000425 000441	000426 000442	000427 000443	000428 000444	000429 000445	000430 000446	000431 000447
001C	000448	000449	000450	000451	000452	000453	000454	000455	000456	000457	000458	000459	000460	000461	000462	000463
001D 001E	000464 000480	000465 000481	000466 000482	000467 000483	000468 000484	000469 000485	000470 000486	000471 000487	000472 000488	000473 000489	000474 000490	000475 000491	000476 000492	000477 000493	000478 000494	000479 000495
001F	000496	000497	000498	000499	000500	000501	000502	000503	000504	000505	000506	000507	000508	000509	000510	000511
	0	1	2	3	4	5	6	7	8	9	А				-	
												В	С	D	E	F
0020 0021	000512 000528	000513 000529	000514 000530	000515 000531	000516 000532	000517 000533	000518 000534	000519 000535	000520 000536	000521 000537	000522 000538	000523 000539	000524 000540	000525 000541	000526 000542	000527 000543
0022	000544	000545	000546	000547	000548	000549	000550	000551	000552	000553	000554	000555	000556	000557	000558	000559
0023 0024	0005 <b>6</b> 0 000576	000561 000577	000562 000578	000563 000579	000564 000580	000565 000581	000566 000582	000567 000583	000568 000584	000569 000585	000570 000586	000571 000587	000572 000588	000573 000589	000574 000590	000575 000591
0025	000592	000593	000594	000595	000596	000597	000598	000599	000600	000601	000602	000603	000604	000605	000606	000607
0026 0027	000608 000624	000609 000625	000610 000626	000611 000627	000612 000628	000613 000629	000614 000630	000615 000631	000616 000632	000617 000633	000618 000634	000619 000635	000620 000636	000621 000637	000622 000638	000623 000639
0028	000640	000641	000642	000643	000644	000645	000646	000647	000648	000649	000650	000651	000652	000653	000654	000655
0029 002A	000656 000672	000657 000673	000658 000674	000659 000675	000660 000676	000661 000677	000662 000678	000663 000679	000664 000680	000665 000681	000666 000682	000667 000683	000668 000684	000669 000685	000670 000686	000671 000687
002B	000688	000689	000690	000691	000692	000693	000694	000695	000696	000697	000698	000699	000700	000701	000702	000703
002C 002D	000704 000720	000705 000721	000706 000722	000707 000723	000708 000724	000709 000725	000710 000726	000711 000727	000712 000728	000713 000729	000714 000730	000715 000731	000716 000732	000717 000733	000718 000734	000719 000735
002E	000736	000737	000738	000739	000740	000741	000742	000743	000744	000745	000746	000747	000748	000749	000750	000751
002F	000752	000753	000754	000755	000756	000757	000758	000759	000760	000761	000762	000763	000764	000765	000766	000767
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0030	000768	000769	000770	000771	000772	000773	000774	000775	000776	000777	000778	000779	000780	000781	000782	000783
0031	000784	000785	000786	000787	000788	000789	000790	000791	000792	000793	000794	000775	000796	000797	000798	000799
0032 0033	000800 000816	000801 000817	000802 000818	000803 000819	000804 000820	000805 000821	000806 000822	000807 000823	000808 000824	000809 000825	000810 000826	000811 000827	000812 000828	000813	000814	000815 000831
0033	000832	000833	000834	000835	000836	000837	000822	000839	000840	000823	000842	000843	000844	000829 000845	000830	000847
0035 0036	000848 000864	000849 000865	000850 000866	000851 000867	000852 000868	000853 000869	000854 000870	000855 000871	000856 000872	000857 000873	000858 000874	000859 000875	000860 000876	000861 000877	000862 000878	000863 000879
0037	088000	000881	000882	000883	000884	000885	000886	00087	000872	000873	000890	000891	000892	000877	000894	000875
0038 0039	000896 000912	000897 000913	000898 000914	000899 000915	000900 000916	000901 000917	000902 000918	000903	000904 000920	000905 000921	000906 000922	000907 000923	000908 000924	000909 000925	000910 000926	000911 000927
003A	000912	000913	000914	000913	000932	000933	000918	000935	000926	000937	000922	000923	000924	000925	000928	000927
003B 003C	000944 000960	000945 000961	000946 000962	000947 000963	000948 000964	000949 000965	000950 000966	000951 000967	000952 000968	000953 000969	000954 000970	000955 000971	000956 000972	000957 000973	000958 000974	000959 000975
003D	000976	000977	000902	000903	000980	000981	000982	000983	000984	000985	000976	000971	000972	000973	000974	000975
003E	000992	000993	000994	000995	000996	000997	000998	000999	0010000	001001	001002	001003	001004	001005	001006	001007
003F	001008	001009	001010	001011	001012	001013	001014	001015	001016	001017	001018	001019	001020	001021	001022	001023
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0040	001024	001025	001026	001027	001028	001029	001030	001031	001032	001033	001034	001035	001036	001037	001038	001039
0041 0042	001040 001056	001041 001057	001042 001058	001043 001059	001044 001060	001045 001061	001046 001062	001047 001063	001048 001064	001049 001065	001050 001066	001051 001067	001052 001068	001053 001069	001054 001070	001055 001071
0043	001072	001073	001074	001075	001076	001077	001078	001079	001080	001081	001082	001083	001084	001085	001086	001077
0044 0045	001088 001104	001089 001105	001090 001106	001091 001107	001092 001108	001093 001109	001094 001110	001095 001111	001096 001112	001097 001113	001098 001114	001099 001115	001100 001116	001101	001102	001103
0046	001120	001121	001122	001123	001124	001125	001126	001127	001128	001129	001130	001131	001116	001117 001133	001118 001134	001119 001135
0047 0048	001136 001152	001137	001138 001154	001139	001140	001141	001142	001143	001144	001145	001146	001147	001148	001149	001150	001151
0048	001168	001153 001169	001154	001155 001171	001156 001172	001157 001173	001158 001174	001159 001175	001160 001176	001161 001177	001162 001178	001163 001179	001164 001180	001165 001181	001166 001182	001167 001183
004A	001184	001185	001186	001187	001188	001189	001190	001191	001192	001193	001194	001195	001196	001197	001198	001199
004B 004C	001200 001 <b>216</b>	001201 001217	001202 001218	001203 001219	001204 001220	001205 001221	001206 001222	001207 001223	001208 001224	001209 001225	001210 001226	001211 001227	001212 001228	001213 001229	001214 001230	001215 001231
004D	001232	001233	001234	001235	001236	001237	001238	001239	001240	001241	001242	001243	001244	001245	001246	001247
004E 004F	001248 001264	001249 001265	001250 001266	001251 001267	001252 001268	001253 001269	00125 <b>4</b> 00127 <b>0</b>	001255 001271	001256 001272	001257 001273	001258 001274	001259 001275	001260 001276	001261 001277	001262 001278	001263 001279
															-	-

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
0050	001280	001281	001282	001283	001284	001285	001286	001287	001288	001289	001290	001291	001292	001293	001294	001295
0051	001296	001297	001298	001299	001300	001301	001302	001303	001304 001320	001305 001321	001306 001322	001307 001323	001308 001324	001309 001325	001310 001326	001311 001327
0052 0053	001312 001328	001313 001329	001314 001330	001315 001331	001316 001332	001317 001333	001318 001334	001319 001335	001320	001321	001322	001323	001324	001341	001342	001343
0053	001344	001345	001346	001347	001348	001349	001350	001351	001352	001353	001354	001355	001356	001357	001358 00137 <b>4</b>	001359 00137 <b>5</b>
0055	001360	001361	001362 001378	001363 001379	001364 001380	001365 001381	001366 001382	001367 001383	001368 001384	001369 001385	001370 001386	001371 001387	001372 001388	001373 001389	001374	001373
0056 0057	001376 001392	001377 001393	001378	001379	001396	001397	001398	001399	001400	001401	001402	001403	001404	001405	001406	001407
0058	001408	001409	001410	001411	001412	001413	001414	001415	001416 001432	001417	001418	001419 001435	001420 001436	001421 001437	001422 001438	001423 001439
0059	001424	001425 001441	001426 001442	001427 001443	001428 001444	001429 001445	001430 001446	001431 001447	001432	001433 001449	001434 001450	001455	001450	001453	001454	001455
005A 005B	001440 001456	001441	001458	001443	001460	001461	001462	001463	001464	001465	001466	001467	001468	001469	001470	001471
005C	001472	001473	001474	001475	001476	001477	001478	001479	001480	001481 001497	001482 001498	001483 001499	001484 001500	001485 001501	001486 001502	001487 001503
005D	001488 001504	001489 001505	001490 001506	001491 001507	001492 001508	001493 001509	001494 001510	001495 001611	001496 001512	001497	001514	001499	001516	001517	001518	001519
005E 005F	001504	001503	001522	001523	001524	001525	001526	001527	001528	001529	001530	001531	001532	001533	001534	001535
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
0060	001536	001537	001538	001539	001540	001541	001542	001543	001544	001545	001546	001547	001548	001549	001550	001551
0061	001552	001553	001554	001555	001556	001557	001558	001559	001560	001561	001562	001563 001579	001564 001580	001565 001581	001566 001582	001567 001583
0062	001568	001569	001570 001586	001571 001587	001572 001588	001573 001589	001574 001590	001575 001591	001576 001592	001577 001593	001578 001594	001579	001596	001597	001598	001599
0063 0064	001584 001600	001585 001601	001602	001603	001500	001605	001606	001607	001608	001609	001610	001611	001612	001613	001614	001615
0065	001616	001617	001618	001619	001620	001621	001622	001623	001624	001625 001641	001626 001642	001627 001643	001628 001644	001629 001645	001630 001646	001631 001647
0066	001632 001648	001633 001649	001634 001650	001635 001651	001636 001652	001637 001653	001638 001654	001639 001655	001640 001656	001657	001658	001659	001660	001661	001662	001663
0067 0068	001664	001665	001666	001667	001668	001669	001670	001671	001672	001673	001674	001675	001676	001677	001678	001679
0069	001680	001681	001682	001683	001684	001685	001686	001687	001688	001689 001705	001690 001706	001691 001707	001692 001708	001693 001709	001694 001710	001695 001711
006A	001696 001712	001697 001713	001698 001714	001699 001715	001700 001716	001701 001717	001702 001718	001703 001719	001704 001720	001703	001700	001707	001724	001725	001726	001727
006B 006C	001712	001713	001730	001731	001732	001733	001734	001735	001736	001737	001738	001739	001740	001741	001742	001743
006D	001744	001745	001746	001747	001748	001749 001765	001750	001751 001767	001752 001768	001753 001769	001754 001770	001755 001771	001756 001772	001757 001773	001758 001774	001759 001775
006E 006F	001760 001776	001761 001777	001762 001778	001763 001779	001764 001780	001765	001766 001782	001783	001784	001785	001776	001787	001788	001789	001790	001791
••••																
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0070	001702	001793	001794	001795	001796	001797	001798	001799	001800	001801	001802	001803	001804	001805	001806	001807
0070 0071	001792 001808	001793	001734	001811	001812	001813	001814	001815	001816	001817	001818	001819	001820	001821	001822	001823
0072	001824	001825	001826	001827	001828	001829	001830	001831 001847	001832 001848	001833 001849	001834 001850	001835 001851	001836 001852	001837 001853	001838 001854	001839 001855
0073 0074	001840 001856	001841 001857	001842 001858	001843 001859	001844 001860	001845 001861	001846 001862	001863	001864	001865	001866	001867	001868	001869	001870	001871
0075	001872	001873	001874	001875	001876	001877	001878	001879	001880	001881	001882	001883	001884	001885	001886	001887 001903
0076	001888	001889	001890	001891	001892	001893	001894 001910	001895 001911	001896 001912	001897 001913	001898 001914	001899 001915	001900 001916	001901 001917	001902 001918	001903
0077 0078	001904 001920	001905 001921	001906 001922	001907 001923	001908 001924	001909 001925	001910	001911	001912	001913	001930	001931	001932	001933	001934	001935
0079	001936	001937	001938	001939	001940	001941	001942	001943	001944	001945	001946	001947	001948	001949	001950 001966	001951 001967
007A	001952	001953	001954 001970	001955 001971	001956 001972	001957 001973	001958 001974	001959 001975	001960 001976	001961 001977	001962 001978	001963 001979	001964 001980	001965 001981	001982	001983
007B 007C	001968 001984	001969 001985	001970	001971	001972	001973	001990	001991	001992	001993	001994	001995	001996	001997	001998	001999
007D	002000	002001	002002	002003	002004	002005	002006	002007	002008	002009	002010 002026	002011 002027	002012 002028	002013 002029	002014 002030	002015 002031
007E 007F	002016 002032	002017 002033	002018 002034	002019 002035	002020 002036	002021 002037	002022 002038	002023 002039	002024 002040	002025 002041	002026	002027	002028	002025	002046	002047
0075	002032	002033	002034	002033	002000	002007	*******									
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
							000054	002055	002056	002057	002058	002059	002060	002061	002062	002063
0080 0081	002048 002064	002049 002065	002050 002066	002051 002067	002052 002068	002053 002069	002054	002055 002071	002036	002037	002038	002075	002076	002077	002078	002079
008?	002080	002081	002082	002083	002084	002085	002086	002087	002088	002089	002090	002091	002092	002093	002094	002095
0083	002096	002097	002098	002099	002100	002101	002102	002103 002119	002104 002120	002105 002121	002106 002122	002107 002123	002108 002124	002109 002125	002110 002126	002111 002127
0084 0085	002112 002128	002113 002129	002114 002130	002115 002131	002116 002132	002117 002133	002118 002134	002119	002120	002121	002122	002123	002140	002141	002142	002143
0086		002145	002146	002147	002148	002149	002150	002151	002152	002153	002154	002155	002156	002157	002158	002159
0087		002161	002162	002163	002164	002165	002166 002182	002167 002183	002168 002184	002169 002185	002170 002186	002171 002187	002172 002188	002173 002189	002174 002190	002175 002191
0088 0089		002177	002178 002194	002179 002195	002180 002196	002181 002197	002182	002199	002200	002201	002202	002203	002204	002205	002206	002207
008A		002209	002210	002211	002212	002213	002214	002215	002216	002217	002218	002219	002220	002221	002222	002223
0088		002225	002226	002227	002228 002244	002229 002245	002230 002246	002231	002232 002248	002233 002249	002234	002235	002236 002252	002237 002253	002238 002254	002255
0080		002241 002257	002242 002258	002243 002259	002260	002243	002262	002263	002264	002265	002266	002267	002268	002269	002270	002271
008E	002272	002273	002274	002275	002276	002277	002278	002279	002280	002281	002282	002283 002299	002284 002300	002285 002301	002286 002302	002287 002303
008F	002288	002289	002290	002291	002292	002293	002294	002295	002296	002297	002298	002299	002300	002301	002302	002000
	_	_	_	_		•		7	8	9	А	В	С	D	Ε	F
	0	1	2	3	4	5	6									
0090		002305		002307	002308	002309	002310	002311	002312 002328	002313 002329	002314 002330	002315 002331	002316 002332	002317 002333	002318 002334	002319 002335
0091 0092				002323 002339	002324 002340	002325 002341	002326 002342	002327 002343	002328	002329	002330	002331	002348	002349	002350	002351
0092					002356	002357	002358	002359	002360	002361	002362	002363	002364	002365	002366	002367
0094	002368	002369	002370	002371	002372	002373	002374	002375	002376 002392	002377 002393	002378 002394	002379 002395	002380 002396	002381 002397	002382 002398	002383 002399
0095 0096					002388 002404	002389 002405	002390 002406	002391 002407	002392	002393	002394	002393	002412	002413	002414	002415
0097		002417	002418	002419	002420	002421	002422	002423	002424	002425	002426	002427	002428	002429	002430	002431 002447
0098	002432	002433			002436	002437	002438 002454	002439 002455	002440 002456	002441 002457	002442 002458	002443 002459	002444 002460	002445 002461	002446 002462	002447
0099 009 <i>4</i>					002452 002468	002453 002469	002454	002455	002456	002457	002458	002475	002476	002477	002478	002479
0098		002481	002482	002483	002484	002485	002486	002487	002488	002489	002490	002491	002492	002493	002494	002495 002511
0090	002496	002497			002500	002501	002502	002503 002519	002504 002520	002505 002521	002506 002522	002507 002523	002508 002524	002509 002525	002510 002526	002511
009E					002516 002532	002517 002533	002518 002534	002519	002520	002521	002522	002539	002540	002541	002542	002543
009F					002548	002549	002550	002551	002552	002553	002554	002555	002556	002557	002558	002559

	0	1	2	3	.4	5	6	7	8	9	Α	В	С	D	Ε	F
00A0		002561	002562	002563	002564	002565	002566	002567	002568	002569	002570	002571	002572	002573	002574	002575
00A1		002577	002578	002579	002580	002581	002582	002583	002584	002585	002586	002587	002588	002589	002590	002591
00A2 00A3		002593 002609	002594 002610	002595 002611	002596 002612	002597 002613	002598 002614	002599 002615	002600 002616	002601 002617	002602	002603	002604	002605	002606	002607
00A4		002625	002626	002627	002628	002613	002614	002631	002632	002617	002618 002634	002619 002635	002620 002636	002621 002637	002622 002638	002623 002639
00A5		002641	002642	002643	002644	002645	002646	002647	002648	002649	002650	002651	002652	002653	002654	002655
00A6		002657	002658	002659	002660	002661	002662	002663	002664	002665	002666	002667	002668	002669	002670	002671
00A7	002672 002688	002673 002689	002674 002690	002675 002691	002676 002692	002677 002693	002678 002694	002679 002695	002680 002696	002681	002682	002683	002684	002685	002686	002687
00A9		002705	002706	002707	002708	002093	002034	002095	002090	002697 002713	002698 002714	002699 002715	002700 002716	002701 002717	002702 002718	002703 002719
00AA		002721	002722	002723	002724	002725	002726	002727	002728	002729	002730	002731	002732	,002733	002718	002715
00AB		002737	002738	002739	002740	002741	002742	002743	002744	002745	002746	002747	002748	002749	002750	002751
00AC		002753 002769	002754 002770	002755 002771	002756 002772	002757 002773	002758 002774	002759	002760	002761	002762	002763	002764	002765	002766	002767
00AE		002785	002776	002777	002772	002773	002774	002775 002791	002776 002792	002777 002793	002778 002794	002779 002795	002780 002796	002781 002797	002782 002798	002783 002799
00AF	002800	002801	002802	002803	002804	002805	002806	002807	002808	002809	002810	002811	002812	002813	002738	002799
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
00B0 00B1	002816 002832	002817 002833	002818 002834	002819 002835	002820 002836	002821 002837	002822 002838	002823 002839	002824 002840	002825 002841	002826 002842	002827 002843	002828	002829	002830	002831
00B2	002848	002849	002850	002851	002852	002853	002854	002855	002856	002857	002842	002859	002844 002860	002845 002861	002846 002862	002847 002863
00B3	002864	002865	002866	002867	002868	002869	002870	002871	002872	002873	002874	002875	002876	002877	002878	002879
00B4	002880	002881	002882	002883	002884	002885	002886	002886	002888	002889	002890	002891	002892	002893	002894	002895
00B5 00B6	002896 002912	002897 002913	002898 002914	002899 002915	002900 002916	002901 002917	002902 002918	002903 002919	002904 002920	002905 002921	002906 002922	002907 002923	002908	002909	002910	002911
00B7	002928	002929	002930	002931	002932	002933	002934	002915	002926	002937	002922	002923	002924 002940	002925 002941	002926 002942	002927 002943
00B8	002944	002945	002946	002947	002948	002949	002950	002951	002952	002953	002954	002955	002956	002957	002958	002959
00B9	002960	002961	002962	002963	002964	002965	002966	002967	002968	002969	002970	002971	002972	002973	002974	002975
00BA 00BB	002976 002992	002977 002993	002978 002994	002979 002995	002980 002996	002981 002997	002982 002998	002983	002984 003000	002985	002986	002987	002988	002989	002990	002991
00BC	003008	003009	002994	002995	003012	002997	002998	002999 003015	003000	003001 003017	003002 003018	003003 003019	003004 003020	003005 003021	003006 003022	003007 003023
00BD	003024	003025	003026	003027	003028	003029	003030	003031	003032	003033	003034	003035	003036	003021	003022	003023
OOBE	003040	003041	003042	003043	003044	003045	003046	003047	003048	003049	003050	003051	003052	003053	003054	003055
00BF	003056	003057	003058	003059	003060	003061	003062	003063	003064	003065	003066	003067	003068	003069	003070	003071
	_		_													
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
00C0	003072	003073	003074	003075	003076	003077	003078	003079	003080	003081	003082	003083	003084	003085	003086	003087
00C1 00C2	003088	003089	003090	003091	003092	003093	003094	003095	003096	003097	003098	003099	003100	003101	003102	003103
00C2	003104 003120	003105 003121	003106 003122	003107 003123	003108 003124	003109 003125	003110 003126	003111 003127	003112 003128	003113 003129	003114 003130	003115	003116	003117	003118	003119
00C4	003136	003137	003138	003139	003124	003141	003142	003127	003128	003129	003146	003131 003147	003132 003148	003133 003149	003134 003150	003135 003151
00C5	003152	003153	003154	003155	003156	003157	003158	003159	003160	003161	003162	003163	003164	003145	003166	003167
00C6	003268	003169	003170	003171	003172	003173	003174	003175	003176	003177	003178	003179	003180	003181	003182	003183
00C7 00C8	003184 003200	003185 003201	003186 003202	003187 003203	003188	003189	003190	003191	003192	003193	003194	003195	003196	003197	003198	003199
00C9	003200	003217	003202	003203	003204 003220	003205 003221	003206 003222	003207 003223	003208 003224	003209 003225	003210 003226	003211	003212	003213	003214	003215
00CA	003232	003233	003234	003235	003236	003237	003238	003239	003240	003223	003242	003227	003228 003244	003229 003245	003230 003246	003231 003247
00CB	003248	003249	003250	003251	003252	003253	003254	003255	003256	003257	003258	003259	003260	003261	003262	003263
OOCD	003264 003280	003265	003266	003267	003268	003269	003270	003271	003272	003273	003274	003275	003276	003277	003278	003279
00CE	003286	003281 003297	003282 003298	003283 003299	003284 003 <b>300</b>	003285 003301	003286 003302	003287 003303	003288 003304	003289 003305	003290 003306	003291	003292	003293	003294	003295
00CF	003312	003313	003314	003315	003316	003317	003318	003319	003320	003303	003322	003307 003323	003308 003324	003309 003325	003310 003326	003311 003327
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
00D0	003328	003329	003330	003331	003332	003333	003334	003335	003336	003337	000000	22222				
00D1	003344	003345	003346	003347	003348	003333	003350	003351	003352	003353	003338 003354	003339 003355	003340 003356	003341 003357	003342 003358	003343 003359
00D2	003360	003361	003362	003363	003364	003365	003366	003367	003368	003369	003370	003371	003372	003373	003374	003335
00D3	003376	003377	003378	003379	003380	003381	003382	003383	003384	003385	003386	003387	003388	003389	003390	003391
00D4 00D5	003392 003408	003393 003409	003394 003410	003395 003411	003396 003412	003397 003413	003398 003414	003399	003400	003401	003402	003403	003404	003405	003406	003407
00D6	003424	003425	003416	003477	003412	003413	003414	003415 003431	003416 003432	003417 003433	003418 003434	003419 003435	003420 003436	003421 003437	003422 003438	003423 003439
00D7	003440	903441	003442	003443	003444	003445	003446	003447	003448	003449	003450	003451	003452	003453	003454	003455
8Q00	003456	003457	003458	003459	003460	003461	003462	003463	003464	003465	003466	003467	003468	003469	003470	003471
00D9 00DA	003472 003488	003473 003489	003474 003490	003475 003491	003476 003492	003477 003493	003478 003494	003479 003495	003480 003496	003481	003482	003483	003484	003485	003486	003487
00DB	003504	003505	003506	003507	003492	003493	003494	003495	003496	003497 003513	003498 003514	003499 003515	003500 003516	003501 003517	003502 003518	003503 003519
00DC	003520	003521	003522	003523	003524	003525	003526	003527	003528	003513	003530	003531	003510	003533	003518	003519
0000	003536	003537	003538	003539	003540	003541	003542	003543	003544	003545	003546	003547	003548	003549	003550	003551
00DE 00DF	003552 003568	003553 003569	003554 003570	003555 003571	003556 003572	003557 003573	003558 003574	003559 003575	003560 003576	003561 003577	003562	003563	003564 003580	003565	003566	003567
••••	000000	000000	003570	503371	003372	003373	003574	003575	003576	003577	003578	003579	003580	003581	003582	003583
	0	1	2	3	4 .	5	6	7	8	9	A	В	С	D	E	F
0050																
00E0 00E1	003584 003600	003585 003601	003586 003602	003587 003603	003588 003604	003589 003605	003590 003606	003591	003592	003593	003594	003595	003596	003597	003598	003599
00E2	003616	003617	003618	003619	003620	003621	003622	003607 003623	003608 003624	003609 003625	003610 003626	003611 003627	003612 003628	003613 003629	003614 003630	003615 003631
00E3	003632	003633	003634	003635	003636	003637	003638	003639	003640	003641	003642	003643	003644	003629	003646	003631
00E4	003648	003649	003650	003651	003652	003653	003654	003655	003656	003657	003658	003659	003660	003661	003662	003663
00E5 00E6	003664 003680	003665 003681	003666 003682	003667	003668	003669	003670	003671	003672	003673	003674	003675	003676	003677	003678	003679
00E7	003696	003697	003698	003683 003699	003684 003700	003685 003701	003686 003702	003687 003703	003688 003704	003689 003705	003690 003706	003691 003707	003692 003708	003693	003694	003695
00E8	003712	003713	003714	003715	003716	003717	003702	003703	003704	003705	003706	003707	003708	003709 003725	003710 003726	003711 003727
00E9	003728	003729	003730	003731	003732	003733	003734	003735	003736	003737	003738	003723	003740	003723	003720	003727
00EA	003744	003745	003746	003747	003748	003749	003750	003751	003752	003753	003754	003755	003756	003757	003758	003759
OOEB	003760 003776	003761 003777	003762 003778	003763 003779	003764 003780	003765 003781	003766 003782	003767	003768	003769	003770	003771	003772	003773	003774	003775
00ED	003776	003777	003778	003779	003780	003781	003782	003783 003799	003784 003800	003785 003801	003786 003802	003787 003803	003788 003804	003789 003805	003790 003806	003791 003807
00EE	003808	003809	003810	003811	003730	003813	003730	003735	003816	003801	003818	003819	003804	003805	003806	003807
00EF	003824	003825	003826	003827	003828	003829	003830	003831	003832	003833	003834	003835	003836	003837	003838	003839

	0	1	2	3	4	5	6	7	8	9	A	В	С	Ð	E	F
00F0	003840	003841	003842	003843	003844	003845	003846	003847	003848	003849	003850	003851	003852	003853	003854	003855
00F1	003856	003857	003858	003859	003860	003861	003862	003863	003864	003865	003866	003867	003868 003884	003869	003870 003886	003871 003887
00F2	003872	003873	003874	003875 003891	003876 003892	003877 003893	003878 003894	003879 003895	003880 003896	003881 003897	003882 003898	003883	003900	003885 003901	003902	003903
00F3 00F4	003888 003904	003889 003905	003890	003907	003908	003999	003910	003911	003912	003913	003914	003915	003916	003917	003918	003919
00F5	003920	003921	003922	003923	003924	003925	003926	003927	003928	003929	003930	003931	003932	003933	003934	003935 003951
00F6	003936	003937	003938	003939	003940 003956	003941 003957	003942 003958	003943 003959	003944 003960	003945 003961	003946 003962	003947 003963	003948 003964	003949 003965	003950 003966	003967
00F7 00F8	003952 003968	003953 003969	003954 003970	003955 003971	003956	003957	003974	003975	003976	003977	003978	003979	003980	003981	003982	003983
00F9	003984	003985	003986	003987	003988	003989	003990	003991	003992	003993	003994	003995	003996	003997	003998	003999
OOF A	004000	004001	004002	004003	004004	004005	004006 004022	004007 004023	004008 004024	004009 004025	004010 004026	004011 004027	004012 004028	004013 004029	004014 004030	004015 004031
00FB 00FC	004016 004032	004017 004033	004018 004034	004019 004035	004020 004036	004021 004037	004022	004023	004024	004023	004042	004043	004044	004045	004046	004047
00FD	004048	004049	004050	004051	004052	004053	004054	004055	004056	004057	004058	004059	004060	004061	004062	004063
00FE	004064	004065	004066	004067	004068	004069	004070 004086	004071 004087	004072 004088	004073 004089	004074 004090	004075 004091	004076 004092	004077 004093	004078 004094	004079 004095
00FF	004080	004081	004082	004083	004084	004085	004086	004087	004066	004065	004030	001031	004002	001000	007001	
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
	U	'	2		-											004111
0100	004096	004097	004098	004099	004100 004116	004101 004117	004102 004118	004103 004119	004104 004120	004105 004121	004106 004122	004107 004123	004108 004124	004109 004125	004110 004126	004111
0101 0102	004112 004128	004113 004129	004114 004130	004115 004131	004118	004117	004110	004115	004136	004137	004138	004139	004140	004141	004142	004143
0102	004144	004145	004146	004147	004148	004149	004150	004151	004152	004153	004154	004155	004156	004157	004158	004159
0104	004160	004161	004162	004163	004164	004165	004166 004182	004167 004183	004168 004184	004169 004185	004170 004186	004171 004187	004172 004188	004173 004189	004174 004190	004175 004191
0105 0106	004176 004192	004177 004193	004178 004194	004179 004195	004180 004196	004181 004197	004182	004199	004104	004201	004202	004203	004204	004205	004206	004207
0100	004192	004109	004210	004211	004212	004213	004214	004215	004216	004217	004218	004219	004220	004221	004222	004223
0108	004224	004225	004226	004227	004228	004229	004230	004231 004247	004232 004248	004233 004249	004234 004250	004235 004251	004236q 004252	004237 004253	004238 004254	004239 004255
0109 010A	004240 004256	004241 004257	004242 004258	004243 004259	004244 004260	004245 004261	004246 004262	004247	004246	004245	004266	004267	004268	004269	004270	004271
010A	004272	004273	004274	004275	004276	004277	004278	004279	004280	004281	004282	004283	004284	004285	004286	004287
010C	004288	004289	004290	004291	004292	004293	004294	004295	004296 004312	004297 004313	004298 004314	004299 004315	004300 004316	004301 004317	004302 004318	004303 004319
010D	004304	004305 004321	004306 004322	004307 004323	004308 004324	004309 004325	004310 004326	004311 004327	004312	004313	004314	004315	004332	004333	004334	004335
010E 010F	004320 004336	004321	004338	004339	004340	004341	004342	004343	004344	004345	004346	004347	004348	004349	004350	004351
															_	_
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0110	004352	004353	004354	004355	004356	004357	004358	004359	004360	004361	004362	004363	004364	004365	004366	004367
0111	004368	004369	004370	004371	004372	004373	004374	004375	004376 004392	004377 004393	004378 004394	004379 004395	004380 004396	004381 004397	004382 004398	004383 004399
0112 0113	004384	004385 004401	004386 004402	004387 004403	004388 004404	004389 004405	004390 004406	004391 004407	004408	004409	004410	004333	004412	004413	004414	004415
0114	004416	004417	004418	004419	004420	004421	004422	004423	004424	004425	004426	004427	004428	004429	004430	004431
0115	004432	004433	004434	004435	004436	004437	004438	004439	004440	004441 004457	004442 004458	004443 004459	004444 004460	004445 004461	004446 004462	004447 004463
0116 0117	004448 004464	004449 004465	004450 004466	004451 004467	004452 004468	004453 004469	004454 004470	004455 004471	004456 004472	004457	004474	004475	004476	004477	004478	004479
0118	004480	004481	004482	004483	004484	004485	004486	004487	004488	004489	004490	004491	004492	004493	004494	004495
0119	004496	004497	004498	004499	004500	004501	004502	004503	004504	004505	004506 004522	004507 004523	004508 004524	004509 004525	004510 004526	004511 004527
011A 011B	004512 004528	004513 004529	004514 004530	004515 004531	004516 004532	004517 004533	004518 004534	004519 004535	004520 004536	004521 004537	004522	004523	004540	004541	004542	004543
011C	004544	004545	004546	004547	004548	004549	004550	004551	004552	004553	004554	004555	004556	004557	004558	004559
011D	004560	004561	004562	004563	004564	004565	004566	004567 004583	004568 004584	004569 004585	004570 004586	004571 004587	004572 004588	004573 004589	004574 004590	004575 004591
011E 011F	004576 004592	004577 004593	004578 004594	004579 004595	004580 004596	004581 004597	004582 004598	004583	004600	004601	004602	004603	004604	004605	004606	004607
0	001332	004000														
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0120	004608	004609	004610	004611	004612	004613	004614	004615	004616	004617	004618	004619	004620	004621	004622	004623
0120 0121	004608 004624	004625	004626	004627	004628	004629	004630	004631	004632	004633	004634	004635	004636	004637	004638	004639
0122	004640	004641	004642	004643	004644	004645	004646	004647	004648	004649	004650	004651 004667	004652 004668	004653 004669	004654 004670	004655 004671
0123	004656 004672	004657 004673	004658 004674	004659 004675	004660 004676	004661	004662	004663 004679	004664 004680	004665 004681	004666 004682	004683	004684	004685	004686	004687
0124 0125	004688	004689	004690	004691	004692	004693	004694	004695	004696	004697	004698	004699	004700	004701	004702	004703
0126	004704	004706	004706	004707	004708	004709	004710	004711	004712	004713 004729	004714 004730	004715 004731	004716 004732	004717 004733	004718 004734	004719 004735
0127 0128	004720 004736	004721 004737	004722 004738	004723 004739	004724 004740	004725 004741	004726 004742	004727 004743	004728 004744	004729	004730	004731	004732	004749	004750	004751
0129	004752	004753	004754	004755	004756	004757	004758	004759	004760	004761	004762	004763	004764	004765	004766	004767
012A	004768	004769	004770	004771	004772	004773 004789	004774	004775 004791	004776 004792	004777 004793	004778 004794	004779 004795	004780 004796	004781 004797	004782 004798	004783 004799
012B 012C	004784 004800	004785 004801	004786 004802	004787 004803	004788	004805	004790	004791	004792	004809	004810	004811	004812	004813	004814	004815
0120		004817	004818	004819	004820	004821	004822	004823	004824	004825	004826	004827	004828	004829	004830	004831
012E	004832	004833	004834	004835	004836	004837	004838	004839 004855	0048#0 004856	004841 004857	004842 004858	004843 004859	004844 004860	004845 004861	004846 004862	004847 004863
012F	004848	004849	004850	004851	004852	004853	004854	004655	004830	004037	00-030	004000	00.000			
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Ε	F
										004873	004874	004875	004876	004877	004878	004879
0130	004864 004880	004865 004881	004866 004882	004867 004883	004868 004884	004869 004885	004870 004886	004871 004887	004872 004888	004873	004874	004875	004876	004893	004894	004895
0131 0132	004880	004897	004898	004899	004900	004901	004902	004903	004904	004905	004906	004907	004908	004909	004910	004911
0133	004912	004913	004914	004915	004916	004917	004918	004919	004920	004921 004937	004922 004938	004923 004939	004924 004940	004925 004941	004926 004942	004927 004943
0134 0135	004928 004944	004929 004945	004930 004946	004931 004947	004932 004948	004933 004949	004934 004950	004935 004951	004936 004952	004937	004938	004939	004940	004957	004958	004959
0136			004948	004963	004964	004965	004966	004967	004968	004969	004970	004971	004972	004973	004974	004975
0137	004976	004977	004978	004979	004980	004981	004982	004983	004984	004985	004986 005002	004987 005003	004988 005004	004989 005005	004990 005006	004991 005007
0138 0139	004992 005008	004993 005009	004994 005010	004995 005011	004996 005012	004997 005013	004998 005014	004999 005015	005000 005016	005001 005017	005002	005019	005020	005021	005022	005023
0139 013A		005025	005026	005027	005028	005029	005030	005031	005032	005033	005034	005035	005036	005037	005038	005039
013B	005040	005041	005042	005043	005044	005045	005046	005047	005048 005064	005049	005050 005066	005051 005067	005052 005068	005053 005069	005054 005070	005055 005071
013C			005058 005074	005059 005075	005060 005076	005061 005077	005062 005078	005063 005079	005064	005065 005081	005082	005087	005084	005085	005086	005087
013E			005090	005091	005092	005093	005094	005095	005096	005097	005098	005099	005100	005101	005102	005103
013F			005106	005107	005108	005109	005110	005111	005112	005113	005114	005115	005116	005117	005118	005119

	0	1	2	3	4	5	6	7	8	9	А	В	С	D	-	
014	0 005120	005121	005122	005123	005124	005125	005.10								Ε	F
014	1 005136	005137			005124											
014				005155	005156		005 158	005159	9 005160	005161						
014: 014				005171 005187	005172 005188										1 005182	005183
014	005200	005201	005202	005203	005204	005205										
0146			005218 005234	005219	005220		005222			005225	005226	00522	7 005228	3 005229		
0148				005235 005251	005236 005252		005238 005254	005239 005255								
0149			005266	005267	005268	005269	005270	005271								
014A			005282 005298	005283 005299	005284 005300		005286 005302						005292	2 005293	005294	005295
0140	005312	005313		005315	005316		005302	005303								
014E			005330	005331	005332	005333	005334	005335	005336	005337	005338	005339				
014F		005345 005361	. 005346 005362	005347 005363	005348 005364	005349 005365	005350 005366	005351 005367		005353 005369						
						000000	000000	003307	003300	005309	005370	00537	005372	2 005373	3 005374	005375
	0	1	2	3	4	5	6	7	8	9	Α	В	С		_	
0150	005376												C	D	E	F
0150 0151		005377 005393	005378 005394	005379 005395	005380 005396	005381 005397	005382 005398	005383 005399		005385 005401						
0152	005408	005409	005410	005411	005412	005413	005414	005415		005407						005407 005423
0153 0154		005425 005441	005426 005442	00 <b>542</b> 7 005443	005428 005444	005429	005430	005431		005433		005435	005436	005437	005438	005439
0155		005457	005458	005459	005444	005445 005461	005446 005462	005447 005463	005448 005464	005449 005465						005455 005471
0156 0157	005472 005488	005473	005474	005475	005476	005477	005478	005479	005480	005481	005482	005483	005484			005487
0158		005489 005505	005490 005506	005491 005507	005492 005508	005493 005509	005494 005510	005495 005511	005496 005512	005497 005513	005498 005514	005499				005503
0159	005520	005521	005522	005523	005524	005525	005526	005527	005528	005529	005530	005515 005531				005519 005535
015A 015B		005537 005553	005538	005539	005540	005541	005542	005543		005545	005546	005547	005548	005549	005550	005551
0150		005569	005554 005570	005555 005571	005556 005572	005557 005573	005558 005574	005559 005575	005560 005576	005561 005577	005562 005578	005563 005579	005564 005580		005566	005567
0150		005585	005586	005587	005588	005589	005590	005591	005592	005593	005594	005595	005596		005582 005598	005583 005599
015E 015F		005601 005617	005602 005618	005603 005619	005604 005620	005605 005621	005606 005622	005607	005608	005609	005610	005611	005612			005615
0.0.	000010	005017	003010	000013	003020	003021	005022	005623	005624	005625	005626	005627	005628	005629	005630	005631
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	-
0160	005632	005633									^		C	U	E	F
0161	005648	005649	005634 005650	005635 005651	005636 005652	005637 q 005653	005638 005654	005639 005655	005640 005656	005641 005657	005642	005643	005644	005645	005646q	
0162	005664	005665	005666	005667	005668	005669	005670	005671	005672	005673	005658 005674	005659 005675	005660 005676	005661 005677	005662 005678	005663 005679
0163 0164	005680 005696	005681 005697	005682 005698	005683 005699	005684 005700	005685 005701	005686	005687	005688	005689	005690	005691	005692	005693	005694	005695
0165	005712	005713	005714	005035	005716	005701	005702 005718	005703 005719	005704 005720	005705 005721	005706 005722	005707 005723	005708 005724	005709 005725	005710	005711
0166 0167	005728	005729	005730	005731	005732	005733	005734	005735	005736	005737	005738	005723	005724	005725	005726 005742	005727 005743
0167	005744 005760	005745 005761	005746 005762	005747 005763	005748 005764	005749 005765	005750	005751	005752	005753	005754	005755	005756	005757	005758	005759
0169	005776	005777	005778	005779	005780	005781	005766 005782	005767 005783	005768 005784	005769 005785	005770 005786	005771 005787	005772 005788	005773 005789	005774 005790	005775
016A 016B	005792 005808	005793 005809	005794	005795	005796	005797	005798	005799	005800	005801	005802	005803	005804	005805	005806	005791 005807
016C	005824	005825	005810 005826	005811 005827	005812 005828	005813 005829	005814 005830	005815 005831	005816 005832	005817 005833	005818 005834	005819	005820	005821	005822	005823
016D	005840	005841	005842	005843	005844	005845	005846	005847	005848	005849	005850	005835 005851	005836 005852	005837 005853	005838 005854	005839 005855
016E 016F	005856 005872	005857 005873	005858 005874	005859 005875	005860 005876	005861 005877	005862 005878	005863 005879	005864	005865	005866	005867	005868	005869	005870	005871
				003073	003070	005077	003878	005679	005880	005881	005882	005883	005884	005885	005886	005887
	0	1	2	3	4	5	6	7	8	9			_	_	_	
0170	005888	005889									Α	В	С	D	E	F
0171	005904	005905	005890 005906	005891 005907	005892 005908	005893 005909	005894 005910	005895 005911	005896 005912	005897 005913	005898 005914	005899 005915	005900	005901	005902	005903
0172	005920	005921	005922	005923	005924	005925	005926	005927	005928	005929	005914	005975	005916 005932	005917 005933	005918 005934	005919 005935
0173 0174	005936 005952	005937 005953	005938 005954	005939 005955	005940 005956	005941 005957	005942 005958	005943	005944	005945	005946	005947	005948	005949	005950	005951
0175	005968	005969	005970	005971	005972	005937	005956	005959 005975	005960 005976	005961 005977	005962 005978	005963 005979	005964 005980	005965 005981	005966 005982	005967
0176 0177	005984 006000	005985	005986	005987	005988	005989	005990	005991	005992	005993	005994	005995	005996	005997	005998	005983 005999
0178	006000	006001 006017	006002 006018	006003 006019	006004 006020	006005 006021	006006 006022	006007 006023	006008 006024	006009 006025	006010 006026	006011 006027	006012	006013	006014	006015
0179	006032	006033	006034	006035	006036	006037	006038	006039	006040	006025	006026	006027	006028 006044	006029 006045	006030 006046	006031 006047
017A 017B	006048 006064	006049 006065	006050 006066	006051 006067	006052 006068	006053	006054	006055	006056	006057	006058	006059	006060	006061	006062	006063
017C	006080	006081	006082	006083	006084	006069 006085	006070 006086	006071 006087	006072 006088	006073 006089	006074 006090	006075 006091	006076 006092	006077 006093	006078 006094	006079
017D	006096	006097	006098	006099	006100	006101	006102	006103	006104	006105	006106	006107	006108	006109	006110	006095 006111
017E 017F	006112 006128	006113 006129	006114 006130	006115 006131	006116 006132	006117 006133	006118 006134	006119 006135	006120 006136	006121 006137	006122	006123	006124	006125	006126	006127
						*******	000.01	000133	000130	000137	006138	006139	006140	006141	006142	006143
	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0180	006144	006145	006146	006147	006148	006149	006150	006151	006153	006153	000154					
0181	006160	006161	006162	006163	006164	006165	006166	006167	006152 006168	006153 006169	006154 006170	006155 006171	006156 006172	006157 006173	006158 006174	006159 006175
0182 0183	006176 006192	006177 006193	006178 006194	006179	006180	006181	006182	006183	006184	006185	006186	006187	006188	006173	006174	006175
0184	006192	006193	006210	006195 006211	006196 006212	006197 006213	006198 006214	006199 006215	006200 006216	006201 006217	006202 006218	006203 006219	006204	006205	006206	006207
0185	006224	006225	006226	006227	006228	006229	006230	006231	006232	006217	006218	006219	006220 006236	006221 006237	006222 006238	006223 006239
0186 0187	006240 006256	006241 006257	006242 006258	006243 006259	006244 006260	006245 006261	006246	006247 006263	006248	006249	006250	006251	006252	006253	006254	006255
0188	006272	006273	006274	006275	006276	006267	006262 006278	006263	006264 006280	006265 006281	006266 006282	006267 006283	006268 006284	006269 006285	006270 006286	006271
0189 018A	006288 006304	006289 006305	006290	006291	006292	006293	006294	006295	006296	006297	006298	006299	006300	006301	006302	006287 006303
018B	006304	006305	006306 006322	006307 006323	006308 006324	006309 006325	006310 006326	006311 006327	006312 006328	006313 006329	006314	006315	006316	006317	006318	006319
018C	006336	006337	006338	006339	006340	006341	006342	006343	006344	006329	006330 006346	006331 006347	006332 006348	006333 006349	006334 006350	006335 006351
018D 018E	006352 006368	006353 006369	006354 006370	006355 006371	006356 006372	006357 006373	006358 006374	006359 006375	006360	006361	006362	006363	006364	006365	006366	006367
018F	006384	006385	006386	006387	006388	006389	006390	006375	006376 006392	006377 006393	006378 006394	006379 006395	006380 006396	006381 006397	006382 006398	006383 006399


	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F
0190	006400	006401	006402	006403	006404	006405	006406	006407	006408	006409	006410	006411	006412	006413	006414	006415
0191 0192	006416 006432	006417 006433	006418 006434	006419 006435	006420	006421	006422	006423	006424	006425	006426	006427	006428	006429	006430	006431
0193	006448	006449	006450	006451	006452	006437	006438 006454	006439 006455	006440 006456	006441 006457	006442 006458	006443 006459	006444 006460	006445 006461	006446 006462	006447 006463
0194	006464	006465	006466	006467	006468	006469	006470	006471	006472	006473	006474	006475	006476	006477	006478	006479
0195 0196	006480 006496	006481 006497	006482 006498	006483 006499	006484 006500	006485 006501	006486 006502	006487 006503	006488 006504	006489 006505	006490	006491	006492	006493	006494	006495
0197	006512	006513	006514	006515	006516	006517	006502	006519	006504	006521	006506 006522	006507 006523	006508 006524	006509 006525	006510 006526	006511
0198	006528	006529	006530	006531	006532	006533	006534	006535	006536	006537	006538	006539	006540	006541	006542	006543
0199 019A	006544 006560	006545 006561	006546 006562	006547 006563	006548 006564	006549 006565	006550 006566	006551 006567	006552 006568	006553 006569	006554	006555	006556	006557	006558	006559
019B	006576	006577	006578	006579	006580	006581	006582	006583	006584	006585	006570 006586	006571 006587	006572 006588	006573 006589	006574 006590	006575 006591
019C	006592	006593	006594	006595	006596	006597	006598	006599	006600	006601	006602	006603	006604	006605	006606	006607
019D 019E	006608 006624	006609 006625	006610 006626	006611 006627	006612 006628	006613 006629	006614 006630	006615 006631	006616 006632	006617 006633	006618 006634	006619 006635	006620	006621	006622	006623
019F	006640	006641	006642	006643	006644	006645	006646	006647	006648	006649	006650	006651	006636 006652	006637 006653	006638 006654	006639 006655
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
01A0	006656	006657	006658	006659	006660	006661	006662	006663	000004	000005	200000					
01A1	006672	006673	006674	006675	006676	006677	006678	006679	006664 006680	006665 006681	006666 006682	006667 006683	006668 006684	006669 006685	006670 006686	006671 006687
01A2	006688	006689	006690	006691	006692	006693	006694	006695	006696	006697	006698	006699	006700	006701	006702	006703
01A3 01A4	006704 006720	006705 006721	006706 006722	006707 006723	006708 006724	006709 006725	006710	006711	006712	006713	006714	006715	006716	006717	006718	006719
01A5	006736	006737	006722	006723	006724	006725	006726 006742	006727 006743	006728 006744	006729 006745	006730 006746	006731 006747	006732 006748	006733 006749	006734 006750	006735 006751
01A6	006752	006753	006754	006755	006756	006757	006758	006759	006760	006761	006762	006763	006764	006765	006766	006767
01A7 01A8	006768 006784	006769 006785	006770 006786	006771	006772	006773	006774	006775	006776	006777	006778	006779	006780	006781	006782	006783
01A9	006800	006801	006802	006787 006803	006788 006804	006789 006805	006790 006806	006791 006807	006792 006808	006793 006809	006794 006810	006795 006811	006796 006812	006797 006813	006798 006814	006799 006815
01AA	006816	006817	006818	006819	006820	006821	006822	006823	006824	006825	006826	006827	006828	006829	006830	006831
01AB	006832	006833	006834	006835	006836	006837	006838	006839	006840	006841	006842	006843	006844	006845	006846	006847
01AC 01AD	006848 006864	006849 006865	006850 006866	006851 006867	006852 006868	006853 006869	006854 006870	006855 006871	006856	006857	006858	006859	006860	006861	006862	006863
01AE	006880	006881	006882	006883	006884	006885	006886	006887	006872 006888	006873 006889	006874 006890	006875 006891	006876 006892	006877 006893	006878 006894	006879 006895
01AF	006896	006897	006898	006899	006900	006901	006902	006903	006904	006905	006906	006907	006908	006909	006910	006911
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0180	006912	006913	006914	006915	006916	006917										
01B1	006928	006929	006930	006931	006932	006933	006918 006934	006919 006935	006920 006936	006921 006937	006922 006938	006923 006939	006924 006940	006925 006941	006926 006942	006927 006943
01B2	006944	006945	006946	006947	006948	006949	006950	006951	006952	006953	006954	006955	006956	006957	006958	006959
01B3 01B4	006960 006976	006961 006977	006962 006978	006963 006979	006964 006980	006965 006981	006966 006982	006967	006968	006969	006970	006971	006972	006973	006974	006975
0185	006992	006993	006994	006995	006996	006997	006982	006983 006999	006984 007000	006985 007001	006986 007002	006987 007003	006988 007004	006989 007005	006990 007006	006991 007007
0186	007008	007009	007010	007011	007012	007013	007014	007015	007016	007017	007018	007019	007020	007021	007022	007023
0187 0188	007024 007040	007025 007041	007026 007042	007027 007043	007028 007044	007029 007045	007030 007046	007031 007047	007032	007033	007034	007035	007036	007037	007038	007039
0189	007056	007057	007058	007059	007060	007043	007062	007063	007048 007064	007049 007065	007050 007066	007051 007067	007052 007068	007053 007069	007054 007070	007055 007071
01BA	007072	007073	007074	007075	007076	007077	007078	007079	007080	007081	007082	007083	007084	007085	007086	007087
01BB 01BC	007088 007104	007089 007105	007090 007106	007091 007107	007092 007108	007093 007109	007094 007110	007095 007111	007096 007112	007097 007113	007098 007114	007099	007100	007101	007102	007103
01BD	007120	007121	007 122	007123	007124	007125	007176	007111	007112	007113	007114	007115 007131	007116 007132	007117 007133	007118 007134	007119 007135
01BE	007136	007137	007138	007139	007140	007141	007142	007143	007144	007145	007146	007147	007148	007149	007150	007151
01BF	007152	007153	007154	007155	007156	007157	007 158	007 159	007160	007161	007162	007163	007164	007165	007166	007167
	0	1	2	3	4	5	6	7	8	9	_	_	_	_	_	
											Α	В	С	D	E	F
01C0 01C1	007168 007184	007169 007185	007170 007186	007171 007187	007172 007188	007173 007189	007174 007190	007175 007191	007176 007192	007177	007178	007179	007180	007181	007182	007183
01C2	007200	007201	007202	007203	007204	007205	007190	007191	007192	007193 007209	007194 007210	007195 007211	007196 007212	007197 007213	007198 007214	007199 007215
01C3	007216	007217	007218	007219	007220	007221	007222	007223	007224	007225	007226	007227	007228	007213	007214	007215
01C4 01C5	007232 007248	007233 007249	007234 007250	007235 007251	007236 007252	007237 007253	007238 007254	007239 007255	007240	007241	007242	007243	007244	007245	007246	007247
0106	007264	007265	007266	007267	007252	007269	007254	007255	007256 007272	007257 007273	007258 007274	007259 007275	007260 007276	007261 007277	007262 007278	007263 007279
01C7	007280	007281	007282	007283	007284	007285	007286	007287	007288	007289	007290	007291	007292	007293	007294	007275
01C8 01C9	007296 007312	007297 007313	007298 007314	007299 007315	007300 007316	007301 007317	007302 007318	007303 007319	007304 007320	007305	007306 007322	007307 007323	007308	007309	007310	007311
01CA	007312	007329	007330	007313	007332	007317	007318	007319	007320	007321 007337	007322	007323	007324 007340	007325 007341	007326	007327
01CB	007344	007345	007346	007347	007348	007349	007350	007351	007352	007353	007354	007355	007356	007357	007342 007358	007343 007359
01CC 01CD	007360 007376	007361 007377	007362 007378	007363 007379	007364 007380	007365	007366	007367	007368	007369	007370	007371	007372	007373	007374	007375
01CE	007370	007393	007378	007379	007396	007381 007397	007382 007398	007383 007399	007384 007400	007385 007401	007386 007402	007387 007403	007388 007404	007389 007405	007390 007406	007391 007407
01CF	007408	007409	007410	007411	007412	007413	007414	007415	007416	007417	007418	007419	007420	007421	007422	007423
	0	1	2	3	4	5	6	7	8	0	•				_	_
0100	007424									9	Α	В	С	D	E	F
01D0 01D1	007424	007425 007441	007426 007442	007427 007443	007428 007444	007429 007445	007430 007446	007431 007447	007432 007448	007433 007449	007434 007450	007435 007451	007436 007452	007437	007438	007439
01D2	007456	007457	007458	007459	007460	007445	007446	007447	007464	007449	007466	007451	007468	007453 007469	007454 007470	007455 007471
01D3	007472	007473	007474	007475	007476	007477	007478	007479	007480	007481	007482	007483	007484	007485	007486	007487
01D4 01D5	007488 007504	007489 007505	007490 007506	007491 007507	007492 007508	007493 007509	007494 007510	007495 007511	007496 007512	007497 007513	007498 007514	007499 007515	007500 007516	007501 007517	007502	007503
01D6	007520	007521	007522	007523	007524	007525	007516	007527	007512	007513	007514	007531	007516	007517	007518 007534	007519 007535
01D7 01D8	007536	007537	007538	007539	007540	007541	007542	007543	007544	007545	007546	007547	007548	007549	007550	007551
0108	007552 007568	007553 007569	007554 007570	007555 007571	007556 007572	007557 007573	007558 007574	007559 007575	007560 007576	007561 007577	007562 007578	007563 007579	007564 007580	007565 007581	007566	007567
01DA	007584	007585	007586	007587	007588	007589	007590	007591	007592	007577	007594	007595	007596	007581	007582 007598	007583 007599
01DB 01DC	007600 007616	007601 007617	007602	007603	007604	007605	007606	007607	007608	007609	007610	007611	007612	007613	007614	007615
0100	007632	007633	007618 007634	007619 007635	007620 007636	007621 007637	007622 007638	007623 007639	007624 007640	007625 007641	007626 007642	007627 007643	007628 007644	007629 007645	007630 007646	007631 007647
01DE	007648	007649	007650	007651	007652	007653	007654	007655	007656	007657	007658	007659	007660	007661	007662	007663
01DF	007664	007665	007666	007667	007668	007669	007670	007671	007672	007673	007674	007675	007676	007677	007678	007679

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
01E0	007680	007681	007682	007683	007684	007685	007686	007687	007688	007689	007690	007691	007692	007693	007694	007695
01E1	007696	007697	007698	007699	007700	007701	007702	007703	007704	007705	007706	007707	007708	007709	007710	007711
01E2	007712	007713	007714	007715	007716	007717	007718	007719	007720	007721	007722	007723	007724	007725	007726	007727
01E3	007728	007729	007730	007731	007732	007733	007734	007735	007736	007737	007738	007739	007740	007741	007742	007743
01E4	007744	007745	007746	007747	007748	007749	007750	007751	007752	007753	007754	007755	007756	007757	007758	007759
01E5	007760	007761	007762	007763	007764	007765	007766	007767	007768	007769	007770	007771	007772	007773	007774	007775
01E6	007776	007777	007778	007779	007780	007781	007782	007783	007784	007785	007786	007787	007788	007789	007790	007791
01E7	007792	007793	007794	007795	007796	007797	007798	007799	007800	007801	007802	007803	007804	007805	007806	007807
01E8	007808	007809	007810	007811	007812	007813	007814	007815	007816	007817	007818	007819	007820	007821	007822	007823
01E9	007824	007825	007826	007827	007828	007829	007830	007831	007832	007833	007834	007835	007836	007837	007838	007839
01EA	007840	007841	007842	007843	007844	007845	007846	007847	007848	007849	007850	007851	007852	007853	007854	007855
OIEB	007856	007857	007858	007859	007860	007861	007862	007863	007864	007865	007866	007867	007868	007869	007870	097871
01EC	007872	007873	007874	007875	007876	007877	007878	007879	007880	007881	007882	007883	007884	007885	007886	007887
OIED	007888	007889	007890	007891	007892	007893	007894	007895	007896	007897	007898	007899	007900	007901	007902	007903
OIEE	007904	007905	007906	007907	007908	007909	007910	007911	007912	007913	007914	007915	007916	007917	007918	007919
OIEF	007920	007921	007922	007923	007924	007925	007926	007927	007928	007929	007930	007931	007932	007933	007934	007935
•																
	_							7	8	9		В	С	D	E	F
	0	1	2	3	4	5	6	,	•	9	Α	ь	C	U	-	r
01F0	007936	007937	007938	007939	007940	007941	007942	007943	007944	007945	007946	007947	007948	007949	007950	007951
01F1	007952	007953	007954	007955	007956	007957	007958	007959	007960	007961	007962	007963	007964	007965	007966	007967
01F2	007968	007969	007970	007971	007972	007973	007974	007975	007976	007977	007978	007979	007980	007981	007982	007983
01F3	007984	007985	007986	007987	007988	007989	007990	007991	007992	007993	007994	007995	007996	007997	007998	007999
01F4	008000	008001	008002	008003	008004	008005	008006	008007	008008	008009	008010	008011	008012	008013	008014	008015
01F5	008016	008017	008018	008019	008020	008021	008022	008023	008024	008025	008026	008027	008028	008029	008030	008031
01F6	008032	008033	008034	008035	008036	008037	008038	008039	008040	008041	008042	008043	008044	008045	008046	008047
01F7	008048	008049	008050	008051	008052	008053	008054	008055	008056	008057	008058	008059	008060	008061	008062	008063
01F8	. 008064	008065	008066	008067	008068	008069	008070	008071	008072	008073	008074	008075	008076	008077	008078	008079
01F9	008080	008081	008082	008083	008084	008085	008086	008087	.008088	008089	008090	008091	008092	008093	008094	008095
01FA	008096	008097	008098	008099	008100	008101	008102	008103	008104	008105	008106	008107	008108	008109	008110	008111
01FB	008112	008113	008114	008115	008116	008117	008118	008119	008120	008121	008122	008123	008124	008125	008126	008127
01FC	008128	008129	008130	008131	008132	008133	008134	008135	008136	008137	008138	008139	008140	008141	008142	008143
01FD	008144	008145	008146	008147	008148	008149	008150	008151	008152	008153	008154	008155	008156	008157	008158	008159
OIFE	008160	008161	008162	008163	008164	008165	008166	008167	008168	008169	008170	008171	008172	008173	008174	008175
01FF	008176	008177	008178	008179	008180	008181	008182	008183	008184	008185	008186	008187	008188	008189	008190	008191

## APPENDIX B HEXADECIMAL CONVERSION TABLE

Converting to hexadecimal may be simplified by using the following table.

To convert  $(61275)_{10}$  to hexadecimal, using the table: the table entry closest to, but not greater than,  $(61275)_{10}$  is  $(61184)_{10}$ , which equals  $(EF00)_{16}$  from the table. Subtracting 61,184 from the original number  $(61275-61184)_{10}$  leaves a remainder of  $(91)_{10}$ , which equals  $(58)_{16}$ . Therefore,  $(61275)_{10}$  =  $(EF58)_{16}$ .



## APPENDIX C HEXADECIMAL ADDITIONS

In the following Hexadecimal Addition Table, all values represent the result of an addition of a hexadecimal character from the column across the top and the column down the left side. The result of the addition is found where the two characters to be added intersect within the table. All values above the slanted line represent the result of an addition with no carry generated; all those values below the slanted line represent the result of an addition with a carry of one generated into the next character position of the hexadecimal result.

	HEXADECIMAL ADDITION TABLE														
0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F	0
2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F/	0	1
3	4	5	6	7	8	9	Α	В	С	D	Е	F/	0	1	2
4	5	6	7	8	9	Α	В	С	D	Е	F)	0	1	2	3
5	6	7	8	9	Α	В	С	D	Е	F/	0	1	2	3	4
6	7	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5
7	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6
8	9	Α	В	С	D	Е	F/	0	1	2	3	4	5	6	7
9	Α	В	С	D	Е	F)	\°	1	2	3	4	5	6	7	8
Α	В	С	D	Е	F/	0	1	2	3	4	5	6	7	8	9
В	С	D	Ε	F	0	1	2	3	4	5	6	7	8	9	Α
С	D	E	E\	0	1	2	3	4	5	6	7	8	9	Α	В
D	E	F	0	1	2	3	4	5	6	7	8	9	Α	В	С
E	F/	0	1	2	3	4	5	6	7	8	9	Α	В	С	D
F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е

```
0
                                     1.0
                       2
                                     0.5
                       4
                              2
                                     0.25
                                                                           APPENDIX D
                                     0.125
                                                             NUMERICAL INFORMATION
                      16
                              4
                                     0.062 5
                      32
                              5
                                     0.031 25
                      64
                                     0.015 625
                              6
                     128
                              7
                                     0.007 812 5
                     256
                              8
                                     0.003 906 25
                     512
                                     0.001 953 125
                    1 024
                                     0.000 976 562 5
                             10
                    2 048
                             11
                                     0 000 488 281 25
                                                                 TABLE OF POWERS OF TWO
                    4 096
                             12
                                     0.000 244 140 625
                   8 192
                                     0.000 122 070 312 5
                             13
                   16 384
                             14
                                     0.000 061 035 156 25
                  32 768
                             15
                                     0 000 030 517 578 125
                  65 536
                             16
                                     0.000 015 258 789 062 5
                 131 072
                                     0.000 007 629 394 531 25
                             17
                 262 144
                             18
                                     0.000 003 814 697 265 625
                 524 288
                             19
                                     0.000 001 907 348 632 812 5
                1 048 576
                             20
                                     0.000.000.953.674.316.406.25
                2 097 152
                                     0.000 000 476 837 158 203 125
                             21
                4 194 304
                             22
                                     0.000 000 238 418 579 101 562 5
                8 388 608
                             23
                                     0.000 000 119 209 289 550 781 25
               16 777 216
                             24
                                     0.000 000 059 604 644 775 390 625
              33 554 432
                                     0.000 000 029 802 322 387 695 312 5
                             25
              67 108 864
                             26
                                     0.000 000 014 901 161 193 847 656 25
             134 217 728
                             27
                                     0.000 000 007 450 580 596 923 828 125
             268 435 456
                             28
                                     0.000.000.003.725.290.298.461.914.062.5
             536 870 912
                             29
                                     0.000 000 001 862 645 149 230 957 031 25
            1 073 741 824
                             30
                                     0.000 000 000 931 322 574 615 478 515 625
                                     0.000 000 000 465 661 287 307 739 257 812 5
            2 147 483 648
                             31
            4 294 967 296
                             32
                                     0.000 000 000 232 830 643 653 869 628 906 25
           8 589 934 592
                             33
                                     0.000 000 000 116 415 321 826 934 814 453 125
                                     0.000 000 000 058 207 660 913 467 407 226 562 5
          17 179 869 184
                             34
          34 359 738 368
                             35
                                     0.000 000 000 029 103 830 456 733 703 613 281 25
          68 719 476 736
                             36
                                     0.000 000 000 014 551 915 228 366 851 806 640 625
         137 438 953 472
                             37
                                     0.000 000 000 007 275 957 614 183 425 903 320 312 5
         274 877 906 944
                                     0.000 000 000 003 637 978 807 091 712 951 660 156 25
                             38
         549 755 813 888
                             39
                                     0.000 000 000 001 818 989 403 545 856 475 830 078 125
        1 099 511 627 776
                             40
                                     0.000 000 000 000 909 494 701 772 928 237 915 039 062 5
        2 199 023 255 552
                                     0.000 000 000 000 454 747 350 886 464 118 957 519 531 25
                             41
        4 398 046 511 104
                             42
                                     0.000 000 000 000 227 373 675 443 232 059 478 759 765 625
                                     0.000 000 000 000 113 686 837 721 616 029 739 379 882 812 5
       8 796 093 022 208
                             43
       17 592 186 044 416
                             44
                                     0.000 000 000 000 056 843 418 860 808 014 869 689 941 406 25
      35 184 372 088 832
                             45
                                     0.000 000 000 000 028 421 709 430 404 007 434 844 970 703 125
      70 368 744 177 664
                                     0.000 000 000 000 014 210 854 715 202 003 717 422 485 351 562 5
                             46
     140 737 488 355 328
                             47
                                     0.000 000 000 000 007 105 427 357 601 001 858 711 242 675 781 25
     281 474 976 710 656
                             48
                                     0.000 000 000 000 003 552 713 678 800 500 929 355 621 337 890 625
     562 949 953 421 312
                             49
                                     0.000 000 000 000 001 776 356 839 400 250 464 677 810 668 945 312 5
    1 125 899 906 842 624
                             50
                                     0.000 000 000 000 000 888 178 419 700 125 232 338 905 334 472 656 25
   2 251 799 813 685 248
                                     0.000 000 000 000 000 444 089 209 850 062 616 169 452 667 236 328 125
                            51
    4 503 599 627 370 496
                             52
                                     0.000 000 000 000 000 222 044 604 925 031 308 084 726 333 618 164 062 5
   9 007 199 254 740 992
                                     0.000 000 000 000 000 111 022 302 462 515 654 042 363 166 809 082 031 25
                             53
   18 014 398 509 481 984
                                     0.000 000 000 000 000 055 511 151 231 257 827 021 181 583 404 541 015 625
                             54
  36 028 797 018 963 968
                             55
                                    0.000 000 000 000 000 027 755 575 615 628 913 510 590 791 702 270 507 812 5
  72 057 594 037 927 936
                             56
                                     0.000 000 000 000 000 013 877 787 807 814 456 755 295 395 851 135 253 906 25
 144 115 188 075 855 872
                             57
                                     0.000 000 000 000 000 006 938 893 903 907 228 377 647 697 925 567 626 953 125
 288 230 376 151 711 744
                                     0.000 000 000 000 000 003 469 446 951 953 614 188 823 848 962 783 813 476 562 5
 576 460 752 303 423 488
                             59
                                     0.000 000 000 000 000 001 734 723 475 976 807 094 411 924 481 391 906 738 281 25
1 152 921 504 606 846 976
                             60
                                     0.000 000 000 000 000 000 867 361 737 988 403 547 205 962 240 695 953 369 140 625
2 305 843 009 213 693 952
                             61
                                     0.000 000 000 000 000 000 433 680 868 994 201 773 602 981 120 347 976 684 570 312 5
4 611 686 018 427 387 904
                             62
                                     0.000 000 000 000 000 000 216 840 434 497 100 886 801 490 560 173 988 342 285 156 25
9 223 372 036 854 775 808
                                     0.000 000 000 000 000 000 108 420 217 248 550 443 400 745 380 086 994 171 142 578 125
```

2<sup>-n</sup>

2<sup>n</sup>

n

APPENDIX E
USASCII INTERCHANGE CODE SET WITH CARD PUNCH CODES

Row	Col	0	1	2	3	4	5	6	7
Bit Posi	tions 0		0	0	0	0	0	0	0
5	1—	—0 —0	0 0	0	0	1	1	1	1
6	2—	0	0	1 0	1 1	0 <b>0</b>	0 1	1 0	1
7	3-	0	1						
0000	0	NUL 12-0-9-8-1	DLE 12-11-9-8-1	SP No punch	0 0	@ 8-4	P 11-7	8-1	p 12-11-7
0001	1	SOH 12-9-1	DCI 11-9-1	! 12-8-7	1 1	A 12-1	Q 11-8	a 12-0-1	q 12-11-8
0010	2	STX 12-9-2	DC2 11-9-2	" 8-7	2 2	B 12-2	R 11-9	b 12-0-2	r 12-11-9
0011	3	ETX 12-9-3	DC3 11-9-3	# 8-3	3 3	C 12-3	S 0-2	.c 12-0-3	s 11-0-2
0100	4	EOT 9-7	DC4 9-8-4	\$ 11-8-3	4 4	D 12-4	T 0-3	d 12-0-4	t 11-0-3
0101	5	ENQ 0-9-8-5	NAK 9-8-5	% <b>0</b> -8-4	5 5	E 12-5	U 0-4	e 12-0-5	u 11-0-4
0110	6	ACK 0-9-8-6	SYN 9-2	& 12	6 6	F 12-6	V 0-5	f 12-0-6	v 11-0-5
0111	7	BEL 0-9-8-7	ETB 0-9-6	8-5	7 7	G 12-7	W 0-6	g 12-0-7	w 11-0-6
1000	8	BS 11-9-6	CAN 11-9-8	( 12-8-5	8 8	H 12-8	X 0-7	h 12-0-8	x 11-0-7
1001	9	HT 12-9-5	EM 11-9-8-1	) 11-8-5	9 9	l 12-9	Y 0-8	i 12-0-9	y 11-0-8
1010	Α	LF 0-9-5	SUB 9-8-7	11-8-4	: 8-2	J 11-1	Z 0-9	j 12-11-1	z 11-0-9
1011	В	VT 12-9-8-3	ESC 0-9-7	+ 12-8-6	; 11-8-6	K 11-2	{ 12-8-2	k 12-11-2	{ 12-0
1100	С	FF 12-9-8-4	FS 11-9-8-4	0-8-3	<b>&lt;</b> 12-8-4	L 11-3	\ 0-8-2	l 12-11-3	12-11
1101	D	CR 12-9-8-5	GS 11-9-8-5	11	= 8-6	M 11-4	] 11-8-2	m 12-11-4	} 11-0
1110	Ε	SO 12-9-8-6	RS 11-9-8-6	12-8-3	> 0-8-6	N 11-5	۸ 11-8-7	n 12-11-5	<b>11</b> -0-1
1111	F	SI 12-9-8-7	US 11-9-8-7	/ <b>0</b> -1	? 0-8-7	0 11-6	- 0-8-5	o 12-11-6	DEL 12-9-7

Some positions in the USASCII code chart may have a different graphic representation on various devices as:

USASCII	IBM 029
Į.	1
[	¢
]	!
٨	>

#### **Control Characters:**

NUL		Null	DC3	_	Device Control 3
SOH		Start of Heading (CC)	DC4		Device Control 4 (stop)
STX		Start of Text (CC)	NAK	_	Negative Acknowledge (CC)
ETX	_	End of Text (CC)	SYN		Synchronous Idle (CC)
EOT		End of Transmission (CC)	ETB		End of Transmission Block (CC)
ENQ	_	Enquiry (CC)	CAN	_	Cancel
ACK	_	Acknowledge (CC)	EM	_	End of Medium
BEL		Bell (audible or attention signal)	SS	_	Start of Special Sequence
BS	_	Backspace (FE)	ESC	_	Escape
HT		Horizontal Tabulation (punch card skip) (FE)	FS	_	File Separator (IS)
LF	_	Line Feed (FE)	GS	_	Group Separator (IS)
VT	_	Vertical Tabulation (FE)	RS	_	Record Separator (IS)
FF	_	Form Feed (FE)	US	_	Unit Separator (IS)
CR	_	Carriage Return (FE)	DEL	_	Delete
SO		Shift Out	SP	_	Space (normally nonprinting)
SI		Shift In	(CC)	-	Communication Control
DLE		Data Link Escape (CC)	(FE)	_	Format Effector
DC1		Device Control 1	(IS)	_	Information Separator
DC2		Device Control 2	, .,		Sopurator

# APPENDIX F SYSTEMS 86 COMPUTER INSTRUCTION SET

Mnemonic	Page No.	Op Code	Timing (No. of Cycles)	Instruction
ABM	5-107	A008	3	Add Bit in Memory
*ABR	5-108	2000	1	Add Bit in Register
ADFD	5-75	E008	5 to 8	Add Floating-Point Doubleword
ADFW	5-74	E008	4 to 6	Add Floating-Point Word
ADI	5-51	C801	1	Add Immediate
ADMB	5-41	B808	2	Add Memory Byte
ADMD	5-44	B800	3	Add Memory Doubleword
ADMH	5-42	B800	2	Add Memory Halfword
ADMW	5-43	B800	2	Add Memory Word
*ADR	5-45	3800	1	Add Register to Register
*ADRM	5-46	3808	1	Add Register to Register Masked
ΑI	5-178	FC03	1	Activate Interrupt
ANMB	5-84	8408	2	AND Memory Byte
ANMD	5-87	8400	3	AND Memory Doubleword
ANMH	5-85	8400	2	AND Memory Halfword
ANMW	5-86	8400	2	AND Memory Word
*ANR	5-88	0400	1	AND Register and Register
ARMB	5-47	E808	3	Add Register to Memory Byte
ARMD	5-50	E800	5	Add Register to Memory Doubleword
ARMH	5-48	E800	3	Add Register to Memory Halfword
ARMW	5-49	E800	3	Add Register to Memory Word
BCF	5-126	F000	1	Branch Condition False
BCT <sup>-</sup>	5-127	EC00	1	Branch Condition True
BFT	5-128	F000	1	Branch Function True
BIB	5-131	F400	1 or 2	Branch After Incrementing Byte
BID	5-134	F460	1 or 2	Branch After Incrementing Doubleword
BIH	5-132	F420	1 or 2	Branch After Incrementing Halfword
BIW	5-133	F440	1 or 2	Branch After Incrementing Word
BL	5-130	F880	1	Branch and Link
BRI	5-135	F900	2	Branch and Reset Interrupt
BU	5-124	EC00	1	Branch Unconditionally
*CALM	5-173	3000	1	Call Monitor
CAMB	5-113	9008	2	Compare Arithmetic with Memory Byte
CAMD	5-116	9000	3	Compare Arithmetic with Memory Doubleword
CAMH	5-114	9000	2	Compare Arithmetic with Memory Halfword
CAMW	5-115	9000	2	Compare Arithmetic with Memory Word
*CAR	5-117	1000	1	Compare Arithmetic with Register
CD	5-181	FC06	1	Command Device
CI	5-118	C805	1	Compare Immediate
CMMB	5-119	9408	2	Compare Masked with Memory Byte
CMMD	5-122	9400	3	Compare Masked with Memory Doubleword

<sup>\*</sup>Indicates Halfword Instruction.

Mnemonic	Page No.	Op Code	Time (No. of Cycles)	Instruction
СММН	5-120	9400	2	Compare Masked with Memory Halfword
CMMW	5-121	9400	2	Compare Masked with Memory Word
*CMR	5-123	1400	1	Compare Masked with Register
DAI	5-179	FC04	1	Deactivate Interrupt
DI	5-176	FC01	1	Disable Interrupt
DVFD	5-81	E400	33	Divide Floating-Point Doubleword
DVFW	5-80	E400	19	Divide Floating-Point Word
DVI	5-69	C804	18	Divide Immediate
DVMB	5-64	C408	18	Divide by Memory Byte
DVMH	5-66	C400	18	Divide by Memory Halfword
DVMW	5-67	C400	18	Divide by Memory Word
*DVR	5-68	4400	18	Divide Register by Register
El	5-175	FC00	1	Enable Interrupt
EOMB	5-95	8C08	2	Exclusive OR Memory Byte
EOMD	5-98	8C00	3	Exclusive OR Memory Doubleword
EOMH	5-96	8C00	2	Exclusive OR Memory Halfword
EOMW	5-97	8C00	2	Exclusive OR Memory Word
*EOR	5-99	0C00	1	Exclusive OR Register and Register
*EORM	5-100	0C08	1	Exclusive OR Register and
				Register Masked
*ES	5-70	0004	1	Extend Sign
EXM	5-169	A800	1	Execute Memory
EXR	5-167	C807	1	Execute Register
EXRR	5-168	C807	1	Execute Register Right
*HALT	5-170	0000	1.	Halt
LB	5-6	AC08	2	Load Byte
LD	5-9	AC00	3	Load Doubleword
LH	5-7	AC00	2	Load Halfword
LW	5-8	AC00	2	Load Word
*LCS	5-20	0003	1	Load Control Switches
LEA	5-19	D000	2	Load Effective Address
LF	5-21	CC00	9-R	Load File
Li	5-18	C800	1,	Load Immediate
LMB	5-10	B008	2	Load Masked Byte
LMD	5-13	B000	3	Load Masked Doubleword
LMH	5-11	B000	2	Load Masked Halfword
LMW	5-12	B000	2	Load Masked Word
LNB	5-14	B408	2	Load Negative Byte
LND	5-17	B400	3	Load Negative Doubleword
LNH	5-15	B400	2	Load Negative Halfword
LNW	5-16	B400	2	Load Negative Word
MPFD	5-79	E408	19	Multiply Floating-Point Doubleword
MPFW	5-78	E408	11	Multiply Floating-Point Word
MPI	5-63	C803	11	Multiply Immediate
MPMB	5-59	C008	11	Multiply by Memory Byte

<sup>\*</sup>Indicates Halfword Instruction.

Mnemonic	Page No.	Op Code	Timing (No. of Cycles)	Instruction
MPMH	5-60	C000	11	Multiply by Memory Halfword
MPMW	5-61	C000	11	Multiply by Memory Word
*MPR	5-62	4000	11	Multiply Register by Register
*NOP	5-172	0002	1	No Operation
*NOR	5-150	6000	**	Normalize
*NORD	5-151	6400	* *	Normalize Double
ORMB	5-89	8808	2	OR Memory Byte
ORMD	5-92	8800	3	OR Memory Doubleword
ORMH	5-90	8800	2	OR Memory Halfword
ORMW	5-91	8800	2	OR Memory Word
*ORR	5-93	0800	1	OR Register and Register
*ORRM	5-94	0808	1	OR Register and Register Masked
RI	5-177	FC02	1	Request Interrupt
*RND	5-71	0005	1	Round Register
SBM	5-103	9808	3	Set Bit in Memory
*SBR	5-104	1800	1	Set Bit in Register
*SCZ	5-152	6800	* *	Shift and Count Zeros
*SLA	5-154	6C40	**	Shift Left Arithmetic
*SLAD	5-158	7840	**	Shift Left Arithmetic Double
*SLC	5-157	7440	* *	Shift Left Circular
*SLL	5-156	7040	* *	Shift Left Logical
*SLLD	5-159	7C40	* *	Shift Left Logical Double
*SRA	5-160	6000	* *	Shift Right Arithmetic
*SRAD	5-163	7800	* *	Shift Right Arithmetic Double
*SRC	5-162	7400	* *	Shift Right Circular
*SRL	5-161	7000	**	Shift Right Logical
*SRLD	5-164	7C00	* *	Shift Right Logical Double
STB	5-23	D408	2	Store Byte
STD	5-26	D400	3	Store Doubleword
STH	5-24	D400	2	Store Halfword
STW	5-25	D400	2	Store Word
STF	5-31	DC00	9-R	Store File
STMB	5-27	D808	2	Store Masked Byte
STMD	5-30	D800	3	Store Masked Doubleword
STMH	5-28	D800	2	Store Masked Halfword
STMW	5-29	D800	2	Store Masked Word
SUFD	5-77	E000	5 to 8	Subtract Floating-Point Doubleword
SUFW	5-76	E000	4 to 6	Subtract Floating-Point Word
SUI	5-58	C802	1	Subtract Immediate
SUMB	5-52	BC08	2	Subtract Memory Byte
SUMD	5-55	BC00 BC00	3	Subtract Memory Doubleword
SUMH	5-53		2	Subtract Memory Halfword
SUMW *SUB	5-54	BC00 3C00	2	Subtract Memory Word
*SUR	5-56	3000	1	Subtract Register from Register

<sup>\*</sup>Indicates Halfword Instruction.

 $<sup>^{**}</sup>$ See Instruction Description in Section V.

Mnemonic	Page No.	Op Code	Timing (No. of Cycles)	Instruction
*SURM	5-57	3C08	1	Subtract Register from Register Masked
TBM	5-109	A408	2	Test Bit in Memory
*TBR	5-110	2400	1	Test Bit in Register
TD	5-182	FC05	2	Test Device
TPR	5-140	FB80	2	Transfer Protect Register to Register
*TRC	5-143	2C03	1	Transfer Register Complement
*TRCM	5-144	2C0B	1	Transfer Register Complement Masked
*TRN	5-141	2C04	1	Transfer Register Negative
*TRNM	5-142	2C0C	1	Transfer Register Negative Masked
TRP	5-139	FB00	2	Transfer Register to Protect Register
*TRR	5-137	2C00	2	Transfer Register to Register
*TRRM	5-138	2C08	1	Transfer Register to Register Masked
*TRSW	5-147	2800	1	Transfer Register to PSWR
*WAIT	5-171	0001	1	Wait
*XCR	5-145	2C05	1	Exchange Registers
*XCRM	5-146	2C0D	1	Exchange Registers Masked
ZBM	5-105	9C08	3	Zero Bit in Memory
*ZBR	5-106	1C00	1	Zero Bit in Register
ZMB	5-33	F808	2	Zero Memory Byte
ZMD	5-36	F800	3	Zero Memory Doubleword
ZMH	5-34	F800	2	Zero Memory Halfword
ZMW	5-35	F800	2	Zero Memory Word
*ZR	5-37	OC00	1	Zero Register

<sup>\*</sup>Indicates Halfword Instruction.