### **Publication Change Notice**

Part Number

39027-0

**Publication Date** 

Not Published

**Product** 

**SA600** 

Publication Type

Preliminary Service Date Manual

April, 1984

Errata #

1

Shugart Corporation 475 Oakmead Parkway Sunnyvale, CA 94086

(408) 733-0100 TWX: 910-339-9355 SHUGART SUVL



Attached is the SA600 Service and Information Package. This is being issued in lieu of the SA600 Preliminary Service Manual (P/N 39027-0) you requested. Demand for that manual has been minimal, and the product has been discontinued. Due to these factors, it would be futile to publish a formal document for this product.

Sufficient information has been included to cover your Should you find a question arising, due not hesitate to contact Shugart Technical Support for assistance. We regret any inconvenience that may have occured, and pledge to continue to support the SA600 product.

Shugart has chosen to replace the 600 series with our new 706 abd 712 half-height Winchester drives. Complete documentation of the 700 series is available by requesting the Shugart 700 Reference Manual (P/N 39402). We welcome your inquiries.

Thank you.

#### SA600 SERVICE & INFORMATION PACKAGE

SA600 MICRO DIAGNOSTICS

INCOMING TEST & INSPECTION

FUNCTIONAL SPECIFICATION

ILLUSTRATED PARTS

SCHEMATICS

#### Inter-Office Memo

Distribution

Product Management From Rigid Disk

To

Subject

SA 600 MICRO DIAGNOSTICS

May 31, 1983

Date

Two jumpers are present on the control PCB P/N 26149-X which can enable or disable some exercising and fault detecting features. These "control" jumpers determine the microcomputer response to certain out of specification conditions which may arise. These conditions, as detected by the microcomputer, can be referred to as "control faults" to distinguish them from the read/write faults detected by the drive. Action taken by the microcomputer when these control faults occur depends upon the condition of the control jumpers. One jumper is referred to as the "delay" jumper (El to E2) and the other jumper is called the "exercise" jumper (E3 to E4). These jumpers can represent four possible states:

- 1) Both jumpers not installed (normal state)
- 2) Only the delay jumper is installed
- 3) Only the exercise jumper is installed
- 4) Both jumpers are installed

When a drive error is detected, logic levels corresponding to a single digit hexadecimal number as placed on pins 17 through 20 of the microprocessor chip. A logic high represents a "l" state with pin 17 the MSB and pin 20 the LSB.

The SA 600 power-up is as follows:

- Microprocessor initializes internal registers input lines, and output lines to the proper initial states.
- 2) Microprocessor internal RAM is tested. If the RAM test passes, the microprocessor goes to step 3. If RAM test fails, then a hex "O" is put on pin 17-20 and ....

If the exercise jumper is not installed, then action is halted.

If only the exercise jumper is installed, the microprocessor loops back to step 1.

If both jumpers are installed, action is halted.

ORIGINAL

The ROM code pattern is tested for validity. If the code is valid, the microprocessor goes to step 4; otherwise a hex "l" is placed on pin 17-20 and ...

If the exercise jumper is not installed, action is halted.

If only the exercise jumper is installed, the microprocessor loops back to step 1.

If both jumpers are installed, action is halted.

4) If exercise jumper is not installed, then the microprocessor goes to step 5; otherwise the output lines from the microprocessor are individually and sequentially toggled and checked for the proper response. If the output lines respond properly, then the microprocessor goes to step 5. If any line does not respond, a hex "2" is placed on pins 17-20 and ...

If only the exercise jumper is installed, the microprocessor goes to step 1.

If both jumpers are installed, then action halts.

Spindle motor control constants are initialized and the microprocessor waits for about 1/2 second for the spindle motor to "fall off" a possible unstable reluctance torque null point. When the delay is complete, the microprocessor ramps the power applied to the motor from zero to full over a period of about one second using a pulse wave duty cycle control technique. After this, the microprocessor waits about one more second while checking to see that the motor has turned at least three revolutions. If the motor has turned enough, then the microprocessor proceeds to step 6; if not, then a hex "3" is placed on pins 17-20, the drive fault line is asserted, spindle motor power is removed and ...

If the exercise jumper is not installed, action halts. If only the exercise jumper is installed, then the microprocessor restarts.

If both the exercise and delay jumpers are installed, then action halts.

- 6) Actuator seeking control constants are initialized. The 100 microsecond interrupts are started and the microprocessor enters the continuous background code loop.
- 7) The spindle motor fault monitor routine in the background loop continuously checks to see if the spindle has stabilized within +/- 1.78 % of the proper running speed of 3571 RPM for at least two seconds. When this has occurred, the microprocessor proceeds to step 8. Note that the rest of the power up sequence is completed while the foreground and background code is continuously repeating. The tasks are managed, therefore, with a series of flags which allow each task to complete itself and hand control to the next. This process is the software equivalent of a hardware asynchronous state machine with a common clock.

Subject: SA 600 Micro Diagnostics Page 3

If the delay jumper is not installed, then the microprocessor proceeds to step 9. If the delay jumper is installed, the microprocessor then delays for 25 seconds to allow the initial drive thermal transient to flatten out. This feature is used if the systems designer wants to be sure the drive is thermally stable before allowing the user to write any data on the disk.

9) The drive ready line is placed in a true state and power is applied to the stepper motor in a "Phase A" condition. If the actuator is resting at track zero then the microprocessor proceeds to step 10. If the actuator is not at track zero then it is stepped outward a maximum of 256 times until it is resting on track zero. If the actuator lands on track zero before 256 outward steps have occurred, then the actuator stepping is halted and the microprocessor proceeds to step 10. Otherwise the actuator stepping is halted, a hex "5" is placed on pins 17-20, the ready line is set false, actuator power is removed, the fault line is set true and ...

If the exercise jumper is not installed or if both the exercise and delay jumpers are installed, then all other background and foreground tasks are not affected and the microprocessor does not proceed any further in the power initialization proces. This means that if no other problems have been detected by the microprocessor, the spindle continues to turn at the proper running speed and the drive can be controlled from the interface in the normal fashion except the actuator will not respond to step commands. If only the exercise jumper is installed, then spindle motor power is removed, foreground interrupts are disabled and the microprocessor restarts.

10) The actuator will seek from track zero to track 180 and back twice to make sure the bearing lubricant is distributed properly and then the seek complete line is placed in a true state. Then: If the exercise jumper is not installed, the microprocessor proceeds to step 11.

If the exercise jumper is installed, the drive will enter a self exercise mode in which the actuator will be continuously moved in a random direction over a random distance. If the delay jumper is not installed, the actuator will dwell in each track for a period of 10 milliseconds in addition to the damping delay time. If the delay jumper is installed, the actuator will dwell for a period of 500 milliseconds on each track in addition to the damping delay time. The length of the pseudo-random sequence that the actuator will move in corresponds to 1013 seeks, therefore, the movement will repeat after that many seeks. Before each seek operation, the microprocessor will check its internal track position counter against the state of the track zero flag for agreement. If the internal track position counter and the track zero flag state agree, then the self exercise function continues; otherwise, a seek error has occurred so a hex "6" is placed on pins 17-20, the fault line is set true, the self exercise function is halted and ...

If only the exercise jumper is installed the microprocessor restarts.

If the exercise and delay jumpers are installed, the microprocessor goes to step 11. However, the electrical or mechanical cause for the seek error may still exist.

Subject: SA 600 Micro Diagnostics

Drive power initialization is now complete. Foreground and background routines will continue to operate to respond to the requests from the interface. The spindle motor fault monitor routine will continue to monitor the spindle motor revolution time. If after the power initialization sequence is complete the spindle motor speed goes beyond +/- 1.78 % of 3571 RPM for more than 6 revolutions, then the fault line will be put in a true state. Additionally, if the spindle speed falls below 90 % of 3571 RPM for more than 10 revolutions, then the foreground interrupts will be disabled, a hex "4" will be placed on pins 17-20, the ready line will be set false, the stepper motor and spindle motor power will be removed, the drive fault line will be set and ...

If there are no jumpers installed or if both the exercise and delay jumpers are installed, then action halts.

If only the exercise jumper is installed, the microprocessor will restart. .

Additional Functions Of The Delay Jumper

In addition to changing the characteristics of the power-up sequence the delay jumper modifies the drive's behavior in normal operation. In particular, the drive will respond differently to seek commands depending upon the state of the delay jumper. This only applies when the exercise jumper is not installed.

- a) If the delay jumper is not installed, the drive will ignore any outwardly directed step commands if the actuator is resting on track zero. If the actuator is not resting on track zero, however, and an outwardly directed buffered seek command which will result in a track destination less than zero is presented, the drive will attempt to perform the specified seek. This will usually cause the actuator to hit the outer crash stop and come to rest somewhere between track minus two and track ten.
- b) If the delay jumper is installed, the drive will attempt to respond to any valid seek command and will not ignore outward seeks when resting on track zero. This allows the actuator to be positioned at tracks more outward than zero in order to align the crash stop during the drive assembly process. In addition, this is compatible to actuator response on the SA1000 product.

#### 1.0 PURPOSE:

This procedure is to define the INCOMING TEST and INSPECTION requirements for Shugart SA600 Series/612 5.25 Fixed Disk Drives.

#### 2.0 SCOPE:

This procedure is recommended to the Customer to assure compatibility and test correlation between the Customer and Shugart.

#### 3.0 APPLICABLE DOCUMENTS:

- 3.1 Approved Vendor List (Customer)
- 3.2 Packaging Requirement Specification (Shugart)
- 3.3 Shugart's performance Specification as described in the 5.25 Inch Fixed Disk Drive Brochure #220000.
  - 3.3.1 Description
  - 3.3.2 Key Features
  - 3.3.3 Performance Specifications
  - 3.3.4 Functional Specifications
  - 3.3.5 Physical Specifications
  - 3.3.6 Reliability Specifications
- 3.4 Reference Vendor and Part History Records (Customer)

#### 4.0 PACKAGING AND IDENTIFICATION:

- 4.1 Check individual and palleted containers for damage.
- 4.2 Each shipment shall contain a packing slip, listing as a minimum the Customer Purchase Order Number, Quantity, Customer Stock Number, Dash Number, and MLC Level.
- 4.3 Each item shall be individually protected as required Reference Shugart's Packaging Specification.
- 4.4 Each container shall be clean and free of foreign matter.

#### 5.0 INSPECTION AND TEST REQUIREMENTS:

- 5.1 Visual Mechanical Inspection.
  - 5.1.1. Check Model Number, Serial Number, and MLC Level.
  - 5.1.2 Check for loose screws and sub-assemblies.
  - 5.1.3 Check for loose connectors or missing jumpers.
  - 5.1.4 Check for exposed wires on cables/connectors.
- 5.2 Functional Testing (Shugart Recommends the ADC T-650 Tester with Level E3 Software This Tester is a specially Programmed for all 5.25 and 8 Inch Fixed Disk Products.)
  - 5.2.1 The functional Tests performed by the ADC Tester are as follows:
    - D = Prompt character and indicates the program's ready to accept commands from the user.

PP = Print Parameters

	604/606	612
Step Rate(XO.1MS) 30	30	30
Margin Code	7	7
Max Head	3	3
Step Mode	0	0
Max Cylinder	160	310
Max Error Cnt	0	0
Buffer Error		
Retry Limit	5	5
Precomp Start Cylinder	80	128
Low Write Current		
Start Cylinder	80	128

NOTE: The following EXAMPLE is a print out of the Test Program with the PRINTER Option for ADC.

WHI	CH PHASE?	0
MS/	4	SET MARGIN CODE
TM/	1	TEST MARGINS
P2/	1	SET WORST CASE PATTERN
F1/	1	FORMAT DISK DENSITY 1
WT/	1	WRITE DATA INTEGRITY TEST
RT/	1	READ DATA INTEGRITY TEST
RR/	500	RANDOM READ DATA TEST
RV/	1	READ REVERSE TEST
WA/	1	OVERWRITE TEST
RA/	1	OVERREAD TEST
WC/	5	WORST CASE SEEK TEST
TM/	1	TEST MARGINS
H0/	1	HOME THE DRIVE

NOTE: The following EXAMPLE is a PRINT OUT of the test performed with the Printer option for the ADC T-650.

	SEKIH	L_#=_AF392	حـــــــــــــــــــــــــــــــــــــ	<u> </u>	00: 50		<u> -`</u>
			į				
TP PATE		1 ME) =1 EA	PI V MARCTI	N CODE	- 7 1075	MARCIAL	CODE .= 3
		STEP MODE					
		TRY LIMIT=					M .CH1-0
		START_CYLI					2475A
NITS DNL							
NIT . OO	COUNT	- 2 15	ULTI SIDE	D MAR	IN TEST		
UNII		MARGIN_CD	DE=12(2	4 NAND	SECONDS)	PASS	JESI
UNIT	# 10	MARGIN CO	DE=12. (2	4 NAND	SECONDS)	PASS	TEST
UNIT	# 20	MARGIN CO	DE=12. (2	4 NANO-	EECONDS)	PASS	TEST
		_MARGIN_CO					TEST
UNIT	# 40	MARGIN CO	DE=12. (2	4 NANO-	SECONDS)	PASS	TEST
		MARGIN CD		4 NAND	-SECONDS)	PASS	TEST
PRK_DRIY	E_AT_CY	LINDER .	180				
				-C/	5 6 7 2		
	-00 EE		?? <del></del>				
UNIT-4	00 SE	RIAL-#- BA	2 <del>267</del>				
		•		RBIN-CI	DE3-L	ATE-MAR	SIN CODE -
	ATEX	<del>-0.1-MS)-1</del> = 3 STEP M	<del>- EARLY M</del> AI DDE =0 M	AX CYL	NDER= 3	10 MAX I	SIN-CODE = 1 ERROR CNT=0
STER-R MAX BUFFE	ATEX . HEAD ER ERROR	-0-1-MS)-1- = 3 STEP M	- EARLY MAI DDE =0 M IT=5 PREI	AX CYL:	INDER= 3	10 MAX I NDER=	ERROR CNT=0 B0
STEP-R HAX BUFFE	ATE-(-X . HEAD R ERROR W-WRITE	-0.1-MS)-1- = 3 STEP M RETRY LIM	- EARLY MAI DDE =0 M IT=5 PREI	AX CYL:	INDER= 3	10 MAX I NDER=	ERROR CNT=0 B0
STEP-R HAX BUFFE 	NATE-(-X . HEAD R ERROR WHITE ONLINE=	-0.1-MS)-1- = 3 STEP M RETRY LIM	EARLY MA DDE =0 M IT=5 PRE YLINDER=-	AX CYL: COMP S' -128 D	INDER= 3 FART CYLI E <del>NSITY M</del> O	10 MAX I NDER= DE=1-MFI	ERROR CNT=0 B0
BUFFE  UNITS	MATE—(-X MEAD R ERROR W WRITE DNLINE=	-0.1-MS)-1- = 3 STEP M : RETRY LIM -1-START-C : 0/ UNT= 2	EARLY MA DDE =0 M IT=5 PRE YLINDER=-	AX CYL: COMP S' -128 DI IDED I	INDER= 3 IART CYLI E <del>NSITY M</del> O MARGIN TE	10 MAX ( NDER= DE= <del>1 M</del> F(	ERROR CNT=0 80 1-32 <del>-256</del>
BTEP A HAX BUFFE UNITS UNIT	NATE	-0.1-MS)-1- = 3 STEP M RETRY LIM -1-START-C 0 O/ LINT= 2	EARLY MA DDE =0 M IT=5 PRE VLINDER MULTI S 	AX CYL: COMP S' -128 DI IDED I	INDER= 3 IART CYLI I <del>NSITY M</del> O MARGIN TE MO <del>-S</del> ECON	10 MAX I NDER= DE=1-MFI ST DS)	ERROR CNT=0 B0 1-32-256
STEP R MAX BUFFE UNITS UNIT 4	NATE - (- X NEAD RERROR NE HRITE DNLINE= 00 CO NIT-4-0 NIT 0 1	-0.1-MS)-1- = 3 STEP M RETRY LIM -1-START-C 0/ UNT= 2 0	-EARLY-MAI DDE =0 M IT=5 PRE: YLINDER	AX CYL: COMP S' -128 DI IDED I -(24 N	INDER= 3 TART CYLI ENSITY HO MARGIN TE MO-SECON MO-SECON	10 MAX I NDER= DE=1 MFI ST DS) I	ERROR CNT=0 80 1-52-256 PASS TEST
STEP R MAX BUFFE UNITS UNIT 4	MATE	-0.1-MS)-1- = 3 STEP M : RETRY LIM -1-START-C : 0/ UNIT= 2 : 0-MARGIN 0 MARGIN	-EARLY MA ODE =0 M IT=5 PRE YLINDER	AX CYL: COMP 5' -128 DI IDED 1 -(24 No (24 No	INDER= 3 FART CYLI ENSITY MO MARGIN TE ANO-SECON ANO-SECON ANO-SECON	10 MAX INDER= DE=1-MFI ST DS) IDS) IDS)	PASS TEST
STEP A MAX BUFFE LO UNITS UNIT (	MATEX MEAD RERROR WHRITE ONLINE= ONLINE= NIT 0 1 NIT 0 2 NIT 0-3	-O.I-MS)-1- = 3 STEP M RETRY LIM -I-START-C O O/ UNT= 2 O-MARGIN O MARGIN O MARGIN	EARLY MAN DDE =0 M IT=5 PRE YLINDER=- HULTI S -COPE=12. CODE=12. CODE=13.	AX CYL: COMP 5' -128 DI IDED 1 -(24 No (24 No	INDER= 3 FART CYLI ENSITY MO MARGIN TE ANO-SECON ANO-SECON ANO-SECON	10 MAX INDER= DE=1-MFI ST DS) IDS) IDS)	ERROR CNT=0 80 1-52-256 PASS TEST
STEP A MAX BUFFE LO UNITS UNIT (	MATEX MEAD RERROR WHRITE ONLINE= ONLINE= NIT 0 1 NIT 0 2 NIT 0-3	-0.1-MS)-1- = 3 STEP M : RETRY LIM -1-START-C : 0/ UNIT= 2 : 0-MARGIN 0 MARGIN	EARLY MAN DDE =0 M IT=5 PRE YLINDER=- HULTI S -COPE=12. CODE=12. CODE=13.	AX CYL: COMP 5' -128 DI IDED 1 -(24 No (24 No	INDER= 3 FART CYLI ENSITY MO MARGIN TE ANO-SECON ANO-SECON ANO-SECON	10 MAX INDER= DE=1-MFI ST DS) IDS) IDS)	PASS TEST
STEP A MAX BUFFE UNITS UNITS UNIT (  UNITS	NATE—(—X I. HEAD IR ERROR IM HRITE ONLINE= 0 O CO INIT # 1 INIT # 2 INIT # 2 INIT # 3	-0.1-MS)-1- = 3 STEP M RETRY LIM -1-START-G O O/ LIMT= 2 O-MARGIN O MARGIN O MARGIN CO-MARGIN CYLINDEP	EARLY MAN DDE =0 M IT=5 PRE YLINDER=- MULTI S -GOBE=12. CODE=12. CODE=13. 0 340	AX CYL: COMP S: -128 DI IDED	INDER= 3 FART CYLI ENSITY MO MARGIN TE ANO-SECON ANO-SECON ANO-SECON ANO-SECON	10 MAX ( NDER= DE=1 MF( ST DS) ( DS) ( DS) ( DS) (	PASS TEST
STEP R HAX BUFFE UNIT UNIT L PARK I	NATE (-X I. HEAD IR ERROR IM HRITE ONLINE= 0 O CO INIT # 0 INIT # 2 INIT # 3 ORIVE AT	-O.I-MS)-1- = 3 STEP M RETRY LIM -I-START-C O O/ UNT= 2 O-MARGIN O MARGIN O MARGIN	-EARLY MANDE =0 MIT=5 PREVLINDER	AX CYL: COMP S' -128 DI IDED I -(24 Ni -(24 Ni -(26 Ni OUTINE	INDER= 3 FART CYLI ENSITY MO MARGIN TE ANO-SECON ANO-SECON ANO-SECON ANO-SECON	10 MAX ( NDER= DE=1 MF( ST DS) ( DS) ( DS) ( DS) (	PASS TEST

NOTE: THE ABOVE TEST ON THE ADC T650 TESTER TAKES ABOUT 30 MINUTES PER DRIVE

5.2.2 The operation of the ADC T-650 is in the Operations Manual, which comes with the system.

	SHUGAR	ILASSO)	O ATTES		CODE	P	PART NO.		REVEC
	ENGINEERING :			•	ES	030	0220 - 0		2337
TITLE _	FUNCTION SI	PECIFICATION	l		S	HEET	1	OF	20
_					PRODUCT	SA60	00		
			•						
American construction of the second construction									
			·				٠		
·		SA	600 FUNCTION	N SPECIFIC/	\TION	ر ار	OCUME JL 08 19 ONTRO	NT 33/	
	•	•	•		,	PEND	,		·
	, ,	<b>i</b>			EC _ RFA _	596	DA DA	TE	
	•		•	-	S/O		DAT	- 1	
-									
ORIGINATO	( 51-	ah No		APPROV	/ /!	sal	ion		
EC NO	5529	2243		2337	1!				
DATE	10-81 .	9/14/2		12/3/82/11.6	nunoch				

## SHUGARITASSOCIATES

ENGINEERING SPECIFICATION

FUNCTION SPECIFICATION

ES	03	0220 -0		2337
	SHEET	1A	OF	

#### TABLE OF CONTENT

#### I. GENERAL

TITLE .

- A. Description
- B. Performance Specifications
- C. Functional Specifications
- D. Environmental Specifications
- E. Reliability
- F. Mechanical

#### II. POWER INTERFACE

- A. Frame Ground
- B. DC Power

#### . III. SIGNAL INTERFACE

- A. Pin Assignment
- B. Connector Attachment
- C. Control Input Lines
- D. Control Output Lines
- E. Select Status
- F. General Timing Requirements

#### IV. PRINTED CIRCUIT BOARD

- A. Fabrication
- B. Connector Interface

#### V. SPCIFICATION SUMMARY

- A. Read Channel
- B. Write Channel
- C. Access Times
- D. Media

**ENGINEERING SPECIFICATION** 

	SHEET	2	OF	
ES		30220-	0	2337
CODE	•	PART NO.		REV EC

FUNCTION SPECIFICATION TITLE \_

#### I. GENERAL

#### DESCRIPTION Α.

The SA600 series disk drives are 5 1/4 inch Winchester type direct access storage devices. The drives support the SA1000 type signal interface and have DC voltage requirements compatible to those of the SA400 series Minifloppy products. Each drive incorporates a disk spindle which is directly driven by a brushless DC motor, a stepper driven rotary band actuator, a double action spindle/ actuator brake, a shock mounted baseplate and two printed circuit boards that contain the necessary read/write and control electronics.

#### PERFORMANCE SPECIFICATIONS

#### CAPACITY

Unformatted:	SA602	SA604	S <b>\</b> 606	Units
Per Drive	3.33	6.66	10.0	MBytes
Per Surface	1.66	1.66	1.66	MBytes
Per Track	10,416	10,416	10,416	Bytes
Formatted 33 se	ctors/tracl	<b>&lt;:</b>		
Per Drive	2.70 ·	5.40	8.11	MBytes
Per Surface	1.35	1.35	1.35	MBytes
Per Track	8448	8448	8448	Bytes
Per Sector	256	256	256	Bytes
Formatted 32 sec	ctors/tracl	<b>&lt;:</b>		
Per Drive	2.62	5.24	7.86	MBytes
Per Surface	1.31	1.31	1.31	MBytes
Per Track	8192	8192	8192	Bytes
Per Sector	256	256	256	Bytes

TRANSFER RATE: 5 Mbits/s

Access

(seek + settle) times in buffered step mode:

Track to Track 16.2 ms Average 95 ms Maximum 205 ms

Access time is defined as the time between the falling edge of the last STEP pulse and the rising edge of the SEEK COMPLETE signal.

Average Latency: 8.33 ms

# SHUG/ARITANSOCIATES

ENGINEERING SPECIFICATION

CODE		PART NO.		REV EC
ES	0:	30220-0	)	2337
	SHEET	3	OF	

TITLE FUNCTION SPECIFICATION

#### **ERROR RATES:**

Soft Read Errors - 1 per  $10\frac{10}{12}$  bits read Hard Read Errors - 1 per  $10\frac{10}{12}$  bits read Seek Errors - 1 per  $10^6$  seeks

#### C. FUNCTIONAL SPECIFICATIONS

Rotational Speed 3600 RPM
Recording Density 7900 bPI (7900 FCI)
Track Density 256 TPI
\*No. of Data Cylinders 160
No. of Data Tracks: SA602-320

SA604-640 SA606-960

No. of R/W Heads: SA602-2

SA604- 4 SA606- 6

No. of INDEX per rev.: 1
Data Encode Method: M

Write Precompensation: Required from cyl. 128 thru 159
Reduced Write Current: Required from cyl. 128 thru 159

\*Shipping zone at cylinder 182

#### D. ENVIRONMENTAL SPECIFICATIONS

Ambient Temperature 50°F to 115°F -40°F to 140°F (10°C to 46°C) (-40°C to 60°C)

Relative Humidity 8% to 80% 1% to 95%

Maximum Wet Bulb 780F non condensing Non Condensing

Temperature Gradient  $10^{0}$  F/ 1/2 Hr. Below that which  $(5.5^{0}$  C/ 1/2 Hr.) Below can cause condensation

Relative Humidity Variance 20%/Hr

Below that which can cause condensation

Shock TBD TBD

Ambient Magnetic Field TBD TBD

EMI Compatibility TBD TBD

SHUGARTEASSOGIATIES	CODE	PART NO.	REV EC
ENGINEERING SPECIFICATION	ES	030220-0	2337

FUNCTION SPECIFICATION TITLE .

SHEET OF

DC Voltage Requirements

4.0A Max + 12V DC + 5% 1.8 A Typical,

1.8 A Typical, 2.0A Max + 5Y DC + 5%

#### E. RELIABILITY

MTBF: 8000 POH Typical Usage

None required PM : 30 Minutes MTTR: Component Life : 5 Years

#### F. MECHANICAL

(85.9 mm) 3.38 in. Height: 5.88 in. (149.4 mm)Width: (208.0 mm) Deoth: 8.19 in. Weight: 4 1bs (1.8 kg)Mounting Configurations:

Horizontal - R/W PCB at bottom

(i) (ii) Vertical - on either side of 8 inch dimension horizontal.

Refer to Figure 1 for detail dimensions and mounting hole locations.

SHU GARTIASSO GIANIES	CODE		RT NO.	REV EC
ENGINEERING SPECIFICATION	E\$	0302	20-0	2337
FUNCTION SPECIFICATION	S	SHEET	5	OF
SIDE VIEW  (4.8 ± .02)  8.00 ± .01  203.2 ± .02				
3.38 ± .01 (85.8 ± .02)	OH /	UNTING LES	3 ± .02 8 ± .05)	3.28 (8.33) MAX
$\frac{3.12 \pm .02}{(79.2 \pm .05)}$	4 00 2 00 46.3 × .	N BOTTOM N EACH SIDE 32 VNC (6X) 12 DP (PIERC		.061.02 (15±.05 Typical

**BOTTOM VIEW** 

FIGURE, 1 MOUNTING DIMENSIONS

5.88 ± .01 (149.4 ± .02) 5.75 ± .02 (146.0 ± .05)

> .06 ±.02 (.15 ± .05) TYPICAL

.187±.020 (.475±.051)

5.50 ± .02 (139.7 ± .05)

## SHUGART ASSOCIATIES

ENGINEERING SPECIFICATION

TITLE FUNCTION SPECIFICATION

CODE	PART NO.			REV EC
ES	030220-0		2337	
	SHEET	6	OF	

#### II. POWER INTERFACE

#### A. FRAME GROUND

The baseplate is electrically insulated from the mounting brackets by virtue of the rubber shock mounts. The baseplate is connected to the DC common of the R/W PCB. AC grounding of the baseplate is accomplished by one of two ways:

- (i) The DC Returns (Commons) of the +12V and +5V lines are tied to the AC ground at the power supply.
- (ii) Attach separate ground wire (AWG 18 or larger) to ground lug on top side of baseplate in the vicinity of the J2 connector.

#### B. DC POHER (J6/P6)

1. Pin Assignment (See Figure 2)

Pin #	Designation		
1.	+12V		
2	+12V Return		
3	+ 5V Return		
4	+ 5V		
	·		




Figure 2 P6 Front View

2. Power Requirement

DC Voltage at Drive	Curre	ent	Max Ripple (p-p)
+12V <u>+</u> .60 v	Typ. 1.8A		250 mV
+ 5V + .25 v	1.0A	1.5A	50 mV

3. Cable Length/Mire Size

<u>Max Length</u>	<u>Min Wire Size</u>
	•
20 ft twisted	AWG 18

----

## SHUGARATES SOCIATES

ENGINEERING SPECIFICATION

	SHEET	7	OF	
ES	03	0220-0		2337
CODE	P.	ART NO.		REV EC

TITLE FUNCTION SPECIFICATION

4. Connector Requirement

J6 Socket (on PCB) : AMP P/N 641734 P6 Plug Housing : AMP P/N 1-480424-0 P6 Pins (4x) : AMP P/N 61473

#### III. SIGNAL INTERFACE

#### A. PIN ASSIGNMENT

Refer to Figure 3 for pin assignment on the J1/P1 and J2/P2 cables. The J1 port supports daisy chaining to a maximum of four drives per cable. The 220/330 terminator network located near J1 on the PCB should be removed except for the last drive in the chain. See Figure 4 for typical system configuration.

		J1/P1			J2/P2
G*	S*	SIGNAL NAME	G*	S*	SIGNAL NAME
1	2	-REDUCED WRITE CÜRRENT	2	. 1	-DRIVE SELECTED
3	4	-HEAD SELECT 2 <sup>2</sup>	4	3	SPARE
5	6	-WRITE GATE	6	5	SPARE
-7	8	-SEEK COMPLETE	8	7	SPARE
9	10	-TRACK 000	10	9	SPARE
11	12	-FAULT	12	11	GND
13	14	-HEAD SELECT 2 <sup>0</sup>		13	+MFM WRITE DATA
15	16	RESERVED		14	-MFM WRITE DATA
17	18	-HEAD SELECT2 <sup>1</sup>	16	15.	GND
19	20	-INDEX		17	+MFM READ DATA
21	22	-READY		18	-MFM READ DATA
23	24	-STEP	20	19	GND
25	26	-DRIVE SELECT 1			
27	28	-DRIVE SELECT 2			
29	30	-DRIVE SELECT 3			•
31	32	-DRIVE SELECT 4	<b>*</b> G =	GROUN	D PIN
33	34	-DIRECTION IN	<b>*</b> S =	SIGNA	L PIN

**ENGINEERING SPECIFICATION** 

CODE PART NO. REV EC ES 030220-0 2337 8 SHEET


OF

FUNCTION SPECIFICATION TITLE .

HOST		SA600
	-REDUCED WRITE CURRENT	2 J1/P1
,	-HEAD SELECT 2 <sup>2</sup>	4
	-MRITE GATE	6
	-SEEK COMPLETE	8
Ť	-TRACK 000	10
ľ	-FAULT	12
	-HEAD SELECT 2 <sup>0</sup>	14
ľ	RESERVED	16
	-HEAD SELECT 2 <sup>1</sup>	18
Ī	-INDEX	20
	-READY	22
•	-STEP	24
	-DRIVE SELECT 1	26
	-DRIVE SELECT 2	28
•	-DRIVE SELECT 3	30
	-DRIVE SELECT 4	32
ļ	-DIRECTION IN	34
1,333	GND (ODD # LINES)	1,333(ODD PI
	·	
J2/P2	-DRIVE SELECTED	1 J1/P2
02/72	SPARE	3
	SPARE	5
	SPARE	7
	SPARE	9
	GND	10,11,12
	+MFM WRITE DATA	13
	-MFM WRITE DATA	14
	GND	15,16
	+MFM READ DATA	17
	-MFM READ DATA	18
	GND	19,20

Figure 3B J1, J2 SIGNAL FLOW

SHUGARITASSOCIATIES	CODE	P	ART NO.		REV EC
ENGINEERING SPECIFICATION	ES	030	220-0		2337
TITLE FUNCTION SPECIFICATION		SHEET	9	OF	



\*TERMINATOR NETWORK REMOVED

Figure 4. TYPICAL 4-DRIVE SUBSYSTEM

# ENGINEERING SPECIFICATION

CODE	PART NO.			REV EC
ES	03	80220-0	2337	
	SHEET	10	OF	

TITI F	FUNCTION	<b>SPECIFICATION</b>	

#### CONNECTOR ATTACHMENT


The following lists the typical connector and cable which can be used to connect a drive to a controller.

Port	Connector	Cable		
J1	3M 3463-0001	3M 3365/34	(20 ft max)	
J2	3M 3461-0001	3M 3365/20	(20 ft max)	

#### C. CONTROL INPUT LINES (J1/P1)

These are lines that carry control information from the host system to the drive via the multiplexer cable. Each line should be driven by \* a 7438 type open collector driver, and is terminated at the drive by a 220 $\Lambda/330\Lambda$  resistor combination as shown in Figure 5. 7414 type Schmitt triggered receivers are used at the input.

Note: TRUE = Logic Zero = .40 v max, FALSE = Logic One = 2.0 v min.



Min

Figure 5 J1/P1 SIGNAL DRIVERS/RECEIVERS

# ENGINEERING SPECIFICATION

ES 030220-0 2337

SHEET 11 OF

TITLE FUNCTION SPECIFICATION

The following paragraphs describe the functions and timings of each control input line.

#### DRIVE SELECT 1 to 4

DRIVE SELECT, when true, connects the drive to the control lines. Only one DRIVE SELECT may be active at a time.

Jumper options DS1, DS2, DS3, and DS4 are used to program the drive to respond to the respective DRIVE SELECT lines.

#### DIRECTION IN

This signal defines the direction of motion of the read/write heads when the STEP line is pulsed. An open circuit or logical false, defines the direction as "out" and if a pulse is applied to the STEP line, the read/write head will move away from the center of the disk. If the input is shorted to ground, or logical true, the direction of motion is defined as "in" and if a pulse is applied to the STEP line, the read/write heads will move towards the center of the disk.

A removable 220/330s. resistor pack, located near the P1 connector, provides input line termination.

#### STEP

This line causes the read/write heads to move in the direction as defined by the DIRECTION IN line. Any change in the DIRECTION IN line must be made at least 100 ns before the trailing edge of the step pulse. Stepping can be performed in either the Normal or Buffered mode:

Normal Step Mode - In this mode, the read/write heads will move at the rate of the incoming step pulses. Motion is initiated at each true to false transition. The minimum time between successive steps in 3.0ms, with a minimum pulse width of 500 ns. Refer to Figure 6.

Buffered Step Mode - In this mode, the step pulses are received at a high rate and buffered into a counter. After the last step pulse, the read/write heads will begin stepping the desired number of cylinders and SEEK COMPLETE will go true after the read/write heads settle on the cylinder. This mode of operation is automatically selected when the time between step pulses is less than 200 usec. Refer to Figure 7 for timing requirements.

# SHUGARITASSOCIATIES ....

ENGINEERING SPECIFICATION

	SHEET	12	OF	
ES	0:	30220-0		2337

PART NO.

REV EC

TITLE FUNCTION SPECIFICATION

500 ns after the last step pulse has been sent to the drive, the DRIVE SELECT line may be dropped and a different drive selected.

CODE

The maximum time between steps is 200 as with a minimum pulse width of 500 ns(Refer to Figure 7).

Shipping Zone - The read/write heads can be accessed to the shipping zone by doing a seek to TRK 182.

- NOTES: 1. Step pulses with periods between 200 as and 3.0ms are not permitted. Seek accuracy is not guaranteed if this timing requirement is violated.
  - 2. SEEK COMPLETE may not go false until 500 ns after the true to false transition of THE STEP pulse.
  - 3. A removable 220/330 resistor pack, located near the P1 connector, allows for STEP line termination.




Figure 7

BUFFERED STEP MODE

## SHUGARILASSO GIATIES

ENGINEERING SPECIFICATION

TITLE FUNCTION SPECIFICATION

CODE		REV EC		
ES		030220-0		
	SHEET	13	OF	

## HEAD SELECT 20, 21, 22

These three lines provide for the selection of each individual read/write head in a binary coded sequence. HEAD SELECT 2° is the least significant line. When all HEAD SELECT lines are false, head 0 will be selected. Table 1 shows the HEAD SELECT decode and model variations for the HEAD SELECT lines. (Refer to Figure 8 for the timing sequences).

HEAD	SELECT	LINE	HEAD SELECTED	HEAD SELECTED	HEAD SELECTED
22	21	20	SA602	SA604	SA606
1 1 1 1 0 0	1 1 0 0 1 1	1 0 1 0 1	0 1  	0 1 2 3	0 1 2 3 4 5

Table 1. HEAD SELECT (1 = False, 0 = True)




Figure 8. HEAD SELECTION TIMING

#### WRITE GATE

The active state of this signal (logical zero level) enables WRITE DATA to be written onto the disk. The inactive state of the signal (logical one level) enables data to be transferred from the drive and enables STEP pulses to reposition the head arm. (Refer to Figure 8 for the timing sequences).

A removable 220/330  $\sigma$  resistor pack, located near the P1 connector, allows for termination of these lines.

# ENGINEERING SPECIFICATION

CODE	P I	PART NO.		
ES	030	220-0		2337
	SHEET	14	OF	

TITLE FUNCTION SPECIFICATION

#### REDUCED WRITE CURRENT

When this interface signal is low (true) the lower value of Write Current is selected (for writing on cylinders 128 through 159). When this signal is high (false), the higher value of Write Current is selected (for writing on cylinder 0 through 127). A removable 220/330 resistor pack, located near the P1 connector, allows for line termination.

#### D. CONTROL OUTPUT LINES (J1/P1)

These are the lines on the J1 port which carry status information back to the host (see Figure 3). They have the same electrical parameters and driver/receiver configurations as those described for Control Input lines.

#### TRK000 ·

This signal, when true, indicates that the read/write heads are positioned (but not necessary settled) at the outermost data track (track zero). SEEK COMPLETE line should be used in conjuction for read/write purposes. This signal is used primarily to facilitate a recalibration process.

#### INDEX

The drive provides this interface signal once each revolution (16.67 ms) to indicate the beginning of the track. Normally, this signal is a logical one (false) and makes the transition to logical zero (true) for a period of approximately 10 us once each revolution. Refer to Figure 10.




Figure 10. INDEX TIMING

#### READY

This interface signal when true (logical zero), together with SEEK COMPLETE, indicates that the drive is ready to read, write, or seek and that the signals are valid. When this line is false (logical one), all writing to the disk and seeking is inhibited at the drive.

Ready will be true after the drive is  $95 \pm 2\%$  up to speed (3348 - 3492 rpm's). The typical time for READY to become true after power on, is 12 seconds. It is now safe to seek the drive, but an

# SHUCARITASSOCIATIES ENGINEERING SPECIFICATION CODE PART NO. REV EC ES 030220-0 2337 SHEET 15 OF

additional 2 minutes should be allowed for thermal expansion to stabilize, before any write operations are performed.

#### **FAULT**

This signal, when true, indicates one or more of the following . conditions:

- (i) Unsafe write current in the read/write heads.
- (ii) More than one read/write head is selected.
- (iii) Microprocesspr sequence error.

Under a fault condition, all writing is inhibited at the drive. If the fault is transient in nature, it can be reset by dropping the SELECT line to the drive. A FAULT caused by condition (iii) above cannot be reset by deselection. A DC power on is necessary to restart the microprocessor.

#### SEEK COMPLETE

This signal, when true, indicates that the read/write heads have settled on a track. Read/write operations may be initiated if heads are over a valid data track.

Caution: This line may not go false until after 500 ns after the first false to true transition on the STEP line. See Figures 6 and 7.

The SEEK COMPLETE line will remain false at DC power on until an automatic recalibration sequence is complete at the drive.

#### DATA TRANSFER LINES (J2/P2)

Data transfer is handled by two pairs of differential signals connected radially from the host to the drive at the J2/P2 connector. Pin assignment is given in Figure 4. The driver/receiver combination is given in Figure 10.




Figure 10. DATA TRANSMITTER/RECEIVER COMBINATION

# HUGARIT ASSOCIATIES

NGINEERING SPECIFICATION	ES	030	0220-0		2337
UNCTION SPECIFICATION		SHEET	16	OF	

PART NO.

REV EC

#### MFM WRITE DATA

This pair of signals defines the transitions (bits) to be written on the disk. +MFM WRITE DATA going more positive than -MFM WRITE DATA will cause a flux reversal on the track under the selected head providing WRITE GATE is active. This signal must be driven to an inactive state (+MFM WRITE DATA) by the host system when in the read mode. Figure 11 shows the timing for MFM NRITE DATA.

#### MFM READ DATA

The data recovered by reading a pre-recorded track is transmitted to the host system via the differential pair of MFM READ DATA lines. This transition of the +MFM READ DATA line going more positive than -MFM READ DATA line represents a flux reversal on the track of the selected head while WRITE GATE is inactive. Refer to Figure 11.




Figure 11. MFM READ/WRITE DATA TIMING

#### TE. SELECT STATUS (J2/P2)

Selection status of a drive is provided by the radial connector J2. The DRIVE SELECTED line is driven by a 7438 type open collector driven as that shown in Figure 5. This line will go true only when the DRIVE SELECT X line is activated by the host, and that the DS jumper on the drive is plugged into the X position (X = 1,2,3 or 4).

#### F. GENERAL TIMING REQUIREMENTS

The timing diagram in Figure 12 shows the typical sequence of events of a selected drive at DC power on.

# ENGINEERING SPECIFICATION

 CODE
 PART NO.
 REV EC


 ES
 030220-0
 2337

17

OF

SHEET

TITLE FUNCTION SPECIFICATION



\*A warm up period of 2 minutes is recommended before any write operation is performed.

Figure 12. GENERAL TIMING

# SHUGARITASSOCIATIES ....

**ENGINEERING SPECIFICATION** 

TITLE FUNCTION SPECIFICATION

				REV E
ES	0:	30220-0		2337
9	SHEET	18	OF	

#### IV. PRINTED CIRCUIT BOARD

#### A. FABRICATION

Two printed circuit boards (PCB) are used in an SA600. The Read / Write PCB contains the necessary user interface. This PCB is mounted on the bottom side of the drive, with the component side facing down, and the signal and power interface connectors at the read end of the drive. The Control PCB contains the microprocessor control circuitry and does not have any user interface. Outline drawings for the Read/Write and Control PCB's are given in Figures 13 and 14 respectively.

#### B. CONNECTOR INTERFACE

To be specified.

## SHUGARILASSOCIATIES

ENGINEERING SPECIFICATION

ES 030220-0 2337

SHEET 19 OF

TITI F	FUNCTION	SPECIFICATION
1111 -		


#### V. SPECIFICATION SUMMARY

#### A. READ CHANNEL

		Output @ I.D.	Ship/Verify	Field
		Linear (J50-3-J50-4)		
•		1F	290 ± 95 mV p-p	290 ± 105 mV p-p
		2F	.190 ± 75 mV p-p	190 ± 85 mV p-p
		Total (JP3-TP4)		+2 0 V n n
		1F	3.8 + 2.0 V p-p 1.2 V p-p	3.8 +2.0 V p-p -1.2 V p-p
		2F	4.8 - 1.2 V p-p + 3.2 V p-p	4.8 -1.2 V p-p +3.2 V p-p
		Resolution (min)	62%	60%
	•	Max 1F Asymmetry (cyl Ø and 159)	20 ns	25 ns
•		Min Droop (1F)	1.5 V	1.5 V
•		Read Recovery	30 As max	35 JLS MAX
		Max 2F Modulation	15%	20%
	В.	Min Window Margin WRITE CHANNEL	34%	32%
		Current (p-p)		
		0.D. (≤ Tk 127) I.D. (> Tk 127)	50 ± 6 mA 45 ± 6 mA	50 ± 8 mA 45 ± 8 mA
		MFM Write Precompensation	12 <u>+</u> 3 ns	12 ± 3 ns
		Write turn off	1.0 µs Max	i.0 ± .5نزs
· -	c.	ACCESS TIMES (SEEK & SETTLE)		
		Track to Track	16.2 ms MAX	16.2 ms MAX
		Average (53-tracks)	94 ms MAX	99 ms MAX
		Maximum (159 tracks)	201 ms MAX	215 ms MAX
	D.	MECHANICAL		
		Particle Count	Class 100	
		·		


SHUCARILASSOCIATIES  ENGINEERING SPECIFICATION		CODE PA		ART NO.		REV EC
		ES	030220-0		2337	
FITLE FUNCTION SPECIFICATION			SHEET	20	OF	20
		.Ship/	/Verify		<u>Field</u>	
E. <u>MEDIA</u>					~	
Hard Errors		TBI	)			
•						
•					•	

IA 13/801



SA612 ILLUSTRATED PARTS BREAKDOWN (MLC-5)


		SA612 PARTS LIST (MLC-5)	
 REFERENCE NUMBER	PART NUMBER	DESCRIPTION	QTY PER ASM
1	12087-0	SCREW, Phillips 6-32 × 1/4"	1
2	26145-1	READ/WRITE PCB, Assembly	. 1
3	60847-0	GROUND BUTTON, Assembly	1
4	10261-0	SCREW, Phillips 4-40 × 1/4"	1
2 3 4 5 6 7 8 9	17403-0	OPTICAL SWITCH	1 2
6	12087-0	SCREW, Phillips 6-32 × 1/4"	2
7	60278-1	PLATE OPTICAL SWITCH MOUNTING	1
8	61514-0	BRACKET MOUNTING, Left	1
	60758-1	DC DRIVE MOTOR	1
10	61525-0	STANDOFF, PCB Nylon	1 1 3 4
11	12237-0	SCREW, Phillips 6-32 × 5/8"	4
12	11223-0	MOUNT SHOCK	4
13	61515-0	BRACKET MOUNTING, Right	1
14	12236-0	SCREW, Phillips 6-32 × 17/16"	2 1
15	61113-1	STEPPER MOTOR	1
16	61122-1	ACTUATOR ARM, Assembly	1
17	12087-0	SCREW, Phillips 6-32 × 1/4"	2
18	12105-0	SCREW, Phillips 4-40 × 3/16"	2
19	60820-1 15926-0	COVER, Front GROMMET and RING	1
20 21	·26149-2	CONTROL PCB, Assembly	1
21 22	60856-0	CRASH STOP, Full Step	1
22 23	10013-0	WASHER	1
25 24	12101-0	SCREW, Phillips 6-32 × 7/16"	1
2 <del>4</del> 25	61524-0	BRAKE, Double-acting	1
26 26	12238-0	SCREW, Phillips 6-32 × 15/16"	1
27 27	60773-0	STANDOFF, PCB	i
~,	30773-0	01.1.0011,100	•



**SA612 CONTROL PCB, ASSEMBLY** 

#### SA612 CONTROL PCB, PARTS LIST

REFERENCE DESIGNATOR	PART NUMBER	DESCRIPTION	QTY PER ASM
C2,4	15080	CAP, 0.1 μF, +80, 20%, 50 V	2
C5	15122	CAP, 0.068 μF, 10%, 35 V	2 1 2 2 4
C12,13 C8,9	15070 15040	CAP, 0.0015 μF, 10%, 50 V CAP, .22 μF, 10%, 50 V	2
C1,3,6,7	15086	CAP, 4.7 µF, 20%, 50 V	4
W1	10432	CABLE, Ribbon (26 Conductor)	2.5
P3	17719	CONN, Socket	1
J1	19178	CONN, 26 Pos.	1
J1	61116	CONN, Cover	1
Y1	15705	CRYSTAL, 4 MHz	1 9 4 1
CR1-7,12,13	10062	DIODE, 1N4148	. 9
CR8-11	15900	DIODE, 1N4003	4
CR14	15908	DIODE, 1N5221B, 5%, 2.4 V	. 1 1
U5 U1	10051 12692	IC, 7406 IC, 74161	
U3,7.9	12692 12682	IC, 14161 IC, LM358A	3
U2	12673	IC, LM393N	1
US	12665	IC, UDN2981	ī
U10	12693	IC, CD4066B	1 3 1 1 1
U6	16267	IC, ULN2074B	1
U4	61119-1	IC, Custom IC Chip	1
XU4-1-40	17761	PCB INSERTED IC SOCKET PINS	40
R53	16738	RES., 47 K, 5%, ¼ W	1 2 . 2
R45,46	16956	RES., 1.8 Ω, 1%, ¼ W	2
R1,2	16832	RES., 180 Ω, 5%, ¼ W	. 2
R3-5,9,29-37	10108	RES., 1 K, 5%, ¼ W	13
R11	16953	RES., 1.8 K, 5%, ¼ W	. I
R10,19-21,24 R12,13,28	10109 16859	RES., 2 K, 5%, ¼ W RES., 2.7 K, 5%, ¼ W	3
R14	16779	RES., 3.3 K, 5%, ¼ W	1
R40,41	10111	RES., 4.7 K, 5%, ¼ W	1 5 3 1 2 2 4
R38,39	10113	RES., 10 K, 5%, ¼ W	<b>2</b>
R15-18	16931	RES., 270 K, 5%, ¼ W	4
R22,23,26,26, 48,49	16722	RES., 100 K, 5%, ¼ W	6
R27	16856	RES., 1.1 K, 5%, ¼ W	. 1
R8	16822	RES., 1 M Ω, 5%, ¼ W	1
R6	16829	RES., 10 K, 1%, 1/8 W	1
R7	16921	RES., 13.3 K, 1%, 1/8 W	1
R42,44	16954	RES., 23.7 K, 1%, 1/8 W	1 2 2
R47,43	16955	RES., 681 K, 1%, 1/8 W	2
R52	17003	RES., 100 K, 1%, 1/8 W	1
		`	



**SA612 READ/WRITE PCB, ASSEMBLY** 

#### SA612 READ/WRITE PCB, PARTS LIST

REFERENCE DESIGNATOR	PART NUMBER	DESCRIPTION	QTY PER ASM
C10-13,19,22, 25,27,28,29, 32-38,40, 43-45	15080	CAP, 0.1 UF, +80-20%, 50 V	20
C2-4,20,21,31, 50,53	15073	CAP, Cer., 0.1 UF, 10%, 50 V	8
C30,42	15074	CAP, Cer., .015 UF, 10%, 50 V	2 1
C51	15053	CAP, Cer., 62 PF, 5%, 50 V	1
C26	15101	CAP, Cer., 10 PF, 5%, 50 V	1 1 1 3 1 1 3 3 1 1 1
C52	15059	CAP, Cer., 270 PF, 5%, 50 V	1
C18	15061	CAP, Cer., 330 PF, 5%, 50 V	1
C48	15145 15067	CAP, Cer., 75 PF, 5%, 50 V CAP, Cer., 1000 PF, 5%, 50 V	3
C1,39,46 C49	15067 15105	CAP, Cer., 1000 PF, 5%, 50 V CAP, Cer., 390 PF, 5%, 50 V	1
C11	10088	CAP, Tant, 1.0 UF, 10%, 35 V	î
C6,7,9	15125	CAP, Aluminum Electrolytic, 4.7 UF, 20%, 50 V	ā
C5,8,41	15092	CAP, Filter, 200 UF, 20%, 16 V	3
XU27	15672	CONN, IC (Dip) 14 Pin	1
J7	17758	CONN, Header 20 Pos., Right Angle Double	1
J3	17757	CONN, Header 26 Pos., Right Angle Double	
J4	17759	CONN, 8 Pas. Angle Double Row	1 1 1
J6	17752	CONN, Header (Right Angle Mount)	1
J5	17778	CONN, Header (Right Angle 7 Pos.)	1
CR4,6-24,29-31	10062	DIODE, 1N4148	23
CR25	15902	DIODE, 1N5231, Zener, 5.1 V	3
CR26,27 CR28	15928 15929	DIODE, 1N5232, Zener, 5.6 V DIODE, 1N5234, Zener, 6.2 V	1 2 1 1 1 2 1 2 1
CR5	15927	DIODE, 1N5239, Zener, 9.1 V	i
L7	16323	INDUCTOR, Molded, 1 µH, 10%, Shielded	ī
Lii	16322	INDUCTOR, Molded, 18 µH, 10%, Shielded	1
1.8	16307	INDUCTOR, Molded, 4.7 µH, 10%, Shielded	1
L2,9	10082	INDUCTOR, Molded, 22 µH, 10%	2
L10	16306	INDUCTOR, Molded, 3.3 µH, Shielded	1
U18	16273	IC, 74LS00	1
U12,22	16274	IC, 74LS02	2
U9	10051	IC, 7406	
U14 U21	12681 12603	IC, 74LS08 IC, 74LS10	i
U15,20,28	16258	IC, 7414	3
U23,29	16207	IC, 7438	.2
U11	16280	IC, 7445	1
U17	16281	IC, 74S74	1
U19,24	16203	IC, 7474	2
U16	16213	IC, 74123	1
U10	10055	IC, 8T20	1
U1,6	12723 10678	IC, NE592 Burn-in	. 1
U4	12678 12648	IC, CA3046 Transistor Array IC, 75454 (Dual Peripheral Driver)	1 3 2 1 1 2 1 2
U13 U25	12679	IC, 26LS31	
U26	12680	IC, 26LS32	ī
R74,75	17092	RES., 255 Ω, 1%, 1/8 W	2
R20	16700	RES., Fixed, 825 Q, 1%, 1/8 W	1
R85,87	17023	RES., Fixed 332 Q, 1%, 1/8 W	2
R22,33,34,54	16708	RES., Fixed, 1.50 K, 1%, 1/8 W	1 1 2 1 2 4 2
R27,28	17091	RES., 174 Ω, 1%, 1/8 W	2

#### SA612 READ/WRITE PCB, PARTS LIST (CONT.)

_				O=1
1	REFERENCE	PART		QTY
	DESIGNATOR	NUMBER	DESCRIPTION	PER ASM
		-		HOM
	R38	16774	RES., Fixed, 24 Q, 5%, 1/4 W	1
	R78	16732	RES., Fixed, 10 0, 5%, 1/4 W	i
1	R80	16791	RES., Fixed, 18  5\%, 1/4 W	i
	R50,77	16826	RES., Fixed, 68 Q, 5%, 1/4 W	2
	R5,9	10102	RES., Fixed, 100 Q, 5%, 1/4 W	1 1 2 2 2 1 3 1 1 2 1 3
	R58,12	16777	RES., Fixed, 150 Q, 5%, 1/4 W	2
	R1	10103	RES., Fixed, 220 Q, 5%, 1/4 W	ī
ı	R14,43,44	16741	RES., Fixed, 270 Q, 5%, 1/4 W	3
1	R2,30,31	16838	RES., Fixed, 330 Q, 5%, 1/4 W	3
1	R13	16749	RES., Fixed, 390 Q, 5%, 1/4 W	ī
1	R17	10105	RES., Fixed, 430 Ω, 5%, ¼ W	ī
	R64,65	16824	RES., Fixed, 470 Q, 5%, 1/4 W	2
	R35	10106	RES., Fixed, 510 Q, 5%, 1/4 W	ī
	R55,59,11	16750	RES., Fixed 620 Q, 5%, 1/4 W	3
1	R21	10107	RES., Fixed, 560 Ω, 5%, 1/4 2	ĭ
1	R6,16,41,42,45,	10108	RES., Fixed, 1 K Ω, 5%, ¼ W	15
ı	46,48,52,62,			
1	66,68,81,83,			
ı	19,7			
1	R15,23,24	16773	RES., Fixed 1.5 K Ω, 5%, ¼ W	3
i	R84	10131	RES., Fixed, 22 K Ω, 5%, ¼ W	ī
	R91,92	16772	RES., Fixed, 39 K Q, 5%, 1/4 W	2
ı	R3,56,57,60	10109	RES., Fixed, 2 K Ω, 5%, ¼ W	2 4
ı	R53	168 <del>59</del>	RES., Fixed, 2.7 K Q, 5%, 1/4 W	il
ı	R18,69,76,86,88	10117	RES., Fixed, 3 K Q, 5%, 1/4 W	5
ı	R4	16779	RES., Fixed, 3.3 K Q, 5%, 1/4 W	ī
١	R40,47,49	16768	RES., Fixed, 5.1 K Q, 5%, 1/4 W	3
ı	R10,89,90	16760	RES., Fixed, 6.2 K Q, 5%, 1/4 W	1 5 1 3 3
ı	R8	16836	RES., Fixed, 51 K Ω, 5%, ¼ W	ī
	U5	16936	RES., Network 1.0 K (Dip)	ī
	<b>U7</b>	16937	RES., Network 4.7 K (Dip)	ī
	U277	16837	RES., Pack 220 Ω/330 Ω	, Ī
I	RP2	16962	RES., Network 2 K (Sip), 8 Pin	
ı	RP1	16963	RES., Network 10 K (Sip), 8 Pin	1 1
	R70	16959	RES., Fixed, 0.75 Ω, 5%, 3 W	1
	R71	16961	RES., Fixed, 35 0, 5%, 3 W	1
	U2,3	16240	QUAD TRANS., PNP Q2T2905	2
	U8	16241	QUAD TRANS., NPN Q2T2222	1
	Q1,2	17628	TRANS., Power, Tip 120	2
I	TP1-8,J50(1-4),	17756	TERM, Post (.025 Sq.) 0.235 Long	27
	RDY1-2,			l
	FLT1-2,			i
1	DS1-4,	•		
I	X,IDX1-2	11005	D# 1999	_
۱	DC1	11337	RIVET	2
١	DS1	15648	PLUG, Shorting	1
١	,	60847	GROUND BUTTON, Assembly	. 1
ı				•

