System Implementation

SA400 minifloppy™Diskette Storage Drive with a Western Digital FD 1771 Controller and Motorola 6800 MPU



System Implementation

SA400 minifloppy™Diskette Storage Drive with a Western Digital FD 1771 Controller and Motorola 6800 MPU

Table of Contents

1.0	Introduction 1.1 General														1												
	1.1	Gener	al .				•		•		•	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	•	١
2.0	SA400 Diskette Drive																						3				
	2 1	Ganar	اد						_	_		_											•	•	•	•	J
	2.2	Drive	Perfo	rma	anc	e	_										•				•		•	•	•	•	3
	2.3	Drive	Interf	ace	٠.												•	•	•		•	•	•	-	•	•	3
3.0	Host Com	nouter	Syste	m																							5
	3.1	Gener	al.	_																	•	•	•	•	•	•	J
	3.2	Moto	rola 6	820) Pe	erij	ohe	era	H	nte	erfa	ace	Α	da	pte	er				•		•	•		•	•	5
4.0	Western D	Digital	FD17	71	Со	ntı	rol	ler	/F	orr	na	tte	r														9
1.0	4.1	Gener	ral.															•	•			•	•	٠	•	•	5
	4.2	FD17	71 In	terf	fac	е																		•	•	•	9
	4.3	Contr	oller	Cor	nm	nan	d	Ini	tia	tio	n												•	•		•	9
	4.4	Data	Separ	atic	n						•			•			•	•	•	•			•	•	•	•	10
5.0	Hardware	e and S	oftwa	re (Coi	nsi	de	rat	ioi	าร																	13
	5.1	Gene	ral .																						•	٠	13

List of Illustrations

1.	FM Recommended Format												1
2.	System Block Diagram .												Ę
3.	System Schematic												6
4.	Sample Software												7
	Sample Software												

FORWARD

This Applications Bulletin is published as a "method" for using the SA400 Minifloppy Diskette Storage Drive. Shugart Associates does not assume responsibility for the use or implementation of this system nor any infringements of patents or other rights of third parties which may result from its use.


It is the intention of Shugart to publish further Applications Bulletins concerning various Microprocessors and single chip disk controllers/formatters.

1.0 INTRODUCTION

1.1 General

This Application Bulletin briefly describes the parameters necessary to interface the SA400 Minifloppy TM Diskette Storage Drive with a Western Digital FD1771 Controller/Formatter, using a Motorola 6800 Microprocessor Unit (MPU) as the host computer system.

The discussion is based on a 16 sector, 128 byte per sector format as shown in Figure 1. References to a byte will be to an 8 bit byte with bit cell 0 being the most significant bit.



- 1 Track Addr, Zeroes, Sector Addr, Zeroes
- 2 Generated by CRC Generator
- 3 FB for Data Field or F8 for Deleted Data Field
- 4 User Data

FIGURE 1. FM RECOMMENDED FORMAT - 128 Byte & 16 Records/Track (IBM Type)



2.0 SA400 MINIDISKETTE DRIVE

2.1 General

The SA400 Minifloppy Diskette Drive is a magnetic media storage device organized as 35 independent tracks with track zero being the outer most track with respect to the center of the disk.

Each track has a capacity of 3125 bytes (unformatted), hence a total disk capacity of 109.4 K bytes.

When formatted using the format shown in Figure 1, each track will have a user data capacity of 2048 bytes for a total user capacity of 71.68 K bytes. Up to three SA400 drives can be daisy chained on a single bus to provide 215 K bytes of user data storage.

2.2 Drive Performance

The basic serial data rate of drive is 125 K bits per second which translates to 15.6 K bytes per second or 1 byte transferred every 64 microseconds.

The SA400 contains a D.C. spindle drive motor with an interface on/off control. To insure maximum motor life, the motor should be turned off when no further disk commands are anticipated. When turning the motor on, the host computer system should allow for a spindle motor up to speed and settle time of 1 second.

Each track of the disk drive can be accessed in 40 milliseconds with an additional 10 milliseconds of track settle time. The track settle time is not cumulative, that is, when performing multiple steps it is added only to the last track accessed.

The head load can be activated either from the spindle motor "ON" control signal or by selecting the drive. With either method a delay of 75 milliseconds is necessary after head load.

2.3 Drive Interface

The SA400 is interfaced by 12 TTL compatable signals. The following interface signals are accompanied by a brief description. For further information refer to the SA400 OEM Manual.

Read Data (Output) - This signal is the digitized serial data, read from the diskette.

Write Data(Input) — This signal is the digitized serial data to be written on the diskette.

Write Gate (Input) - When activated, this signal causes 'write data' to be written on the diskette.

Write Protect (Output) - Indicates a write protected diskette has been inserted in the drive.

Step (Input) - For each step pulse, the R/W head moves one track.

Direction Select (Input) - Selects the direction of the R/W head will move when a pulse occurs on the 'step' line.

Track 00 (Output) — This signal indicates when the R/W head is positioned over track 0.

Drive Select (Input) -3 Lines to assign logical drive address.

Index/Sector (Output) — Pulse indicating that the physical index/sector hole of the diskette has passed over the index sensor.

Motor On (Input) - This signal controls spindle motor on/off.

••


4

3.0 HOST COMPUTER SYSTEM

3.1 General

The Motorola 6800 Microprocessor (MPU) is a monolithic 8 bit microprocessor forming the host system for this application.

Peripheral I/O control is treated as a memory address (Memory Mapped I/O). A typical memory mapped I/O diagram is shown in Figure 2.



3.2 Motorola 6820 Peripheral Interface Adapter


The FD1771 is interfaced to the 6800 through the 6820 peripheral interface adapter (PIA) which is treated as a memory address (Figure 2). All commands, data, status, and control are handled by the PIA.

The PIA provides a universal means of adapting peripheral devices to the 6800 PMU. The PIA interfaces the MPU through (2) 8 bit bidirectional data buses (ports) and 4 control lines.

During system initialization, the PIA is programmed to select the direction of each bit of the two ports as well as the functions of the 4 control lines (see Figure 4).

In this application, data port 'A' will interface to the FD1771 data lines. Port 'B' will interface to the various control lines of the FD1771 and the disk drive select lines. Two of the control lines are used for master reset of the FD1771 and control of the disk drive motor on/off (see Figure 3).

The I/O address of the PIA is selected so as not to overlap a memory address.



```
WD/400 INIT & INTERP ROUTINES
PAGE 001
                                       WD/400 INIT & INTERP ROUTINES
00001
                              TTL
                              OPT
                                       REL,CREF,OBJ,SYM
00002
                       ♦ THIS PROGRAM IS DESIGNED TO PERFORM SEEKS,
00003
                         READS, WRITES, AND FORMATS USING THE
00004
                         WESTERN DIGITAL FD1771 FLOPPY CONTROLLER CHIP
00005
                         INTERFACED TO AN SA400 AND A MOTOROLA 6800
00006
                         DEVELOPMENT SYSTEM. COMMANDS ARE ENTERED
00007
                         FROM THE 6800 SYSTEM CONSOLE IN THE FORM OF A
00008
                         SINGLE CHARACTER MNEMONIC FOLLOWED BY A COMMA
00009
                         AND 1 OR 2 PARAMETER CHARACTERS (HEX NOTATION)
00010
00011
                    A CRA
                              EQU
                                       $8401
              8401
00012
                     A CRB
                              EOU
                                       $8403
              8403
00013
                                       $8400
                     A PORTA EQU
              8400
00014
                                       $8402
                     A PORTB EQU
              8402
00015
                                       $FA33
              FA33
                    A STRINGEQU
00016
                                       $FAA0
              FAAO A ICHAR EQU
00017
              0020
                    A CHARS EQU
                                       $0020
00018
                              XREF
                                       ERROR, SEEK, READ, WRITE, PRINT
00019
                              XREF
                                       FORMAT, DUMP
00020
                              XDEF
                                       INIT, INTERP, TRKO, CSAVE
00021
                                       EDONE, MERR
                              XDEF
00022
00023
                         INITIALIZE THE PIA (POWER UP)
00024
                         PORTA=DATA PORT PORTB=STATUS & CMD LINES
00025
00026
                                                MASK DATA DIR REGS
                     A INIT
                              LDAA
                                        *4
00027P 0000 86 04
00028P 0002 B7 8401
                              STAA
                                       CRA
                                       CRB
00029P 0005 B7 8403
                              STAA
                                        *$FF00
                              LDX
00030P 0008 CE FF00
                     Α
00031P 000BFF 8400
                              STX
                                        PORTA
                     Α
                                                                                  PIA
                                                                               INITIALIZE
00032P 000EFF 8402
                                        PORTB
                              STX
                     Α
                                        *$0034
                                                 PORTA=INPUTS.CA2=0
                              LDX
00033P 0011 CE 0034
                     Α
                              STX
                                        PORTA
00034P 0014 FF 8400
                     Α
                                                 PORTB 0-5 ARE OUTPUTS
                              LDX
                                        *$3F3C
00035P 0017 CE 3F3C
                     Α
                              STX
                                        PORTB
                                                 6&7 ARE INPUTS, MTR ON
00036P 001AFF 8402
                     Α
00037
                         PIA INITIALIZATION DONE
00038
                          RESTORE TO TRACK 0 IS AUTOMATIC.
00039
00040
                                                 CA2=1, RESTORE TO TK0
                               LDAA
                                        *$3C
00041P 001D86 3C
                     Α
                                        CRA
                               STAA
00042P 001F B7 8401
                     Α
                     A TRKO LDAA
                                        *$1C
                                                 RE,WE = 1
00043P 0022 86 1C
                               STAA
                                        PORTB
00044P 0024 B7 8402
                     Α
                                        *$18
                                                 READ STATUS REG
                               LDAA
00045P 0027 86 18
                     Α
                                        PORTB
 00046P 0029 B7 8402
                     Α
                               STAA
                                        PORTA
                                                 BRING STATUS
 00047P 002C B6 8400
                     Α
                               LDAA
                                        *$1C
                                                 RE=1
 00048P 002FC6 1C
                     Α
                               LDAB
 00049P 0031 F7 8402
                               STAB
                                        PORTB
                     Α
                                                 TEST TRK0
 00050P 0034 85 04
                     Α
                               BITA
                                        *4
 00051P 0036 26 EA 0022
                               BNE
                                        TRK0
                         DRIVE NOW AT TRACK 0 – TEST READY
 00052
 00053P 0038 85 80
                               BITA
                                        *$80
                                                 TEST READY
                     A
                                        INTERP
                                                 IF RDY-GO TO IDLE LOOP
 00054P 003A26 05
                  0041
                               BNE
                                                 ERROR CODE
                               LDAB
                                        *0
 00055P 003CC6 00
                      Α
```

FIGURE 4

ERROR

JSR

00056P 003E BD 0000

4.0 WESTERN DIGITAL FD1771 CONTROLLER/FORMATTER

4.1 General

The Western Digital FD1771 is a MOS/LSI device that performs the functions of a general purpose Floppy Disk Controller/Formatter. The FD1771 is compatible with the IBM 3740 Data Entry System Format, but can be programmed for variable formats.

There are two constraints for formatting with the FD1771. The first is the ID field, which must be 4 bytes long with byte 1 containing the Track Address and byte 3 containing the sector Address. The other is GAP 2 (the gap between the ID field and the Data Address Mark), which must contain 11 bytes of hex "FF" and a sync area of 6 bytes of zeros. Other gaps and data field lengths may be varied to suit individual format requirements.

4.2 FD1771 Interface

The FD1771 interface to the host system processor is through the 8 data lines and associated control signals.

By reading and writing selected registers within the FD1771; command, data, and status bytes are transferred between the host computer and the FD1771. This is accomplished by programming the register select pins A0, A1. For further information refer to the FD1771 data sheet.

4.3 Controller Command Initiation

The FD1771 will accept eleven macro commands which perform the various disk drive functions. These commands are divided into four types and are briefly described as follow:

Type 1 Commands.

Restore - Causes the addressed drive to seek to track zero.

Seek - Causes the addressed drive to position the R/W head over the track specified by the host computer.

Step – Causes the drive to step one track in the direction previously selected.

Step In - Causes the drive to step one track toward track 35.

Step Out – Causes the drive to step one track toward track zero.

Type II Commands.

Read Command - Transfers a full sector of data, a byte at a time, to the host computer.

Write Command - Transfers a full sector of data, a byte at a time, from the host computer to the disk drive.

Type III Commands.

Read Track — Transfers all bytes of data on a track to the host computer. Read begins with the first index pulse encountered.

Read Address - Transfers the next encountered ID field to the host computer (Refer to Figure 1), places the Sector Address into the sector register, and checks the two byte CRC field.

Write Track — In effect, this command is the format command. The host computer must supply all gap, ID field, and data bytes with the exception of the address marks and CRC bytes.

Type IV Command.

Force Interrupt – Any command may be terminated and an interrupt generated by the use of this command.

In order to initiate the FD1771 commands, the host computer must load the desired command byte into the command register. Prior to this, the data register or sector register must be loaded to provide the information required by the command. Refer to Figure 5 command handshake. During a data transfer between the FD1771 and the host computer, the 'DRQ', 'RE', and 'WE' signals will comprise the handshake lines. The data transfer handshake is shown in Figure 5.

At the end of every operation a status handshake occurs where a status byte is available to the host computer. The 'INTRQ' and 'RE' lines are used in the status handshake. Refer to Figure 5 for the status handshake.

4.4 Data Separation

The FD1771 is equipped with an internal data separator. But due to the fact that the internal data window is not syncronous with the serial data and can cause errors in worst case data patterns, an external separator of the type shown in Figure 3 is recommended.

The external data separator is of the type known as a 'hard' data separator. A one shot is triggered on the leading edge of the clock pulse. This 'window' extends into the middle of the bit cell. If a pulse is present in the area of the window, it is decoded as a '1' bit. Otherwise it is decoded as a zero bit.

It is possible for any data separator to get out of phase (decode clock pulses as data pulses). Therefore, a 4 bit counter is present to detect more than 3 missing clock pulses. In FM encoding the clock stream will never have more than 3 missing clock pulses in a row. Therefore, if 4 missing clock pulses occur, the data window is made to rephase on the next pulse in the stream (a clock pulse).

During address marks, the clock stream will have 3 missing clock pulses in a row. During this time data pulses are present, but due to the absence of clock pulses the data window would be terminated. Therefore, a 'false clock' circuit is present to generate a data window in the absence of clock pulses. This window is generated from the leading edge of each data pulse. If no clock pulse occurs, the trailing edge of the 'false clock' window will generate a data window to provide data decoding in the absence of clock pulses.

The required data pulse width for the FD 1771 (external separator mode) is 300 to 700 nanoseconds. Since the SA400 Drive generates a 1.2 microsecond nominal data pulse, this pulse must be reduced in width. The circuit shown in Figure 3, the pulse width has been reduced to approximately 400 nanoseconds.

```
WD/400 TRACK DUMP ROUTINE
PAGE 001
                                       WD/400 TRACK DUMP ROUTINE
                             TTL
00001
                                      CREF, REL, OBJ, SYM
00002
                             OPT
00003
                        TRACK DUMP ROUTINE INITIATES THE READ TRACK
00004
                       ♦ COMMAND AND TRANSFERS ALL THE DATA TO THE
00005
                        BOTTOM OF MEMORY BEGINNING AT LOC 'FF0'.
00006
                         T = TRACK DUMP
00007
00008
                    A PORTA EQU
                                       $8400
              8400
00009
                                       $8402
                    A PORTB EQU
              8402
00010
                                       POUT, PIN, STATUS
                              XREF
00011
                                       DUMP,D2,ISAVE
                              XDEF
00012
00013
                         INITIATE READ TRACK COMMAND
00014
00015
                    A DUMP JSR
                                       POUT
                                                PORTA=OUTPUTS
00016P 0000 BD 0000
                              LDAA
                                       *$1B
                                                READ TRK CMD BYTE
00017P 0003 86 1B
                    Α
                                       PORTA
                              STAA
00018P 0005 B7 8400
                    Α
                                                INIT CMD
                                                                         COMMAND
                                       *$1C
                              LDAB
00019P 0008 C6 1C
                     Α
                                       PORTB
                                                                         HANDSHAKE
00020P 000AF7 8402
                              STAB
                    Α
                                                WE=0
                                       *$14
00021P 000DC6 14
                     Α
                              LDAB
                                       PORTB
                              STAB
00022P 000F F7 8402
                     Α
00023P 0012 C6 1F
                                       *$1F
                                                A0,A1=1
                              LDAB
                     Α
                                       PORTB
00024P 0014 F7 8402
                              STAB
                     A
                                        THEN XFER DATA TO MEMORY
                         WAIT FOR DRQ
00025
                              JSR
                                       PIN
                                                PORTA=INPUTS
00026P 0017 BD 0000
                              LDX
                                       *SFF1
                                                FWA OF DATA
00027P 001ACE 0FF1
                     Α
                                       *$1F
00028P 001DC6 1F
                              LDAB
                                                DATA XFER LOOP
00029P 001F 20 0E 002F
                              BRA
                                       DLOOP
                                                RE=0
00030P 002186 1B
                     A GD
                              LDAA
                                       *$1B
                                       PORTB
00031P 0023 B7 8402
                     Α
                              STAA
                                                                          DATA TRANSFER
                                                BUMP INDEX
                              DEX
00032P 0026 09
                                                                          HANDSHAKE
                              LDAA
                                       PORTA
                                                GET DATA
00033P 0027 B6 8400
                     Α
                                                SAVE IT
                              STAA
                                       X.0
00034P 002AA7 00
                     A
                                       PORTB
                                                 RE=1
                              STAB
00035P 002C F7 8402
                     Α
                     A DLOOP LDAA
                                       PORTB
                                                GET STATUS
00036P 002FB6 8402
                                                 DRQ=1?
00037P 0032 2B ED 0021
                              BMI
                                       GD
                                        *$40
                                                INTRO SET?
00038P 0034 85 40
                     Α
                              BITA
                                                DONE IF SET
                                       DLOOP
00039P 0036 27 F7 002F
                              BEQ
                                       GET STATUS BYTE
00040P
                        READ DONE -
                                                 ADRS STAT REG
                              LDAB
                                       *$1C
00041P 0038 C6 1C
                     A D2
                                       PORTB
00042P 003AF7 8402
                              STAB
                     Α
                                        *$18
                                                 STROBE RE
                              LDAB
00043P 003DC6 18
                     Α
                                                                              STATUS
                              STAB
                                       PORTB
 00044P 003F F7 8402
                     Α
                                                                              HANDSHAKE
                                       ISAVE
                                                 SAVE INDEX FOR PRINT RTN
                              STX
 00045P 0042 FF 0052
                     P
                                       PORTA
                                                 GET STAT BYTE
 00046P 0045 B6 8400
                              LDAA
                     Α
                                                 STAT HANDSHAKE
                                        *$1C
                              LDAB
 00047P 0048 C6 1C
                     Α
                              STAB
                                       PORTB
 00048P 004AF7 8402
                     Α
                                                 INVERT STAT BYTE
                              COMA
 00049P 004D43
                                       STATUS
                                                 REPORT STATUS
 00050P 004E BD 0000
                              JSR
                                                 RETURN
                              RTS
 00051P 0051 39
 00052
                     A ISAVE FDB
                                                 INDEX SAVE
                                        0
 00053P 0052
               0000
                               END
 00054
 TOTAL ERRORS 00000
```

5.0 HARDWARE AND SOFTWARE CONSIDERATIONS

5.1 General

In using the FD1771, it is important to note that the 'DRQ' and 'INTRQ' lines are open drain outputs and must be pulled up. The recommended value is a 10K OHM resistor to +5V.

The FD1771 data lines are active low outputs/inputs. Therefore, when programming with the PIA; all command, data, and status bytes must be inverted. This may be accomplished either by the software, or by adding inverters between the PIA port 'A' (Figure 3) and the FD1771 data lines.



435 Oakmead Parkway, Sunnyvale, California 94086 Phone: (408) 733–0100 TWX: 910 339 9355 SHUGART SUVL