SMF-V100 Multifunction Module for LSI-11 Manual

SMF-V100 Multifunction Module for LSI-11 Manual

Copyright Sigma Information Systems, Inc.

Anaheim CA - December 1984 - REV D

Contents

SECTION	1 - GENI	ERAL IN	FORM	ITAI	on	•			•	•	•	•	•	•	•	•	•	•	•	1
1.1	MANUAL (CONTENT	s.		•				•	•	•	•		•	•	•	•	•	•	1
1.2	GENERAL	DESCRI	PTIC	N.					•	•		•	•		•	•	٠	•	•	2
1.3	SPECIFIC	CATIONS												•	•	•	•		•	3
1.0	1.3.1	Physic	a. 7	Spec	ifi	ca	ti	on	s	•						•	•	•	•	3
	1 3 2	Flectr	ical	Sr	eci	fi	ca	ti.	on	s							•			3
	MANUAL (GENERAL SPECIFIC 1.3.1 1.3.2 1.3.3. 2 - INS! UNPACKING CONFIGURA 2.2.1 2.2.2 2.2.3 2.2.4 2.2.5 2.2.6	Enviro	nmer	t a l	Sr	90	if	ic	at	io	ทร									3
CHAMION	2 - INS	T T. T. T. T. T. T		UMU	±G∩.	IR A	ΨŢ	ON		_										4
PECTION	Z - IND.	MU VID TYTTYT	TNOI	אטים היוני	TOX	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		011		•	•			•	_		•			<u>i</u>
2.1	UNPACKI	NG AND	TIVOI	FOT	T O I		•	٠	•	•	•	•	•	•	•	•	•	•	_	À
2.2	CONFIGU	RATIONS	· .			•	•	•	•	•	•	•	•	•	•	•	•	•	•	6
	2.2.1	Addres	3 5	этес	: 610)II	•	•	•	•	•	•	•	•	•	•	•	•	•	7
	2.2.2	Vector	ຼse.	Lect	clor	1	•	•	•	•	•	•	•	•	•	•	•	•	•	ο ₋
	2.2.3	Break	Tog:	ic .	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	•	0
	2.2.4	Reset	Opt:	ion	•	•	•	•	•	•	•	•	•	•	•	٠	•	•	•	9
	2.2.5	Baud F	≀ate	Se]	Lect	110	n	•	•	•	•	•	•	•	•	•	•	•	•	49
	2.2.6	Data W	lord	For	mat	5	•	•	•	•	•	•	•	•	•	•	•	•	•	10
	2.2.7	Seria]	In:	terí	?ace	e 2	3e]	.ec	eti	.or	l	•	•	•	•	•	•	•	•	10
	2 2 0	Intont	2000	COY	nac	٠ . . ر	ייור	_	_	_	_	_	_						•	11
	2 2 0	Interi	tair	Pri	or	iti	es	3							•	•	•	•	•	11
	2 2 10	Tine !	'i ma	$\cdot \cdot $	ንሮጆ	_	_	_			•	•	•	•	•	•	•	•	•	1 ~
	2 2 11	Rooted	ran									•	•	•	•	•	•	•	•	14
	2 2 12	Tnata	llet.	ion	in	٦R۶	a.c.k	ເກ	lar	ıe.	•	•	•	•	•	•	•	•	•	ーリン
2 3	CABLES			•			•	•				•			•	•		•	•	17
SECULO.	CABLES N 3 - FU	NCTION	AT. D	ESCI	RTP	rŤ(NC												•	19
PECITO	GENERAL	TMEORI	IΠΛΝ	$\cap N$			_,													19
2.0	REGISTE	TWI-OWI	D T D W	T ONS		·	•	•	•	•	-	_								19
2.1	KEGISTE	T DESCI		7 O 11	D ~ ~	• • • •	+ 0 1		•	•	•	•	Ī	•	•	•				19
	3.1.1 3.1.2	peria.	Т ПТ	116 1	110g.	τΩ	0 C 1	. D	•	•	•	•	•		•	•		•	•	24
	3.1.2 AQVNCHB	CTOCK	выл Маст	LBU	GDT.	ONT.	T./	זםר	vr A n	n	•	•	•	•	•	•	•	•	•	25
77	へひくいいしし		1. H \(\D\)	- IVI ()	2011	111	יים רי'ו	701	" H !	L.	•		•	•	•	•	•	•	•	/

Figures

2-1	SWITCH AND JUMPER LOCATIONS	5
2-2	10-PIN I/O CONNECTOR	11
2-3	CLOCK CSR - 17546	12
2-4:	SMF-V100 RS-232C CONNECTIONS	18
3-1	RCSR (17XXXO) REGISTER FORMAT	20
3-2	RBUF (17XXX2) REGISTER FORMAT	21
3-3	XCSR (17XXX4) REGISTER FORMAT	22
3-4	XBUF (17XXX6) REGISTER FORMAT	23
3-5	CSR (177546) CLOCK REGISTER FORMAT	24
3-6	ASYNCHRONOUS TRANSMISSION FORMAT	25
	Tables	
2-1	LINE O ADDRESS SWITCH SW5 SELECTION	6
2-2	LINE 1 ADDRESS SWITCH SW5 SELECTION	. 6
2-3	LINE O VECTOR SWITCH SW3 SETTINGS	7
2-4	LINE 1 VECTOR SWITCH SW4 SETTINGS	7
2-5	BREAK LOGIC JUMPERS	8
2-6	UART RESET OPTIONS	9
2-7	BAUD RATE SWITCH SETTINGS	9
2-8	DATA WORD PARAMETER JUMPERS	10
2-9	SERIAL INTERFACE SELECTION	10
2-10	I/O PIN CONNECTOR	11
2-11	SMF-V100 INTERRUPT PRIORITIES	11
2-12	CLOCK JUMPER OPTIONS	13
2-13	BOOT ENABLE/DISABLE SWITCH SW3	14
2-14	DEVICES SUPPORTED BY BOOTSTRAP	14
2-15	SMF-V100 BUS SIGNALS AND PIN ASSIGNMENTS	16
2-16	SMF-V100 RS-232C PIN DEFINITIONS	18

Section 1 General Information

1.1 MANUAL CONTENTS

This manual provides the necessary information to install and operate the SMF-100 multifunction board manufactured by Sigma Information Systems, Anaheim, CA.

The material is arranged into the following sections:

Section 1 - GENERAL INFORMATION. This section contains a brief general description of the SMF-V100. Specifications are included.

Section 2 - INSTALLATION AND OPERATION. This section contains the necessary information to install and operate the SMF-V100. Included are address selection, baud rate selection, bootstrap and backplane installation information.

Section 3 - FUNCTIONAL DESCRIPTION. This section contains a functional description of the serial line registers and clock registers for the SMF-V100.

1.2 GENERAL DESCRIPTION

The Sigma Information Systems' SMF-V100 combines two serial ports, a clock, and a multi-device bootstrap on a single dual wide printed circuit board. This high density multifunction board saves backplane slots, reducing cost and improving functionality of the small system. The SMF-V100 is completely Q bus* compatible with LSI-11 hardware and software. The two serial ports can be configured as standard general purpose serial interfaces (EIA RS-232C, RS-423 or RS-422 compatible) with connector pin-outs and functions identical to those of the DEC* DLV11J. One of the serial ports can be configured as the console. On-board switches are provided to allow the user to easily configure the serial ports for baud rate, line parameters, control addresses and vector interrupts.

The SMF-V100 generates a crystal controlled clock to be used as a line time clock. This clock drives the Q bus BEVENTL line and can be controlled via a register on board. Optionally, the SMF-V100 can enable or disable the BEVENTL signal if supplied by the power supply via the same register.

The SMF-V100 provides a bootstrap which is interactive with the console terminal. Upon power-up, or upon starting at the initial bootstrap address, the SMF-V100 displays a prompt which indicates it is waiting for a 2- or 3- character mnemonic from the console terminal.

The bootstrap program provides as standard the RKO5 (DK), RXO1 (DX), RXO2 (DY), RLO1/RLO2 (DL), RPO2/RPO3 (DP), and TM11 (MT).

Bootstraps for most standard DEC devices are available upon request when ordering the SMF-V100.

^{*}DEC and Q bus are registered trademarks of Digital Equipment Corporation.

1.3 SPECIFICATIONS

1.3.1 Physical Specifications

The SMF-V100 is contained on one dual wide printed circuit board: Width 5.2'' (13.2cm), Height 8.9'' (22.8cm)

The circuit board is multilayered with inner layers dedicated to power and ground and logic traces on component and solder sides.

1.3.2 Electrical Specifications

Power	5VDC 1.00A (typical)
Requirements	12VDC 0.25A (typical)
Control	Individually Switch
Addresses	Selectable per Line

Interrupt Individually Switch Addresses Selectable per Line

Baud Rates 300 to 38.4K - Individually Switch Selectable per Line

Character 5 to 8 Data Bits
Format 1 or 2 Stop Bits
Odd, Even or No Parity
Individually Jumper
Selectable per Line

Interfaces RS-232C, RS-422 or RS-423 Individually Jumper Selectable per Line

Error Overrun Error, Frame Error and Parity Error

Clock Line Time Clock. Jumper Selection of control from internal crystal oscillator, or from Q bus BEVENT control. Clock register at 177546.

1.3.3 Environmental Specifications

Temperature	Operating 0°C to 50°C Storage -45°C to 85°C	
Humidity	0% to 95% non-condensing	
Altitude	Operating Oft to 10,000 Storage Oft to 30,000	

Section 2 Installation & Operation

2.1 UNPACKING AND INSPECTION

The SMF-V100 shipping carton is designed to provide maximum protection during shipping. It is recommended that the container be saved in the event that the board requires reshipment.

The SMF-V100 assembly is P/N 400 400165-100. Check the module for the correct part numer and serial number per the packing list. Visually inspect for any damage that might have occurred during shipment. If any damage has occurred, contact Sigma immediately.

2.2 CONFIGURATIONS

Figure 2-1 illustrates the location of switches and jumpers needed to configure the SMF-V100. Before installing the SMF-V100 into the backplane, ensure that switch settings and jumper locations are correct.




FIGURE 2-1: SWITCH AND JUMPER LOCATIONS

2.2.1 Address Selection

The addresses for the two serial ports are set via switch SW5 which is defined in Table 2-1 below. The address of the clock register is fixed at 177546 and the address of the bootstrap PROM is fixed starting at 173000.

Address selection switch settings allow either Line O or Line 1 to be used as the console (177560-17566), or Line 1 to be used as the standard serial line printer (177510-177516). All other address switch settings establish lines O and 1 as standard DL lines.

CSR ADDRESS	SWI1	CH S	W5 PO 3	SITIO		E39-E40	E41-E42
177560-177566* 176500-176506 176510-176516 176520-176526 176530-176536 176540-176546 176550-176566 177560-177566	O X X X X X X X	X X X O X X X	X 0 X X 0 X X	X X O X X O X	X X O X X O X	OUT OUT OUT IN IN IN IN	IN IN IN OUT OUT OUT OUT

^{*}Console Device

X = Out, O = In

TABLE 2-1: LINE O ADDRESS SWITCH SW 5 SELECTION

CSR ADDRESS	SWIT 6	TCH ST	w5 POS	SITION 9	18 10	E39-E40	E41-E42
177560-177566* 176500-176506 176510-176516 176520-176526 176530-176536 176540-176546 176560-176566* 177510-177516**	0 X X X X X X	X X X O X X X	X O X X O X X	X X X X X X	X X X O X X X O X	OUT OUT OUT IN IN IN IN OUT	IN IN IN OUT OUT OUT IN

^{*}Console Device, **Line Printer

X = Out, O = In

TABLE 2-2: LINE 1 ADDRESS SWITCH SW5 SELECTION

2.2.2 Vector Selection

The interrupt vectors for Line O and Line 1 are selected via switches SW3 and SW4 respectively. Either line can be selected as console (60 octal) but only Line 1 accepts a line printer (200 octal). Refer to Table 2-3 for Line O and Table 2-4 for Line 1 vector switch settings.

VECTOR	3	SWIT	CH SW	3 POSIT 6	ions 7	9
60 300 310 320 330 340 350 360 370	0 X 0 X 0 X	X 0 0 X 0 0 X	X 0 0 0 X X X X	O X X X X X X X	0 X X X X X	00000000

X = Off, O = On

TABLE 2-3: LINE O VECTOR SWITCH SW3 SETTINGS

VECTOR	1	2	SWITC	H SW4	POSI 5	TIONS	7	8
60 300 310 320 330 340 350 360 370 200*	00000000W	X X X X X X X	0 X 0 X 0 X	X 0 0 X X 0 0 X X	X 0 0 0 0 X X X X	O X X X X X X X X O	O X X X X X X X X X X X X X X X X X X X	0000000000

*Standard Line Printer Vector X = Off, O = On

TABLE 2-4: LINE 1 VECTOR SWITCH SW4 SETTINGS

When a peripheral device interfaced to the SMF-V100 needs service, the module can, if enabled, interrupt the computer routine. The interrupt logic can initiate two types of interrupts: (1) a receiver interrupt, and (2) a transmitter interrupt. These interrupts are handled through separate receiver and transmitter channels.

For an interrupt transaction to occur, the program must have set the interrupt enable bit (6) in the Line CSR. Next, the interrupt logic must recognize a condition requiring service (indicated by the setting of bit 7), and then assert the interrupt request line (BIRQ L) on the Q bus. When the interrupt is acknowledged by the processor, the interrupt logic creates an input to the module's vector generation circuit, which reflects the line needing service and the type of service needed (Receive/Transmit). The vector generation circuits then generate a vector based upon vector switch settings which causes the processor to jump to the vector location for the peripheral device service routine.

2.2.3 Break Logic

During normal operation, the UART checks each received character for the proper number of stop bits. It does this by testing for a marking condition at the appropriate bit time. If a spacing condition is found instead, the UART sets the framing error flag (FE). The BREAK signal is a continuous spacing condition, and it is interpreted by the UART as a data character that is missing stop bit(s). The UART, therefore, responds to the BREAK signal by asserting FE. If Line O jumper E44-E43 is installed and E44-E45 is removed, FE will cause BDCOKH to be asserted, signaling the system to execute a power-up boot procedure (provided proper processor power-up mode is selected).

If jumper E44-E43 is removed and E44-E45 is installed, FE will cause BHALT L to be asserted. This signals the computer to halt when BREAK is received. See Table 2-5 for BREAK jumper configurations.

OPTION	E43-E44	E44-E45		
Halt on BREAK	X	0		
Boot on BREAK	O	X		
None	X	X		

X = Out, O = In

TABLE 2-5: BREAK LOGIC JUMPERS

2.2.4 Reset Option

The SMF-V100 provides the option of clearing the UARTS on either assertion of power-up (BDCOK) or upon assertion of INIT by the processor. If jumper E50-E51 is installed and jumper E52-E53 is removed, the UARTS will be cleared by INIT. If E52-E53 is installed and E50-E51 is removed, the UARTS are cleared by BDCOK.

It is preferable to use BDCOK to clear the UARTS in order to prevent loosing characters if the processor starts a transfer and then asserts BINIT L. Refer tp Table 2-6 for UART reset options.

OPTION	E50-E51	E52-E53		
Reset on BDCOK	X	O		
Reset on BINIT	O	X		

X = Out, O = In

TABLE 2-6: UART RESET OPTIONS

2.2.5 Baud Rate Selection

Baud rates for each of the two channels are set independently via switch SW1 (Line O) and switch SW2 (Line 1). Refer to Table 2-7 for baud rate switch settings.

BAUD RATE LINE O (SW1)- LINE 1 (SW2)-	1 1	2 2	SWI 3 3	TCH P	OSITI 5 5	ONS 6 6	7 7	8 8
38.4K 19.2K 9600 4800 2400 1200 600 300	O X X X X X X	X 0 X X X X X	X X O X X X X	X X X O X X X	X X X X O X X	X X X X O X	X X X X X X O X	X X X X X X

X = Off, O = On

TABLE 2-7: BAUD RATE SWITCH SETTINGS

2.2.6 Data Word Format

The data word format parameters are jumper selectable for individual lines. The number of data bits, the number of stop bits, and the mode of parity are determined as shown in Table 2-8.

	PERS LINE 1	NAME	DESCRIPTION						
E1 –E2	E11-E12	NPB	Enable/Disable Parity Out = Parity Disabled, In = Parity Enabled						
E3-E4	E13-E14	NSB	Select 1 or 2 Stop Bits Out = 2 Stop Bits In = 1 Stop Bit						
E5-E6	E15-E16	NB2	Select Number NB2 NB1 # E of Data Bits IN* IN 5 E per Character IN OUT 6 E						
E7-E8	E17-E18	NB1	Select Number NB2 BN1 # E of Data Bits OUT* IN 7 E per Character OUT OUT 8 E						

OUT = Even Parity, IN = Odd Parity

TABLE 2-8: DATA WORD PARAMETER JUMPERS (FACTORY CONFIGURATION: PARITY DISABLED, ONE STOP BIT, 8 CHARACTER BITS)

2.2.7 Serial Interface Selection

The SMF-V100 can interface with RS232C, RS-422, or RS-423 devices. The serial interface for each channel is independently jumper selectable as shown in Table 2-9.

JUMPERS LINE O LINE 1		RS-232C/423	RS-422
E21-E22	E27-E28	0	X
E22-E23	E28-E29	X	O
E24-E25	E30-E31	0	O
E25-E26	E31-E32	X	X

X = Out, O In

TABLE 2-9: SERIAL INTERFACE SELECTION (FACTORY CONFIGURATION: RS-232C)

2.2.8 Interface Connector

The SMF-V100 uses 10-pin connectors for Line 0 and Line 1. Connector pin-out is the same as that of the DEC DLV11J. Refer to Table 2-10.

Figure 2-2 illustrates the connector pin assignment as viewed from the top of the board (serial line connector end), component side up.

I/O CONNECTOR PIN NUMBER		SIGNAL	
1 2 3 4* 5 6 7 8 9 10 *Groun	SIGNAL Transm Transm SIGNAL Indexi Receiv Receiv SIGNAL +12VDC	it Data it Data - GND ng Key - No F e Data - e Data + GND	




TABLE 2-10: I/O PIN CONNECTOR

FIGURE 2-2: 10-PIN I/O CONNECTOR

2.2.9 Interrupt Priorities

Interrupt priorities within the SMF-V100 are structured as follows:

PRIORITY	REGISTER	
4 (high)	CHO RBUF	
3	CHI RBUF	
2	CHO XBUF	
1	CHI XBUF	

TABLE 2-11: SMF-V100 INTERRUPT PRIORITIES

2.10 Line Time Clock

The SMF-V100 provides an on-board crystal controlled line frequency clock. The clock circuitry allows the option of supplying a line time clock from the on-board circuits, controlling the BEVENT L line when it is driven from a power supply LTC signal, or providing a clock from an external source.




FIGURE 2-3: CLOCK CSR - 177546

BIT	DEFINITION	DESCRIPTION
7	MONITOR	Set by the line frequency clock signal OR INIT. Cleared by the program or INIT.
6	INTERRUPT ENABLE	When asserted (1), the BEVENT line is toggled to provide interrupts to the LSI-11. Read/Write. Cleared on power-up.

DESCRIPTION TON

The SMF-V100 provides a Clock Register at location 177546. Bit 6, when asserted, enables clock interrupts. When bit 6 is asserted clock pulses appear on the BEVENT L line. The processor is then interrupted at the clock frequency.

When Clock Register, bit 6, is not asserted, interrupts are disabled and, depending upon jumper configuration, the SMF-V100 will either block the internal clock or will clamp the BEVENT L line low to prevent interrupts from the power supply LTC signal.

There are three cases to be considered when determining which clock option to use:

1. Power supply generates LTC signal on BEVENTL

In this situation, jumper for external BEVENT (See Table 2-12). The SMF-V100 will control the interrupts to the processor via the Clock Register bit 6 by clamping the BEVENT line when interrupts are disabled (bit 6 not asserted). The Clock Register will be cleared upon power-up or INIT to disable interrupts.

cleared upon power-up or INIT to disable interrupts.

2. No power supply LTC. Internal SMF-V100 clock to be used.

In this situation, jumper the SMF-V100 for internal clock (see Table 2-12). The SMF-V100 will control the BEVENT line via bit 6 of the clock CSR.

3. No power supply LTC and external clock is to be used.

In this situation, the SMF-V100 should be jumpered for External Clcok (See Table 2-12). The externally supplied clock must be connected from backplane AF1 of the slot occupied by the SMF-V100. The clock CSR will control pulses on the BEVENT line exactly as described previously.

JUMPER	INTERNAL CLOCK	EXTERNAL CLOCK	EXTERNAL BEVENT
E33-E34	IN	OUT	OUT
E35-E36	IN	IN	OUT
E37-E38	OUT	OUT	IN
E46-E47	IN	IN	OUT
E48-E49	OUT	IN	OUT

TABLE 2-12: CLOCK JUMPER OPTIONS

NOTE

In external BEVENT mode, the power supply LTC signal is also controlled via the front panel switch.

2.2.11 Bootstrap

The SMF-V100 provides a multi-device bootstrap for most standard DEC devices. This bootstrap routine is interactive with the console device and depends upon a 2-character mnemonic from the operator to determine the device to boot.

The bootstrap PROM occupies two separate address regions in the I/O user page. Area 1 is 173000 through 173776, and area 2 is 164000 through 164776.

The bootstrap function can be disabled or selectively enabled by address region via switch SW3. Refer to Table 2-13 below.

BOOT FUNCTION	SW3-1	SW3-10
Disable Boot	ON	ON
Enable 173000-173776	OFF	ON
Enable 164000-164776	ON	OFF
Enable All	OFF	OFF

TABLE 2-13: BOOT ENABLE/DISABLE SWITCH SW3

The SMF-V100 can accommodate two bootstrap PROMs in U34 and U33. The standard PROM in location U34 includes devices listed in Table 2-14. Location U33 is reserved for an additional device PROM. To enable the additional PROM, set SW3-1 and SW3-10 both OFF (Enable All from Table 2-13).

DEVICE	MNEMONIC	TINU
RXV11 Floppy (Single Density) RXV21 Floppy (Dual Density) RKV11 Cartridge Disk RLO1, RLO2 Cartridge Disk RK611, RK711 Cartridge Disk RP11 Disk Pack System	DX DY DK DL DM DP	0,1 0,1 0-8 0-4 0-8 0-8

TABLE 2-14: DEVICES SUPPORTED BY BOOTSTRAP

The bootstrap program is entered upon power-up if the processor is properly jumpered. The boot program can also be initiated by starting at location 173000 under ODT. Be sure RUN switch is enabled on the front panel.

After the bootstrap program is started an asterisk (*) will prompt the console for a 2- or 3-character mnemonic, followed by a carriage return (CR).

NOTE

If the SMF-V100 boot program is to be used, be sure that no other bootstrap device is enabled in the system. Also, if a controller resident boot is used, be sure to disable the SMF-V100 boot.

2.2.12 Installation in Backplane

After the SMF-V100 has been properly configured, plug the module into the appropriate Q bus slot of any standard backplane. Since the SMF-V100 is an interrupting device, be certain the continuity of the BIAKI and BIAKO from the CPU to the SMF-V100 exists.

Table 2-15 describes the Q bus pins used by the SMF-V100.

CONN	ECTOR A	CONNECTOR B	
AA1	NOT USED NOT USED NOT USED NOT USED NOT USED	BA1	BDCOK H
AB1		BB1	BPOK H
AC1		BC1	NOT USED
AD1		BD1	NOT USED
AE1		BE1	NOT USED
AF1	EXT CLK IN NOT USED GND NOT USED NOT USED	BF1	NOT USED
AH1		BH1	NOT USED
AJ1		BJ1	NOT USED
AK1		BK1	NOT USED
AL1		BL1	NOT USED
AM1	GND	BM1	GND
AN1	NOT USED	BN1	NOT USED
AP1	BHALT L	BP1	NOT USED
AR1	NOT USED	BR1	BEVENT L
AS1	NOT USED	BS1	NOT USED
AT1	GND	BT1	GND
AU1	NOT USED	BU1	NOT USED
AV1	NOT USED	BV1	5VDC
AA2	5VDC	BA2	5VDC
AB2	NOT USED	BB2	NOT USED
AC2	GND	BC2	GND
AD2	12VDC	BD2	NOT USED
AE2	BDOUT L	BE2	BDAL2 L
AF2	BRPLY L	BF2	BDAL3 L
AH2	BDIN L	BH2	BDAL4 L
AJ2	BSYNC L	BJ2	BDAL5 L BDAL6 L BDAL7 L BDAL8 L BDAL9 L
AK2	NOT USED	BK2	
AL2	BIRQL	BL2	
AM2	BIAKL L	BM2	
AN2	BIAKO L	BN2	
AP2 AR2 AS2 AT2 AU2 AV2	BBS7 L BDMGI L BDMGO L BINIT L BDALO L BDALI L	BP2 BR2 BS2 BT2 BU2 BV2	BDAL10 L BDAL11 L BDAL12 L BDAL13 L BDAL14 L BDAL15 L

TABLE 2-15: SMF-V100 BUS SIGNALS AND PIN ASSIGNMENTS

2.3 CABLES

Cables to mate with the 2 x 5 pin SMF-V100 connector are available from Sigma Information Systems. The standard cable is compatible with the DEC VT100.

When building a cable for the SMF-V100, consider the following:

- A) The receivers have differential inputs. For RS-232C or RS-423, RECEIVE DATA (Pin 7 on 2 x 5 pin connector) must be tied to signal ground (Pins 2, 5 or 9) in order to maintain proper EIA levels. RS-422 is balanced and uses both RECEIVE DATA + and RECEIVE DATA -.
- B) To directly connect to a local EIA RS-232C terminal, it is necessary to use a null modem. To build the null modem into the cable, switch RECEIVE DATA (Pin 2) with TRANSMIT DATA (Pin 3) on the RS-232C connector.
- C) To mate to the SMF-V100 connector block, the following parts are required:

 CABLE RECEPTACLE
 AMP P/N 87456-9

 CLIP CONTACTS
 AMP P/N 87124-1

 KEY PIN (PIN 6)
 AMP P/N 87179-1

D) To mate to a VT100 or compatible terminal, the following parts are needed:

RS-232C CONNECTOR AMP P/N 205207-1
CRIMP TERMINAL AMP P/N 66504-4
STRAIN RELIEF COVER AMP P/N 206472-1
4-CONDUCTOR CABLE ALPHA P/N 5004.

The cable wire list for a null modem cable switchable for interconnection from a SMF-V100 to a VT100 compatible terminal is as illustrated in Figure 2-4 and defined in Table 2-16.




FIGURE 2-4: SMF-V100 RS-232C CONNECTIONS

PIN NO.	SIGNAL
1 2 3 4 5 6 7 8 9 10	UART CLOCK IN OR OUT (16 X BAUD RATE, CMOS) SIGNAL GND TRANSMIT DATA + TRANSMIT DATA - SIGNAL GND INDEX KEY - NO PIN RECEIVE DATA - RECEIVE DATA + SIGNAL GND FUSED 12VDC FOR 20mA DLV11KA

TABLE 2-16: SMF-V100 RS-232C PIN DEFINITIONS

Section 3 Functional Description

3.0 GENERAL INFORMATION

The following is a functional description of the registers contained in the SMF-V100 multifunction board.

3.1 REGISTER DESCRIPTION

The SMF-V100 has four registers for each serial line, plus one register for the clock. The bootstrap addresses are each addressable in the I/O page.

3.1.1 Serial Line Registers

Each serial port has four device registers as follows:

17XXXO	RCSR	Receiver Control/Status Register
17XXX2	\mathtt{RBUF}	Receiver Buffer
17XXX4	XCSR	Transmitter Control/Status Register
17XXX6	XBUF	Transmitter Buffer

If channel O is assigned as the console, the register assignment is as follows:

RCSR = 177560 RBUF = 177562 XCSR = 177564 XBUF = 177566

The serial line register description are shown in Figure 3-1 through 3-4.




FIGURE 3-1: RCSR (17XXXO) REGISTER FORMAT

BIT DESCRIPTION

15-8 NOT USED. On Read = 0.

RECEIVER DONE. Read Only. Set when an entire character has been received and is ready for input to the processor. If Receiver Interrupt Enable (bit 6) is set, setting Receiver Done will start an interrupt sequence. Cleared when RBUF is read, or by INIT.

RECEIVER INTERRUPT ENABLE. Read/Write. Set under program control to enable Done (bit 7) to initiate an interrupt sequence. Cleared by INIT or program control.

5-0 NOT USED. On Read = 0.




FIGURE 3-2: RBUF (17XXX2) REGISTER FORMAT

BIT *	DESCRIPTION
15	ERROR. Read Only. Set whenever bit 14, 13 or 12 is set. Cleared by INIT.
14	OVERRUN. Read Only. Set when previous character has not completely been read (RCSR bit 7 not cleared) prior to receiving a new character. Cleared by INIT.
13	FRAME ERROR. Read Only. Set when no valid stop bit is present for the character being received. Cleared by INIT.
12	RECEIVER PARITY ERROR. Read Only. Set when the received parity does not agree with the expected parity. Always O if the line is configured for no parity. Cleared by INIT.
11-8	NOT USED. On Read = 0
7-0	RECEIVED DATA BITS. Read Only.




FIGURE 3-3: XCSR (17XXX4) REGISTER FORMAT

- 15-8 NOT USED. Read as O
- 7 TRANSMIT READY. Read Only. Set when XBUF is empty and can accept another character for transmission. It is also set by INIT during power-up sequence or during a Reset instruction.
- TRANSMIT INTERRUPT ENABLE. Read/Write. Set under program control when it is desired to generate a transmitter interrupt request (transmitter ready to accept a character for transmission). Cleared under program control, during power-up sequence or Reset instruction.
- 5-1 NOT USED. Read as O.
- O TRANSMIT BREAK. Read/Write. Set or Reset under program control. When set, a continuous space level is transmitted; however, bits 6 and 7 will still operate, allowing software timing on Break. When not set, normal character transmission can occur. Cleared by INIT.




FIGURE 3-4: XBUF (17XXX6) REGISTER FORMAT

BIT DESCRIPTION

15-18 NOT USED. Read as O.

7-0 TRANSMIT DATA. Write Only. (On Read = 0.) 5 to 8 bit data is right justified. Loaded under program control for serial transmission.

3.1.2 Clock Register

The SMF-V100 Clock Register works in conjunction with the Q bus BEVENT L line (BR1). Both LSI-11 and LSI-11/23 (when jumpered to acknowledge BEVENT) are interrupted by a high to low transition of BEVENT. When interrupted, the processor vectors to the standard clock vector (100 octal) for service. No external interrupt is required from the SMF-V100.




FIGURE 3-5; CSR (177546) CLOCK REGISTER FORMAT

BIT	DESCRIPTION
15-8	NOT USED. On Read = O.
7	CLOCK MONITOR. Read/Write. Set by BEVENT transition. Can be cleared but not set. Cleared by the program, INIT, or power-up sequence.
6	INTERRUPT ENABLE. Read/Write. When cleared, BEVENT is clamped to prevent transition. When enabled, BEVENT is permitted to toggle. Cleared by INIT or power-up sequence.
5-0	NOT USED. On Read = O

3.3 ASYNCHRONOUS TRANSMISSION FORMAT

In asynchronous transmission, data characters are transmitted in the format shown in Figure 3-6.




FIGURE 3-6: ASYNCHRONOUS TRANSMISSION FORMAT

BIT DESCRIPTION

- 11-10 STOP BITS. Stop bits can be configured for either one or two Stop bits. When the first Stop bit is received, the UART shifts the data in parallel from the receiver shift register to the SMF-V100 parallel buffer register (RBUF). All Start, Stop and Parity bits are removed from the character. The receiver asserts Don (RCSR bit 7) and all data and error bits become valid.
 - 9 PARITY. Parity can be configured for Odd, Even, or None. If the device is configured for no parity, the Stop bits follow immediately after the data bits.
- 8-1 DATA BITS. From 5 to 8 bits of data (depending upon predetermined character format) can be transmitted. Data is shifted in by the UART so the least significant bit is stored in the lowest bit position in the UART shift register.
 - O START BIT. Detected by the UART as markto-space transition, causing the UART to begin loading the character into its shift register.