# SCD-DLV11J/8P 8-Channel Programmable Interface Manual


MA400265 REV B

VDL ABO PATCH

ERROR LOCATION / CONTENTS PATCH

#10,3464 003562 / 001401 000401 READER ENABLE

# SCD-DLV11J/8P 8-Channel Programmable Interface Manual



COPYRIGHT © SIGMA INFORMATION SYSTEM ANAHEIM, CALIFORNIA - OCTOBER 1984

# MA400265 REV B

# **Contents**

SECTI	ON 1 -	GENE	RAL	INF	FORM	1AT	IC	N																				
1.2	INTROD GENERA FEATUR SPECIF	L DES	SCRI	PT]	I ON																							. 2
SECTI	- S NC	INST	ALLA	TI(	NC																							
2.3 2.4 2.5 2.6 2.7 2.8 2.10 2.11	UNPACK ADDRES VECTOR BAUD F LINE P CONSOL BREAK CABLIN MODULE RACKMO	S SEI R SWI RATE : PARAM E SEI RESPI IG .	LECT TCH SELE ETER LECT ONSE	ION SEN CT: RS S ION	LECTION SWIT	ric rci	ON H S	SEL	E(	CT:	NO I			•		•	•		•	•			•	•	•	•	•	. 7 . 8 . 9 10 10 11 11 12
SECTI	ON 3 -	PROG	RAM	1I N	G C	ON:	SII	DEF	RA	TI	SNC	3							•				•					
3.2	INTROD DEVICE VECTOR WORD F 3.4.1 3.4.2 3.4.3 3.4.4	R ADD R INT FORMA Rece Rece Tran	RESS ERRU TS ive	JPT Co c B	ORM FO ntr uff ont	AT RM/ ol er	AT /S ()	ta RBI S ta	tu: JF	s ) us	Reg	gi:	st	er te	(1	C RCS	SR)	::	•	•	•	•	•	•	•	•	•	17 18 19 19 20 21
APPEN APPEN	DIX A DIX B	Q BU ADDR	S PI	I N AN	ASS D V	IG EC	NM TO	EN R	TS SW	i.	СН	· S	ET	TİI	NG:	S	•	•	•	•				•	•	•	•	A-1 B-1

# Examples/Figures/Tables

EXAMPLE 2-1 EXAMPLE 2-2	ADDRESS SELECTION
FIGURE 2-1 FIGURE 2-2	FACTORY CONFIGURATIONS
TABLE 2-1 TABLE 2-2	FACTORY-SET PARAMETERS 6 BAUD RATE SELECTION
TABLE 2-2	LINE PARAMETERS SWITCH SELECTION
TABLE 2-4	CONSOLE ENABLE
TABLE 2-5	BREAK CONFIGURATIONS
TABLE 2-6	CTS BIAS CONFIGURATION
TABLE 2-7	CABLE PIN ASSIGNMENTS
TABLE 3-1	STANDARD ADDRESS AND VECTOR ASSIGNMENTS 10

# Section 1 - General Information

#### 1.1 INTRODUCTION

This manual supplies the information needed to install and operate the SCD-DLV11J/8P 8-channel serial line interface module manufactured by Sigma Information Systems, Anaheim, California. The material is arranged into the following sections:

SECTION 1 - GENERAL INFORMATION. This section contains a general description of the interface module, along with features. Specifications are included.

SECTION 2 - INSTALLATION. This section contains the switch selection and associated register formats for device and vector address assignments, baud rates and line parameters. Cabling and backplane installation is included.

SECTION 3 - PROGRAMMING CONSIDERATIONS. This section contains the address/vector formats and register formats for transmit and receive control/status and buffer registers.

APPENDIX A - The appendix lists the bus signals and their associated pin assignments.

APPENDIX B - This appendix contains a complete list of address and vector switch settings for address/vector assignments.

#### 1.2 GENERAL DESCRIPTION

The SCD-DLV11J/8P is a dual-wide asynchronous interface between the LSI-11 bus and up to eight standard serial I/O devices. It is software compatible with DEC\* operating systems and diagnostics designed for the DLV11J. It plugs directly into any dual Q bus\* slot.

Sigma's SCD-DLV11J/8P has switch selectable address (160000 to 177776) and vector (000 to 776) assignments. Once the initial address and vector are assigned, all eight channels are contiguous except the console channel which, if selected, resides at 177560 with vector at 60.

All channels share a programmable baud rate with a switch selectable default value. Baud rates range from 50 to 19.2K buad. The SCD-DLV11J/8P supports only RS-232C devices with all channels sharing switch selectable line parameters.

The interface module requires two 12-foot, 4-channel cables, each terminating with four DB25P connectors. An optional rackmount panel provides convenient mounting for the eight DB25P connectors.

# 1.3 FEATURES

The following are some of the features of the SCD-DLV11J/8P.

- Eight asynchronous serial lines can be supported on one dual-wide module.
- The module is plug compatible with LSI-11 backplanes and plugs directly into any Q bus slot without backplane modification.
- The interface is software compatible with operating systems and diagnostics designed for the DLV11J.
- Baud rate is programmable with a switch selectable default value.
- Device address and vector assignments are switch selectable.
- Line parameters are switch selectable.

\*DEC and Q bus are registered trademarks of Digital Equipment Corporation.

#### 1.4 SPECIFICATIONS

Power Requirements: +5VDC AT 2.0A

+12VDC at 0.2A

Device Address: Switch selectable 160000-177776 (Console = 177560)

Vector Switch selectable 000-776 (console = 60)

Baud Rate: Programmable per channel: 50, 75, 110, 134.5, 150,

200, 300, 600, 1200, 1800, 3400, 3600, 4800, 7200,

9600 and 19.2K

Line Parameters: Switch selectable. Shared by all channels

Data Bit: 7 or 8

Parity: Odd, even or none

Stop Bit: 1 or 2

Operation: Full duplex

Interface Type: RS-232C

Bus Load: One DC load

Optional Cables: Requires two 12-ft, 4-channel cables, each termin-

ated with four DB25P connectors. Terminals require null modem cable with DB25S to SCD-DLV11J/8P's ter-

minated connectors.

Optional Panel: Mounts the eight DB25P connectors for convenient

rear rackmount cabling to RS-232C devices.

Installation: Plugs directly into any standard Q bus slot that

provides continuous BIAK1 and BIAKO lines.

Dimensions: Single dual-wide module: 5.2"W x 8.9"H (13.2cmW x

22.8cmH)

Temperature

Operating: 0°C to 50°C

Storage: -40°C to 85°C

Humidity: 10% to 90% noncondensing

#### Section 2 - Installation

#### 2.1 UNPACKING AND INSPECTION

The SCD-DLV11J/8P is shipped in a special packing carton designed to keep the module from vibrating and to give it maximum protection during shipment. The packing carton should be retained in case the unit requires reshipment.

Unpack the SCD-DLV11J/8P and visually inspect it for any damage that may have occurred during shipment. If any damage has occurred notify Sigma Information Systems immediately.

# 2.2 FACTORY-SET PARAMETERS

The SCD-DLV11J/8P is shipped configured with DEC standard operating parameters as defined in Table 2-1. The location of the switches that determine these parameters is shown in Figure 2-1.

Before installing modules, verify that these configurations are properly selected. The following sections describe the procedures to verify and/or reconfigure these operating parameters.

PARAMETER	STATUS
Device Address Vector Interrupt Baud Rate	176500 300 9600
Console Channel 7 Address	Enabled 177560
Word Format Character Length Parity	8 bits Disabled
Stop Bits CTS Bias	+12V

TABLE 2-1: FACTORY-SET PARAMETERS






FIGURE 2-1: FACTORY CONFIGURATIONS

#### 2.3 ADDRESS SELECTION

The SCD-DLV11J/8P has switch selectable device addressing in the range of 160000 to 177776 (octal). Once an initial address is assigned, the remaining seven channels are contiguous except the console which, if selected, resides at 177560 as channel 7. Refer to Section 3.1 for a description of the device address and vector interrupt assignments. The initial address format is shown below.



Use the following examples to set SW3. Notice that OFF = 1 and ON = 0.




EXAMPLE 2-1: ADDRESS SELECTION

A complete list of address switch settings is shown in Appendix B.

#### 2.4 VECTOR SWITCH SELECTION

The SCD-DLV11J/8P has switch selectable vector assignments in the range of 000-776 (octal). Once the initial vector is assigned the remaining seven vectors are contiguous except the console which, if assigned, resides at 60 as channel 7. The initial vector format is shown below.



Use the following examples to set SW1. Notice that OFF = 1 and ON = 0.

Set standard default vec	ctor 300.		
VECTOR BITS:	V8 V7 V6	;	
SW1 POSITIONS:	4 3 2	)	
SW1 SETTINGS:	ON OFF OFF	•	
SW1 VALUES:	0 1 1		
VECTOR INTERRUPT:	3	0	0
Set vector 200.			
VECTOR BITS:	V8 V7 V6	j	
SW1 POSITIONS:	4 3 2	2	
SW1 SETTINGS:	ON OFF ON	l	
SW1 VALUES:	0 1 0	)	
VECTOR INTERRUPT:	2	0	0

EXAMPLE 2-2: VECTOR INTERRUPT SELECTION

A complete list of vector interrupt switch settings is shown in Appendix B.

#### 2.5 BAUD RATE SELECTION

All channels share the same programmable baud rate. The baud rate format is shown below.



where BRO-BR3 define programmable baud rates and SW2 defines switch selectable baud rates as shown in Table 2-2.

		CCD DI	TC		
BAUD	15	CSR BI	13	12	
				12	
RATE	SW2		TIONS-		
	5	6	7	8	
50	ON	ON	ON	ON	004200
50					014200
75	ON	ON	ON	0FF	024200
110	ON	ON	0FF	ON	
134.5	ON	ON	OFF	OFF	034200
150	ON	OFF	ON	ON	0442.00
200	ON	0FF	ON	OFF	054200
300	ON	OFF	OFF	ON	064200
600	ON	OFF	OFF	OFF	074200
1200	0FF	ON	ON	ON	104200
1800	OFF	ON	ON	OFF	114200
2400	0FF	ON	0FF	ON	124200
3600	OFF	ON	0FF	0FF	134200
4800	OFF	OFF	ON	ON	14 4200
7200	0FF	0FF	ON	0FF	154200
9600*	0FF	0FF	0FF	ON	164200
19.2K	OFF	OFF	0FF	OFF	174200

\*Factory preset of =1, on =0

TABLE 2-2: BAUD RATE SELECTION

If programmable baud rate is enabled (XCSR bit 11 is set), the XCSR bits 15-12 override SW2 baud rate selection. See Section 3.4.3 for programmable baud rate selection.

# 2.6 LINE PARAMETERS SWITCH SELECTION

All eight channels share the same line parameters. The start bit is 1, but data bit, parity and stop bits can be assigned via switch SW2 as shown in Table 2-3.

LINE PARAMETER	SW2 POSITIO	N DEFINITION
Character Lengt	h 4	ON = 7 bits *OFF = 8 bits
Parity Enable	3	*ON = disable parity OFF = enable parity
Parity Type	2	ON = odd parity OFF = even parity
Stop bits	1	*ON = 1 stop bit OFF = 2 stop bits

<sup>\*</sup>Factory preset

TABLE 2-3: LINE PARAMETERS SWITCH SELECTION

# 2.7 CONSOLE SELECTION

The console, if selected, is assigned channel 7. The SCD-DLV11J/8P is shipped with the console enabled. To disable the console set switch SW3-5 as shown in Table 2-4.

CONSOLE STATE	JS	SW3-5
Disabled Enabled		ON *OFF

<sup>\*</sup>Factory preset

TABLE 2-4: CONSOLE ENABLE

#### 2.8 BREAK RESPONSE

Channel 7 can be configured to either bootstrap, halt (console emulation mode), or have no response to a receive break condition. A bootstrap operation upon a receive break condition causes the CPU to execute the bootstrap program strating at the memory location defined by the power-up mode jumpers of the CPU. A halt operation unpon a receive break condition causes the processor to halt and the console octal debugging technique (ODT) microcode to be invoked. Configurations are shown in Table 2-5.

BREAK RESPONSE	E1-E2	E1-E3
*None	OUT	OUT
Boot	IN	OUT
Halt	OUT	IN

\*Factory Preset

TABLE 2-5: BREAK CONFIGURATIONS

#### 2.9 CTS BIAS

The Clear To Send (CTS) signal bias is factory configured for +12V. The CTS bias can be reconfigured for -12V; however, it is recommended that the factory configuration remain unchanged. CTS configurations are shwon in Table 2-6.

CTS BIAS	E4-E5	E5-E6
*+12V	OUT	IN
-12V	IN	OUT

\*Factory Preset

TABLE 2-6: CTS BIAS CONFIGURATION

#### 2.10 CABLING

The SCD-DLV11J/8P has two optional 40-pin connectors, each terminating in four DB25P connectors. The 40-pin connectors and associated 25-pin terminating connector pin assignments are defined in Table 2-7.

SIGNAL	DESCRIPTION	25-PIN DB25P			CONNEC NUMBER 2 6	3 ←	J2 J1
Transmit Data	Data transmitted from SCD-DLV11J/8P to terminal	3	33	23	13	3	
Receive Data	Data received by SCD-DLV11J/8P from terminal	2	38	28	18	8	
Clear to Send	Signal sent by device to SCD- DLV11J/8P to indicate readi- ness for transmitted data	5	34	24	14	4	
Ground	Signal Ground*	7	39	25	12	5	
Ground	Protective Ground*	1	32	22	15	2	

\*Signal and Protective Grounds are connected.

TABLE 2-7: CABLE PIN ASSIGNMENTS

The SCD-DLV11J/8P provides a Clear to Send input which can be driven by the attached serial line device to cause the SCD-DLV11J/8P channel to stop transmitting. The common use for this feature is with a printer that does not support XON-XOFF, but does provide a buffer full signal. This buffer status signal can be used to assert the CTS signal and effectively control transmission of data to the printer from the SCD-DLV11J/8P.

Cabling to terminals requires null modem cables with DB25S sockets between the SCD-DLV11J/8P connectors and associated terminal connectors.

#### 2.11 MODULE INSTALLATION

The SCD-DLV11J/8P plugs directly into any Q bus slot, providing BIAK1 and BIAKO lines from the interface to the CPU are continuous. Bus signals and associated pin assignments are listed in Appendix A.

# 2.12 RACKMOUNT PANEL (OPTION)

An optional rackmount panel provides convenient mounting for the eight DB25P connectors. The panel accepts connectors from two 8-channel devices. The panel is illustrated in Figure 2-2.




FIGURE 2-2: RACKMOUNT CONNECTOR PANEL

# Section 3 - Programming

### 3.1 INTRODUCTION

The SCD-DLV11J/8P is controlled by four device registers per channel for a total of 32 device registers. The four device registers provided for each of the eight channels are:

RCSR	Receive Control/Status Registers
RBUF	Receive Buffer
XCSR	Transmit Control/Status Register
XBUF	Transmit Buffer


With the exception of the console channel, the device registers are assigned in a contiguous block by setting the address of channel 0. If the SCD-DLV11J/8P is used as the console device, channel 7 is assigned the console address and vector. If the SCD-DLV11J/8P is not used as the console, channel 7 is assigned as the last contiguous address set. Table 3-1 illustrates an initial address and vector assignment with contiguous locations.

ADDRESS	REGISTER	VECTOR	CHANNEL
176500	RCSR	300	0
176502	RBUF		
176504	XCSR	304	0
176506	XBUF		
176510	RCSR	310	1
176512	RBUF		
176514	XCSR	314	1
176516	XBUF		
176520	RCSR	320	2
176522	RBUF		_
176524	XCSR	324	2
176526	XBUF		
176530	RCSR	330	3
176532	RBUF		
176534	XCSR	334	3
176536	XBUF		
176540	RCSR	340	4
176542	RBUF		
176544	XCSR	344	4
176546	XBUF		
176550	RCSR	350	5
176552	RBUF		
176554	XCSR	354	5
176556	XBUF		_
176560	RCSR	360	6
176562	RBUF	300	
176564	XCSR	364	6
176566	XBUF	001	ŭ
176570*	RCSR	370	7
176570	RBUF	3/0	′
176574	XCSR	374	7
176576	XBUF	J/ T	'
The property to the property of the section of the	lagen self-demonstra (g. 1855). Makanaktura arrawa dagi fassan dinangsalandan be	maganisti valida i agrazioni magaliyan esa she e yan iliku 🍂 agan il	
*If the conso			
at channel			our ad-
dresses in t	criis table a	ıre:	in the state of th
177560	RCSR	60	7
177562	RBUF		_
177564	XCSR	64	7
177566	XBUF		

TABLE 3-1: STANDARD ADDRESS AND VECTOR ASSIGNMENTS


#### 3.2 DEVICE ADDRESS FORMAT

The address format is shown below.



# 3.3 VECTOR INTERRUPT FORMAT

The interrupt vector format is shown below.



All bits not used are read as 0.

Receiver Interrupt

Transmitter Interrupt


0

1

#### 3.4 WORD FORMATS

The four word formats, one for each device register within a channel, are described in the following sections.

### 3.4.1 Receive Control/Status Register (RCSR)



RX DN RECEIVER DONE. Set when an entire character has been received and is ready for input to the CPU. Cleared when RBUF is read or BINIT L signal goes true. If RX INT (bit 6) is set, setting RX DN starts an interrupt sequence. Read only.

RX INT

RECEIVER INTERRUPT ENABLE. Set under program control to generate a receiver interrupt request (when a character is ready for input to the processor signified by bit 7 being set). Cleared under program control or by BINIT signal. Read/write.

All bits not used are read as 0.

#### 3.4.2 Receiver Buffer (RBUF)

15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH OV ERR RU	R FRM N ERR	PAR ERR							an <b>S</b> ano seranggalan Manggalan	DATA	A BI	ΓS	Andrew Control of the	

CH ERR CHANNEL ERROR STATUS. Logical OR of bits 14, 13, and 12. Read only.

OVR RUN

OVERRUN ERROR. When set, indicates that the reading of the previously received character was not completed (receiver done not cleared) prior to receiving a new character. Cleared by BINIT signal. Read only.

#### NOTE

When "back-to-back" characters are received, one full character time is allowed from the time instant receiver done (bit 7) is set to the occurrence of an overrun error.

FRM ERR FRAMING ERROR. When set, indicates that the character read had no valid stop bit. Cleared by BINIT signal. Read only.

PAR ERR

PARITY ERROR. When set, indicates that the parity received does not agree with the expected parity. This bit is always 0 if no-parity operation is configured for the channel. Read only.

#### NOTE

Error bits remain valid until the next character is received, at which time the error bits are updated.

DATA BITS DATA BITS. Contains seven or eight data bits in a right-justified format. Bit 7 = 0 when 7 data bits are enabled. Read only.

All bits not used are read as 0.

# 3.4.3 Transmit Control/Status Register (XCSR)

10		10	12		 9	8	7	6	5	4	3	2	1	0
BR3	BR2	BR1	BRO	BR ENB			XMT RDY	XMT INT						XMT BRK

BR3-BRO PROGRAMMABLE BAUD RATE SELECT. When set, these bits choose a baud rate from 50-19.2K baud. BR END must be set for the baud rate to be affective. See section 2.5 to configure baud rate. Write only.

BR ENB PROGRAMMABLE BAUD RATE ENABLE. Must be set in order to select a new baud rate indicated by bits 12-15. Write only.

XMT RDY TRANSMIT READY. Set when XBUF is empty and can accept another character for transmission. It is also set by INIT, during power-up or during a reset instruction. Read only.

TRANSMIT INTERRUPT ENABLE. Set under program control when it is desired to generate a transmitter interrupt request when transmitter is ready to accept a character for transmission. Cleared under program control, during power-up or reset instruction. Read/write.

TRANSMIT BREAK. Set or reset under program control. When set, a continuous space level is transmitted. However, transmit done and transmit interrupt can still operate, allowing software timing of break. When not set, normal character transmission can occur. Cleared by BINIT. Read/write.

All bits not used are read as 0.

# 3.4.4 Transmit Buffer (XBUF)



Bits 0-7 contain the seven or eight right-justified data bits, which are loaded under program control for serial transmission. Bits not used are read as 0.

PIN	SIGNAL	LSI-11/2	LSI-11/23	PIN	SIGNAL	LSI-11/2	LSI-11/23
AA1 AB1 AC1 AD1 AE1 AF1	BIRQ5L BIRQ6L BDAL16L BDAL17L *SS1 *SRUNL	STOP L SRUNL	SINGLE STEP SRUNL	AA2 AB2 AC2 AD2 AE2 AF2	+5V -12V GND +12V BDOUTL BRPLYL		
AH1 AJ1 AK1 AL1 AM1 AN1	*SRUNL GND *MSPAREA *MSPAREB GND BDMRL	SRUNL MTOEL GND	SRUNL NOT USED NOT USED	AH2 AJ2 AK2 AL2 AM2 AN2	BDINL BSYNCL BWTBTL BIRQ4L *BIAK1L *BIAKOL	NOT USED	MMUSTRH
AP1 AR1 AS1 AT1 AU1 AV1	BHALTL BREFL +12VB GND PSPARE1 +5VB	NOT USED	NOT USED	AP2 AR2 AS2 AT2 AU2 AV2	BBS7L *BDMG1L *BDMGOL BINITL BDALOL BDAL1L	NOT USED	UBMAAPL
BA1 BB1 BC1 BD1 BE1 BF1	BDCOKH BPOKH *SSPARE4 *SSPARE5 *SSPARE6 *SSPARE6	SCLK3H SWMIB18H SWMIB19H SWMIB2OH	MMUDAL18H MMUDAL19H MMUDAL20H MMUDAL21H	BA2 BB2 BC2 BD2 BE2 BF2	+5V -12V GND +12V BDAL2L BDAL3L	·	
BH1 BJ1 BK1 BL1 BM1 BN1	*SSPARE8 GND *MSPAREB *MSPAREB BND BSACKL	SWMIB21H NOT USED NOT USED	CLKDISL NOT USED NOT USED	BH2 BJ2 BK2 BL2 BM2 BN2	BDAL4L BDAL5L BDAL6L BDAL7L BDAL8L BDAL9L		
BP1 BR1 BS1 BT1 BU1 BV1	BIRQ7L BEVNTL PSPARE4 GND PSPARE2 +5V	PSPARE4	+12VB	BP2 BR2 BS2 BT2 BU2 BV2	BDAL10L BDAL11L BDAL12L BDAL13L BDAL14L BDAL15L		

<sup>\*</sup>NOT BUSSED

Q BUS PIN ASSIGNMENTS

# SCD-DLV11J/8P ADDRESS ASSIGNMENTS VIA SW3 SWITCH SETTINGS

NOTES: SW3 POSITIONS ARE NOT LISTED IN NUMERICAL ORDER. SW3-5 IS CONSOLE ENABLE/DISABLE.

ADDRESS	1	2	SWIT 3 ADDR A10	4 ESS	8 BITS	7 5	6 A06		ADDRESS	1 A12	1	SWIT 3 ADDR	4 RESS	OSIT 8 BITS AO8	7	6
160000 160100	ON ON	ON ON	ON ON	ON ON	ON ON	ON ON	ON OFF		165000 165100 165200		OFF OFF	ON ON ON	OFF OFF OFF	ON ON	ON ON OFF	ON OFF ON
160200 160300 160400 160500	ON ON ON	ON ON ON ON	ON ON ON ON	ON ON ON ON	ON ON OFF OFF	OFF OFF ON ON	ON OFF ON OFF		165300 165400 165500	ON ON ON	OFF OFF	ON ON ON	OFF OFF OFF	ON OFF OFF	OFF ON ON	OFF ON OFF
160600 160700 161000	ON ON	ON ON ON	ON ON	ON ON OFF	OFF OFF ON	OFF OFF ON	ON OFF		165600 165700 166000	ON ON ON	OFF OFF	ON ON	OFF OFF ON	OFF OFF ON	OFF OFF ON	ON OFF ON
161100 161200 161300 161400	ON ON ON	ON ON ON	ON ON ON ON	OFF OFF OFF	ON ON ON OFF	ON OFF OFF ON	OFF ON OFF ON		166100 166200 166300 166400	ON ON ON	OFF OFF OFF	OFF OFF OFF	ON ON ON	ON ON OFF	ON OFF OFF ON	OFF ON OFF ON
161500 161600 161700	ON ON ON	ON ON ON	ON ON ON	OFF OFF	OFF OFF	ON OFF OFF	OFF ON OFF		166500 166600 166600	ON ON ON	OFF OFF OFF	OFF OFF OFF	ON ON	OFF OFF	ON OFF OFF	OFF ON OFF
162000 162100 162200 162300	ON ON ON	ON ON ON	OFF OFF OFF	ON ON ON	ON ON ON	ON OFF OFF	ON OFF ON OFF		167000 167100 167200 167300	ON ON ON	OFF OFF OFF	OFF OFF OFF	OFF OFF OFF	ON ON ON	ON OFF OFF	ON OFF ON OFF
162400 162500 162600 162700	ON ON ON	ON ON ON	OFF OFF OFF	ON ON ON	OFF OFF OFF OFF	ON ON OFF OFF	ON		167400 167500 167600 167700	ON ON ON	OFF OFF OFF	OFF OFF OFF	OFF OFF OFF	OFF OFF	ON ON OFF OFF	ON OFF ON OFF
163000 163100 163200 163300	ON ON ON	ON ON ON	OFF OFF OFF	OFF OFF OFF	ON ON ON ON	ON ON OFF OFF	OFF ON	•	170000 170100 170200 170300	OFF OFF OFF	ON ON ON	ON ON ON	ON ON	ON ON	ON ON OFF OFF	OFF ON
163400 163500 163600 163700	ON ON ON	ON ON ON	OFF OFF OFF	0FF	OFF OFF OFF	ON ON OFF	ON OFF ON		170400 170500 170600 170700	OFF OFF OFF	ON ON	ON	ON ON	OFF	ON ON OFF OFF	OFF ON
164000 164100 164200	ON ON	OFF OFF	ON ON	ON ON	ON ON ON	ON ON OFF	ON OFF ON		171000 171100 171200	OFF OFF	ON ON	ON ON	OFF OFF	ON ON	ON OFF	OFF ON
164300 164400 164500 164600	ON	OFF OFF OFF	ON ON	ON ON ON	OFF OFF OFF	ON ON OFF	I ON I OFF ON		171300 171400 171500 171600	OFF OFF OFF	0N 0N 0N	ON ON ON	OFF OFF OFF	OFF OFF	0N 0N OFF	ON OFF ON
164700	J ON	0FF	ON	ON	OFF	OFF	0FF	]	171700	OFF	ON	UN	I OFF	OFF	OFF	OFF

		-SW3	CUIT	CH F	2001	TT ON S		1			-SW3	CUT	רכט ו	1200	rion:	
ADDRESS	1	2	3 3	4	8	7	6		ADDRESS	1	2	3	4	8	110N3	6
ADDICESS	1		-	RESS		•			MUDICISS		<u> </u>	-		BITS	•	
	A12		A10	A09			A06			Δ12	Δ11	A10				A06
	712	V11	710	707	700	707	700			716	711	VIO	703	700	A07	700
172000	0FF	ON	0FF	ON	ON	ON	ON		175000	0FF	0FF	ON	0FF	ON	ON	ON
172100	0FF	ON	0FF	ON	ON	ON	0FF		175100	0FF	0FF	ON	0FF	ON	ON	OFF
172200	0FF	ON	0FF	ON	ON	0FF	ON		175200	0FF	0FF	ON	0FF	ON	0FF	ON
172300	0FF	ON	0FF	ON	ON	0FF	0FF		175300	0FF	0FF	ON	0FF	ON	<b>OFF</b>	0FF
172400	OFF	ON	0FF	ON	0FF	ON	ON		175400	0FF	0FF	ON	0FF	0FF	ON	ON
172500	OFF	ON	0FF	ON	0FF	ON	0FF		175500	OFF	0FF	ON	0FF	0FF	ON	0FF
172600	OFF	ON	0FF		0FF	0FF	ON		175600	0FF		ON	0FF	OFF	0FF	ON
172700	OFF	ON	0FF	ON	0FF	0FF	0FF		175700	OFF	0FF	ON	0FF	OFF	0FF	0FF
173000	OFF			0FF	ON	ON	ON		176000		0FF	0FF	ON	ON	ON	ON
173100	0FF	ON	0FF	0FF	ON	ON	0FF		176100		0FF	OFF	ON	ON	ON	0FF
173200	0FF	ON	0FF	0FF	ON	0FF	ON		176200	0FF		0FF	ON	ON	OFF	ON
173300	OFF	ON	0FF	0FF	ON	0FF	0FF		176300	OFF	OFF	0FF	ON	ON	0FF	OFF.
173400	OFF	ON	0FF	0FF	0FF	ON	ON		176400	0FF		0FF	ON	OFF	ON	ON
173500	OFF	ON	0FF	0FF	0FF	ON	0FF		176500		0FF	0FF	ON	OFF	ON	0FF
173600	0FF	ON	0FF		0FF	0FF	ON	Н	176600		OFF	OFF	ON	OFF	OFF	ON
173700	OFF	ON	0FF	0FF	011	0FF	0FF		176700	UFF	OFF	OFF	ON	OFF	OFF	0FF
174000	0FF	0FF	ON	ON	ON	ON	ON	Ш	177000	0FF	0FF	0FF	0FF	ON	ON	ON
174100	0FF	0FF	ON	ON	ON	ON	0FF		177100	0FF	T	0FF	0FF	ON	ON	OFF
174200	OFF	0FF	ON	ON	ON	OFF	ON		177200	0FF		0FF	0FF	ON	0FF	ON
174300	0FF	0FF	ON	ON	ON	OFF	0FF		177300	OFF	OFF	OFF	OFF	ON	OFF	0FF
174400	OFF	0FF	ON	ON	OFF	ON	ON		177400	0FF	OFF	OFF	OFF	OFF	ON	ON
174500	OFF	OFF	ON		0FF	ON	OFF		177500	OFF	OFF	OFF	0FF	OFF	ON	0FF
174600	OFF	OFF	ON	ON	OFF	0FF	ON		177600	OFF	OFF	OFF	OFF	OFF	OFF	ON
174700	OFF	0FF	ON		0FF	OFF	0FF		177700	0FF	0FF	0FF	0FF	OFF	OFF	0FF
174700	OFF	OFF	ON	ON	0FF	OFF	OFF		177700	0FF	OFF	0FF	0FF	OFF	OFF	OFF

#### SCD-DLV11J/8P BASE VECTOR ASSIGNMENTS VIA SWITCH SW1

BASE VECTOR	4	POSITIO 3 CTOR BIT V7	2
000 100 200 300 400 500 600 700	ON ON ON OFF OFF OFF	ON ON OFF OFF ON ON OFF	ON OFF ON OFF ON OFF ON