SCD-DLV11J/8S 8-Channel Serial Line Interface Manual

SCD-DLV11J/8S 8-Channel Serial Line Interface Manual

CORR	LECTIONS	_
NAME	DATE	PAGE
GARYS	26-FEB-87	11
GARYS	4-JAN-91	9

COPYRIGHT © SIGMA INFORMATION SYSTEMS

ANAHEIM CALIFORNIA - OCTOBER 1984

MA400295 REV B

Contents

SECTIO)N 1 - GE	NERAL	INF)KM/	4110	JN	*																			
1 2	INTRODUC GENERAL FEATURES SPECIFIC	DESCRI	PTI	NC	• •	•	•	•	•	•		•	•	•	•	•	•		•	•	•	•		•	•	. 2
SECTIO	ON 2 - IN	STALL	AT I O	N																						
2.11	UNPACKIN FACTORY- ADDRESS VECTOR S BAUD RAT LINE PAR CONSOLE BREAK RE CTS BIAS CABLING MODULE I RACKMOUN	SET PASELECT SELECT AMETER SELECT SELECT SPONSI	ARAM FION SEL ECTI RS S FION E .	ETE ON WIT	RS ION CH	SEL	.E(ON		• • • • • • • • • • • • • • • • • • • •	•	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	. 5 . 7 . 8 . 9 10 11 11 12 12
SECTI	ON 3 - PF	ROGRAM	MING																							
3.1 3.2 3.3 3.4	INTRODUC DEVICE A VECTOR I WORD FOR 3.4.1 3.4.2 3.4.3 3.4.4	ADDRES INTERR RMATS Recei Recei	S FO UPT ve C ver	RMA FOR ont Buf	T. MAT rol fer	/S (1/	ta RBI	tu: UF	s l	Reg	gi:	sto	er te	(1	RCS	SR CSI) R)	•	•	•	•	•	•	•	•	17 18 19 19 20 21
	DIX A DIX B	Q BUS	PIN SS A	I AS	SIG VEC	MM CTO	EN R	TS SW	I T	CH	S	ET	TII	NG	s.	•	•	•	•	•	•	•	•	•	•	A- B-

Examples/Figures/Tables

	ADDRESS SELECTION	
	FACTORY CONFIGURATIONS	
TABLE 2-1	FACTORY-SET PARAMETERS	
TABLE 2-2	BAUD RATE SWITCH PER CHANNEL	9
TABLE 2-3	BAUD RATE SELECTION	9
TABLE 2-4	LINE PARAMETERS SWITCH SELECTION	
TABLE 2-5	CONSOLE ENABLE	
TABLE 2-6	BREAK CONFIGURATIONS	
	CTS BIAS CONFIGURATION	
TABLE 2-8	CABLE PIN ASSIGNMENTS	

Section 1 - General Information

1.1 INTRODUCTION

This manual supplies the information needed to install and operate the SCD-DLV11J/8S 8-channel serial line interface module manufactured by Sigma Information Systems, Anaheim, California. The material is arranged into the following sections:

SECTION 1 - GENERAL INFORMATION. This section contains a general description of the interface module, along with features. Specifications are included.

SECTION 2 - INSTALLATION. This section contains the switch selection and associated register formats for device and vector address assignments, baud rates and line parameters. Cabling and backplane installation is included.

SECTION 3 - PROGRAMMING CONSIDERATIONS. This section contains the address/vector formats and register formats for transmit and receive control/status and buffer registers.

APPENDICES - Appendix A lists the bus signals and their associated pin assignments. Appendix B contains a complete list of switch settings for address/vector assignments.

MA400295 REV B Page 2

1.2 GENERAL DESCRIPTION

The SCD-DLV11J/8S is a dual-wide asynchronous interface between the LSI-11 bus and up to eight standard serial I/O devices. It is software compatible with DEC* operating systems and diagnostics designed for the DLV11J. It plugs directly into any dual Q bus* slot.

Sigma's SCD-DLV11J/8S has switch selectable address (160000 to 177776) and vector (000 to 776) assignments. Once the initial address and vector are assigned, all eight channels are contiguous except the console channel which, if selected, resides at 177560 with vector at 60.

Each channel has individually switch selectable baud rates. Baud rates range from 50 to 19.2K buad. The SCD-DLV11J/8S supports only RS-232C devices with all channels sharing switch selectable line parameters.

The interface module requires two optional 12-foot, 4-channel cables, each terminating with four DB25P connectors. An optional rackmount panel provides convenient mounting for the eight DB25P connectors.

1.3 FEATURES

The following are some of the features of the SCD-DLV11J/8S.

- Eight asynchronous serial lines can be supported on one dual-wide module.
- The module is plug compatible with LSI-11 backplanes and plugs directly into any Q bus slot without backplane modification.
- The interface is software compatible with operating systems and diagnostics designed for the DLV11J.
- Each channel has individual switch selectable baud rates from 50 to 19.2K baud.
- Device address and vector assignments are switch selectable.
- Line parameters are switch selectable.

1.4 SPECIFICATIONS

Power Requirements:

+5VDC AT 2.0A

+12VDC at 0.2A

Device Address:

Switch selectable 160000-177776 (Console =

177560)

Vector

Switch selectable 000-776 (console = 60)

Baud Rate: Switch selectable per channel: 50, 75, 110, 134.5, 150, 200, 300, 600, 1200, 1800,

3400, 3600, 4800, 7200, 9600 and 19.2K

Line Parameters:

Data Bit:

Switch selectable. Shared by all channels

7 or 8

Parity: Stop Bit: Odd, even or none

1 or 2

Operation:

Full duplex

Interface Type:

RS-232C

Bus Load:

One DC load

Optional Cables:

Requires two 12-ft, 4-channel cables, each terminated with four DB25P connectors. Terminals require null modem cables with DB25S connectors

to SCD-DLV11J/8S DB25P connectors.

Optional Panel:

Mounts the eight DB25P connectors for convenient

rear rackmount cabling to RS-232C devices.

Installation:

Plugs directly into any standard Q bus slot that

provides continuous BIAK1 and BIAKO lines.

Dimensions:

Single dual-wide module: 5.2"W x 8.9"H (13.2cmW

x 22.8cmH)

Temperature

Operating: Storage: 0°C to 50°C -40°C to 85°C

Humidity:

10% to 90% noncondensing

1 1 1 1 1			

Section 2 - Installation

2.1 UNPACKING AND INSPECTION

The SCD-DLV11J/8S is shipped in a special packing carton designed to keep the module from vibrating and to give it maximum protection during shipment. The packing carton should be retained in case the unit requires reshipment.

Unpack the SCD-DLV11J/8S and visually inspect it for any damage that may have occurred during shipment. If any damage has occurred notify Sigma Information Systems immediately.

2.2 FACTORY-SET PARAMETERS

The SCD-DLV11J/8S is shipped configured with DEC standard operating parameters as defined in Table 2-1. The location of the switches that determine these parameters is shown in Figure 2-1.

Before installing modules, verify that these configurations are properly selected. The following sections describe the procedures to verify and/or reconfigure these operating parameters.

PARAMETER	STATUS
Device Address	176500
Vector Interrupt	300
Baud Rate	9600
Console	
Channel 7	Enabled Page 1
Address	177560
Word Format	
Character Length	8 bits
Parity	Disabled
Stop Bits	1
CTS Bias	+12V

TABLE 2-1: FACTORY-SET PARAMETERS





FIGURE 2-1: FACTORY CONFIGURATIONS

2.3 ADDRESS SELECTION

The SCD-DLV11J/8S has switch selectable device addressing in the range of 160000 to 177776 (octal). Once an initial address is assigned, the remaining seven channels are contiguous except the console which, if selected, resides at 177560 as channel 7. Refer to Section 3.1 for a description of the device address and vector interrupt assignments. The initial address format is shown below.



The initial address is determined by significant address bits A6 through A12 set by switch SW1. Use the following examples to set SW1. Notice that OFF = 1 and ON = 0.


ADDRESS BITS: SW1 POSITIONS:			1 A10 A0	9 A08 A07 A0 5 6 7	6
SW1 SETTINGS: SW1 VALUE:		0FF 0F 1 1		N OFF ON OF	F
ADDRESS:	1	7	6	5	(
	400				
Set address 176	400.				
ADDRESS BITS:	400.			9 AO8 AO7 AO)6 7
•		1 2	2 3 4	5 6 7 ON OFF ON C	7 DN

EXAMPLE 2-1: ADDRESS SELECTION

See Appendix B for a complete list of switch settings for base address assignments.

2.4 VECTOR SWITCH SELECTION

The SCD-DLV11J/8S has switch selectable vector assignments in the range of 000-776 (octal). Once the initial vector is assigned the remaining seven vectors are contiguous except the console which, if assigned, resides at 60 as channel 7. The initial vector format is shown below.



The initial vector is determined by significant vector bits V6 through V8 set by switch SW2. Use the following examples to set SW2. Notice that OFF = 1 and ON = 0.

Set standard default ve	ctor 300.				
VECTOR BITS:	٧8	٧7	٧6		
SW2 POSITIONS:	8	7	6		
SW2 SETTINGS:	ON	0FF	0FF		
SW2 VALUES:	0	1	1		
-	,		•		_
VECTOR INTERRUPT:		3		0	0
Set vector 200.					
VECTOR BITS:	V8	٧7	٧6		
SW2 POSITIONS:	8	7	6		
SW2 SETTINGS:	ON	0FF	ON		
SW2 VALUES:	0	1	0		
	•				
VECTOR INTERRUPT:		2		0	0

EXAMPLE 2-2: VECTOR INTERRUPT SELECTION

See Appendix B for a complete list of switch settings for base interrupt vector assignments.

2.5 BAUD RATE SELECTION

Each channel has individually switch selectable baud rates. The switch/channel is listed in Table 2-2.

CHANNEL	SWITCH	SWITCH POSITIONS
0	SW3	5 through 8
1	SW3	1 through 4
2	SW5	5 through 8
3	SW5	1 through 4
4	SW4	5 through 8
5	SW4	1 through 4
6	SW6	5 through 8
7	SW6	1 through 4

TABLE 2-2: BAUD RATE SWITCH PER CHANNEL

Baud rate selection is shown in Table 2-3.

					<u> </u>				
BAUD	S		OSITION	S	XCSR WORD				
RATE	1	2	3	4	WINTERRUPT BUT				
	5	6	7	8	W MITCH ROTT ST				
		<u> </u>	011	011	004200/				
50	ON	ON	ON	ON	014200				
75	ON	ON	ON	0FF	1 ' / /				
110	L ON_	ON	OFF_	ON	024209				
134.5	ON	ON	0FF	0FF	034200				
150	ON	0FF	ON	ON	044 200				
200	ON	OFF_	_ ON _	OFF_	054 2,00				
300	ON	0FF	0FF	ON	064 2/00				
600	ON	0FF	0FF	0FF	074200				
1200	0FF	ON	ON	ON	104/200				
1800	OFF	ON	ON	OFF	11A200				
2400	OFF	ON	0FF	ON	12/4200				
3600	0FF	ON	0FF	0FF	134200				
4800	OFF	OFF	ON	ON	144200				
7200	0FF	OFF	ON	0FF	1/5 4 200				
9600*	0FF	0FF	0FF	ON	164200				
19.2K	OFF	0FF	0FF	OFF	/174200				
*Factor	*Factory preset Foff=1, on=0								

TABLE 2-3: BAUD RATE SELECTION

2.6 LINE PARAMETERS SWITCH SELECTION

All eight channels share the same line parameters. The start bit is 1, but data bit, parity and stop bits can be assigned via switch SW2 as shown in Table 2-4.

LINE PARAMETER	SW2 POSITION	DEFINITION
Character Length	4	ON = 7 bits, *OFF = 8 bits
Parity Enable	3	*ON = disable parity, OFF = enable parity
Parity Type	2	ON = odd parity, OFF = even parity
Stop Bits	1	*ON = 1 stop bit, OFF = 2 stop bits

^{*}Factory preset

TABLE 2-4: LINE PARAMETERS SWITCH SELECTION

2.7 CONSOLE SELECTION

The console, if selected, is assigned channel 7. The SCD-DLV11J/8S is shipped with the console enabled. To disable the console set switch SW1-8 as shown in Table 2-5.

CONSOLE STATU	S SW1-8
Disabled	ON
Enabled	*OFF

*Factory preset

TABLE 2-5: CONSOLE ENABLE



2.8 BREAK RESPONSE

Channel 7 can be configured to either bootstrap, halt (console emulation mode), or have no response to a receive break condition. A bootstrap operation upon a receive break condition causes the CPU to execute the bootstrap program starting at the memory location defined by the power-up mode jumpers of the CPU. A halt operation uppon a receive break condition causes the processor to halt and the console octal debugging technique (ODT) microcode to be invoked. Configurations are shown in Table 2-6.

BREAK RESPONSE	E1-E2	E2-E3
*None	OUT	OUT
Boot	IN	OUT
Halt	OUT	IN

*Factory Preset

TABLE 2-6: BREAK CONFIGURATIONS

2.9 CTS BIAS

The Clear To Send (CTS) signal bias is factory configured for +12V. The CTS bias can be reconfigured for -12V; however, it is recommended that the factory configuration remain unchanged. CTS configurations are shwon in Table 2-7.

CTS BIAS	E4-E5	E5-E6
*+12V	OUT	IN
-12V	IN	OUT

*Factory Preset

TABLE 2-7: CTS BIAS CONFIGURATON

2.10 CABLING

The SCD-DLV11J/8S requires two optional 40-pin connectors, each terminated with four DB25P connectors. The 40-pin connectors and associated 25-pin terminating connector pin assignments are defined in Table 2-8.

SIGNAL	DESCRIPTION	25-PIN DB25P			ONNEC NUMBE 2 6		logsoven -J2	RJ-6 RJ-11 6-PIN
Transmit Data	Data transmitted from SCD-DLV11J/8S to terminal	3	39	29	12	2	4	2
Receive Data	Data received by SCD-DLV11J/8S from terminal	2	38	28	13	3	3	5
Clear to Send	Signal sent by device to SCD- DLV11J/8S to indicate readi- ness for transmitted data	5	33	23	18	8		1
Ground*	Signal Ground	7	40	30	19	9	5	3
Ground*	Protective Ground	1	32	22	11	1	2	4

^{*}Signal and Protective Grounds are connected.

TABLE 2-8: CABLE PIN ASSIGNMENTS

The SCD-DLV11J/8S provides a Clear to Send input which can be driven by the attached serial line device to cause the SCD-DLV11J/8S channel to stop transmitting. The common use for this feature is with a printer that does not support XON-XOFF, but does provide a buffer full signal. This buffer status signal can be used to assert the CTS signal and effectively control transmission of data to the printer from the SCD-DLV11J/8S.

Cabling to terminals requires null modem cables with DB25S sockets between the SCD-DLV11J/8S connectors and associated terminal connectors.

2.11 MODULE INSTALLATION

The SCD-DLV11J/8S plugs directly into any Q bus slot, providing BIAK1 and BIAKO lines from the interface to the CPU are continuous. Bus signals and associated pin assignments are listed in Appendix A.

MA400295 REV B Page 13

2.12 RACKMOUNT PANEL (OPTION)

An optional rackmount panel provides convenient mounting for the eight DB25P connectors. The panel accepts connectors from two SCD-DLV11J/8S modules. The panel is illustrated in Figure 2-2.




FIGURE 2-2: RACKMOUNT CONNECTOR PANEL

:			

MA400295 REV B Page 15

3.1 INTRODUCTION

The SCD-DLV11J/8S is controlled by four device registers per channel for a total of 32 device registers. The four device registers provided for each of the eight channels are:

RCSR	Receive Control/Status Registers
RBUF	Receive Buffer
XCSR	Transmit Control/Status Register
XBUF	Transmit Buffer


With the exception of the console channel, the device registers are assigned in a contiguous block by setting the address of channel 0. If the SCD-DLV11J/8S is used as the console device, channel 7 is assigned the console address and vector. If the SCD-DLV11J/8S is not used as the console, channel 7 is assigned as the last contiguous address set. Table 3-1 illustrates an initial address and vector assignment with contiguous locations.

ADDRESS	REGISTER	VECTOR	CHANNEL
176500	RCSR RBUF	300	0
176502 176504	XCSR	304	0
176506	XBUF		
176510 176512	RCSR RBUF	310	1
176514 176516	XCSR XBUF	314	1
		220	2
176520 176522	RCSR RBUF	320	
176524 176526	XCSR XBUF	324	2
176530	RCSR	330	3
176532 176534	RBUF XCSR	334	3
176536	XBUF	001	
176540	RCSR	340	4
176542 176544	RBUF XCSR	344	4
176546	XBUF		
176550 176552	RCSR RBUF	350	5
176554	XCSR XBUF	354	5
176556		260	
176560 176562	RCSR RBUF	360	6
176564 176566	XCSR XBUF	364	6
176570*	RCSR	370	7
176572	RBUF	374	7
176574 176576	XCSR XBUF	3/4	'
	ole is sele		
	7 and t this table		four ad-
177560	RCSR	60	7
177562 177564	RBUF XCSR	64	7
177566	XBUF		

TABLE 3-1: STANDARD ADDRESS AND VECTOR ASSIGNMENTS


3.2 DEVICE ADDRESS FORMAT

The address configurations are illustrated in Example 2-1.



3.3 VECTOR INTERRUPT FORMAT

The interrupt vector format is shown below.



All bits not used are read as 0.

1


Receiver Interrupt

Transmitter Interrupt

3.4 WORD FORMATS

The four word formats, one for each device register within a channel, are described in the following sections.

3.4.1 Receive Control/Status Register (RCSR)



RX DN RECEIVER DONE. Set when an entire character has been received and is ready for input to the CPU. Cleared when RBUF is read or BINIT L signal goes true. If RX INT (bit 6) is set, setting RX DN starts an interrupt sequence. Read only.

RX INT RECEIVER INTERRUPT ENABLE. Set under program control to generate a receiver interrupt request (when a character is ready for input to the processor signified by bit 7 being set). Cleared under program control or by BINIT signal. Read/write.

All bits not used are read as 0.

3.4.2 Receiver Buffer (RBUF)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 .
CH ERR	OVR RUN	FRM ERR	PAR ERR						omeru ya valik ni siliga sili igi niga		DATA	A BIT	ΓS	Manhali Imathur. am paha	Plant Street Miles

CH ERR

CHANNEL ERROR STATUS. Logical OR of bits 14, 13, and 12. Read only.

OVR RUN

OVERRUN ERROR. When set, indicates that the reading of the previously received character was not completed (receiver done not cleared) prior to receiving a new character. Cleared by BINIT signal. Read only.

NOTE

When "back-to-back" characters are received, one full character time is allowed from the time instant receiver done (bit 7) is set to the occurrence of an overrun error.

FRM ERR

 $\overline{\text{FRAMING ERROR}}.$ When set, indicates that the character $\overline{\text{read}}$ had no valid stop bit. Cleared by BINIT signal. Read only.

PAR ERR

PARITY ERROR. When set, indicates that the parity received does not agree with the expected parity. This bit is always 0 if no-parity operation is configured for the channel. Read only.

NOTE


Error bits remain valid until the next character is received, at which time the error bits are updated.

DATA BITS

DATA BITS. Contains seven or eight data bits in a rightjustified format. Bit 7 = 0 when 7 data bits are enabled. Read only.

All bits not used are read as 0.

3.4.3 Transmit Control/Status Register (XCSR)



XMT RDY

TRANSMIT READY. Set when XBUF is empty and can accept another character for transmission. It is also set by INIT, during power-up or during a reset instruction. Read only.

XMT INT

TRANSMIT INTERRUPT ENABLE. Set under program control when it is desired to generate a transmitter interrupt request when transmitter is ready to accept a character for transmission. Cleared under program control, during power-up or reset instruction. Read/write.

XMT BRK

TRANSMIT BREAK. Set or reset under program control. When set, a continuous space level is transmitted. However, transmit done and transmit interrupt can still operate, allowing software timing of break. When not set, normal character transmission can occur. Cleared by BINIT. Read/write.

All bits not used are read as 0.

3.4.4 Transmit Buffer (XBUF)



Bits 0-7 contain the seven or eight right-justified data bits. Loaded under program control for serial transmission. Bits not used are read as 0.

PIN	SIGNAL	LSI-11/2	LSI-11/23	PIN	SIGNAL	LSI-11/2	LSI-11/23
AA1 AB1 AC1 AD1 AE1 AF1	BIRQ5L BIRQ6L BDAL16L BDAL17L *SS1 *SRUNL	STOP L SRUNL	SINGLE STEP SRUNL	AA2 AB2 AC2 AD2 AE2 AF2	+5V -12V GND +12V BDOUTL BRPLYL		
AH1 AJ1 AK1 AL1 AM1 AN1	*SRUNL GND *MSPAREA *MSPAREB GND BDMRL	SRUNL MTOEL GND	SRUNL NOT USED NOT USED	AH2 AJ2 AK2 AL2 AM2 AM2	BDINL BSYNCL BWTBTL BIRQ4L *BIAK1L *BIAKOL	NOT USED	MMUSTRH
AP1 AR1 AS1 AT1 AU1 AV1	BHALTL BREFL +12VB GND PSPARE1 +5VB	NOT USED	NOT USED	AP2 AR2 AS2 AT2 AU2 AV2	BBS7L *BDMG1L *BDMG0L BINITL BDAL0L BDAL1L	NOT USED	UBMAAPL
BA1 BB1 BC1 BD1 BE1 BF1	BDCOKH BPOKH *SSPARE4 *SSPARE5 *SSPARE6 *SSPARE6	SCLK3H SWMIB18H SWMIB19H SWMIB2OH	MMUDAL18H MMUDAL19H MMUDAL20H MMUDAL21H	BA2 BB2 BC2 BD2 BE2 BF2	+5V -12V GND +12V BDAL2L BDAL3L		
BH1 BJ1 BK1 BL1 BM1 BN1	*SSPARE8 GND *MSPAREB *MSPAREB BND BSACKL	SWMIB21H NOT USED NOT USED	CLKDISL NOT USED NOT USED	BH2 BJ2 BK2 BL2 BM2 BN2	BDAL4L BDAL5L BDAL6L BDAL7L BDAL8L BDAL9L		
BP1 BR1 BS1 BT1 BU1 BV1	BIRQ7L BEVNTL PSPARE4 GND PSPARE2 +5V	PSPARE4	+12VB	BP2 BR2 BS2 BT2 BU2 BV2	BDAL10L BDAL11L BDAL12L BDAL13L BDAL14L BDAL15L		

^{*}NOT BUSSED

Q BUS PIN ASSIGNMENTS

SCD-DLV11J/8S ADDRESS ASSIGNMENTS VIA SW1 SWITCH SETTINGS

NOTE: SW1-8 IS CONSOLE ENABLE/DISABLE.

ADDRESS	1			4 RESS	5 BITS		7	ADDRESS	1		3 Addr	4 RESS	0SIT	6 S	7
	A12	A11	A10	A09	80A	A07	A06		A12	A11	A10	A09	80A	AU /	AU6
160000 160100 160200 160300	ON ON ON ON	ON ON ON	ON ON ON	ON ON ON ON	ON ON ON	ON ON OFF OFF	ON OFF ON OFF	165000 165100 165200 165300	ON ON ON	OFF OFF OFF	ON ON ON	OFF OFF OFF	ON ON ON	ON ON OFF OFF	ON OFF ON OFF
160400 160500 160600 160700	ON ON ON ON	ON ON ON	ON ON ON	ON ON ON ON	OFF OFF OFF	ON ON OFF OFF	ON OFF ON OFF	165400 165500 165600 165700	ON ON ON ON	OFF OFF OFF	ON ON ON ON	OFF OFF OFF	OFF OFF OFF	ON ON OFF OFF	ON OFF ON OFF
161000 161100 161200 161300 161400 161500 161600 161700	ON ON ON ON ON ON	ON ON ON ON ON ON	ON ON ON ON ON ON	OFF OFF OFF OFF OFF OFF	ON ON ON OFF OFF OFF	ON OFF OFF ON OFF OFF	ON OFF ON OFF ON OFF	166000 166100 166200 166300 166400 166500 166600	ON ON ON ON ON ON	OFF OFF OFF OFF OFF OFF	OFF OFF OFF OFF OFF OFF	ON ON ON ON ON ON	ON ON ON OFF OFF OFF	ON OFF OFF ON ON OFF	ON OFF ON OFF ON OFF
162000 162100 162200 162300 162400 162500 162600 162700	ON ON ON ON ON ON	ON ON ON ON ON ON	OFF OFF OFF OFF OFF OFF	ON ON ON ON ON ON	ON ON ON OFF OFF OFF	ON OFF OFF ON ON OFF	ON OFF ON OFF ON OFF ON	167000 167100 167200 167300 167400 167500 167600 167700	ON ON ON ON ON ON	OFF OFF OFF OFF OFF OFF	OFF OFF OFF OFF OFF OFF	OFF OFF OFF OFF OFF OFF	ON ON ON OFF OFF OFF	ON ON OFF OFF ON OFF	ON OFF ON OFF ON OFF ON
163000 163100 163200 163300 163400 163500 163600 163700	ON ON ON ON ON ON	ON ON	OFF OFF OFF	OFF OFF OFF OFF OFF OFF	OFF OFF	ON OFF OFF ON ON OFF	ON OFF ON OFF ON OFF ON	170000 170100 170200 170300 170400 170500 170600 170700	OFF OFF OFF OFF OFF OFF	ON	ON ON ON ON ON ON	ON ON ON ON ON ON		OFF	ON OFF ON OFF
164000 164100 164200 164300 164400 164500 164600 164700	ON ON ON ON ON ON	OFF OFF OFF OFF OFF	ON	ON ON	OFF OFF	ON ON OFF	OFF ON OFF ON OFF	171000 171100 171200 171300 171400 171500 171600 171700	OFF OFF OFF OFF OFF OFF	ON ON ON	ON ON ON ON	OFF OFF OFF OFF OFF OFF	ON ON OFF OFF OFF	ON OFF OFF ON OFF	OFF ON OFF ON OFF

SCD-DLV11J/8S ADDRESS ASSIGNMENTS VIA SW1 SWITCH SETTINGS (CONTINUED)

A CONTRACTOR OF THE CONTRACTOR		-SW1	SWI	TCH F	0051	TION:	S]			-SW1	SWI	TCH I	POSI	TION:	S
ADDRESS	1	2	3	4	5	6	7		ADDRESS	1	2	3	4	5	6	7
		. -	- ADDI	RESS	BITS	S						-ADDI	RESS	BITS	S	
	A12	A11	A10	A09	80A	A07	A06			A12	A11	A10	A09	80A	A07	A06
172000	0FF	ON	0FF	ON	ON	ON	ON		175000	OFF	OFF	ON	0FF	ON	ON	ON
172100	0FF	ON	OFF	ON	ON	ON	0FF		175100	0FF	OFF	ON	0FF	ON	ON	OFF
172200	OFF	ON	OFF	ON	ON	0FF	ON		175200	OFF	OFF	ON	OFF	ON	0FF	ON
172300	OFF	ON	OFF	ON	ON	OFF	0FF	1	175300	0FF	OFF	ON	OFF	ON	0FF	0FF
172400	0FF	ON	OFF	ON	0FF	ON	ON		175400	0FF	OFF	ON	OFF		ON	ON
172500	OFF	ON	0FF	ON	OFF	ON	0FF		175500	OFF	OFF	ON	OFF		ON	0FF
172600	OFF	ON	OFF	ON	0FF	0FF	ON		175600	OFF	OFF	ON	0FF		0FF	ON
172700	0FF	ON	0FF	ON	0FF	0FF	0FF		175700	0FF	0FF	ON			0FF	0FF
														l		
173000	0FF	ON	OFF	0FF	ON	ON	ON		176000	0FF	0FF	0FF	ON	ON	ON	ON
173100	OFF	ON	0FF	0FF	ON	ON	0FF		176100	0FF	0FF	0FF	ON	ON	ON	0FF
173200	0FF	ON	0FF	0FF	ON	0FF	ON		176200	OFF	0FF	0FF	ON	ON	0FF	ON
173300	0FF	ON	0FF	0FF	ON	0FF	0FF		176300	0FF	OFF	0FF	ON	ON	0FF	0FF
173400	0FF	ON	0FF	0FF	0FF	ON	ON		176400	0FF	0FF	0FF	ON		ON	ON
173500	0FF	ON	0FF	0FF	0FF	ON	0FF		176500	0FF	0FF	0FF	ON		ON	0FF
173600	0FF	ON	OFF	0FF	0FF	OFF	ON		176600	0FF	0FF	0FF	ON		0FF	ON
173700	0FF	ON	0FF	0FF	0FF	OFF	0FF		176700	OFF	OFF	0FF	ON	0FF	0FF	0FF
174000	0FF	0FF	ON	ON	ON	ON	ON		177000	0FF	0FF	0FF	0FF	ON	ON	ON
174100	0FF	0FF	ON	ON	ON	ON	OFF		177100	0FF	0FF	OFF	OFF	ON	ON	0FF
174200	OFF	0FF	ON	ON	ON	0FF	ON		177200	0FF		0FF	OFF	ON	0FF	ON
174300	OFF	0FF	ON	ON	ON	OFF	OFF		177300	0FF	0FF	OFF	OFF	ON	OFF	0FF
174400	0FF	0FF	ON	ON	0FF	ON	ON		177400	0FF	0FF	0FF	0FF		ON	ON
174500	0FF	0FF	ON	ON	0FF	ON	0FF		177500	0FF	0FF	0FF	0FF		ON	0FF
174600	0FF	0FF	ON	ON	0FF	0FF	ON		177600	0FF	0FF	0FF	0FF	OFF	0FF	ON
174700	0FF	0FF	ON	ON	OFF	0FF	0FF		177700	0FF	OFF	0FF	0FF	OFF	0FF	0FF

SCD-DLV11J/8S BASE VECTOR ASSIGNMENTS VIA SWITCH SW1

BASE VECTOR	8	POSITIO 7 CTOR BIT	6
000	ON	ON	ON
100	ON	ON	0FF
200	ON	0FF	ON
300	ON	0FF	0FF
400	OFF	ON	ON
500	0FF	ON	0FF
600	0FF	0FF	ON
700	OFF	0FF	0FF

Refer to DEC's "Microcomputer Interface Handbook, 1980" for recommended address and vector assignments.