

**OMTI 5060** 

Scientific Micro Systems, Inc.

OMTI 5060 DMA BUFFER CONTROLLER CHIP REFERENCE MANUAL AUGUST 1985

### OMTI 5060

## DMA BUFFER CONTROLLER CHIP REFERENCE MANUAL

SCIENTIFIC MICRO SYSTEMS, INC. 339 North Bernardo Avenue P.O. Box 7777 Mountain View CALIFORNIA 94039

> TEL: 415-964-5700 TWX: 910-3379-6577 TLX: 172555 SMS INC. MNTV

Copyright 1985 SCIENTIFIC MICRO SYSTEMS, INC. All Rights Reserved

PRINTED IN THE UNITED STATES OF AMERICA

The information in this publication is subject to change without notice.

No parts of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Scientific Micro Systems, Inc.

Applicability of this document:

DOCUMENT NUMBER: 3001223

REVISION: B

DATE OF THIS EDITION OR REVISION: August 20, 1985

### TABLE OF CONTENTS

	Page	No.
SECTION 1: GENERAL DESCRIPTION		1-1
1.1 Introduction		1-1 1-1
SECTION 2: FUNCTIONAL DESCRIPTION		2-1
2.1 Introduction 2.2 Registers 2.3 Other Logic 2.4 Initialization		2-1 2-3 2-9 2-9
SECTION 3: INTERFACING	:	3-1
3.1 Pin Descriptions		3-1 3-7 3-9
APPENDIX A Application Notes	• • •	A 1
LIST OF FIGURES		
1-1 System Configuration		1-2 1-3 2-10 3-6 A1 A2 A3

#### SECTION 1

### GENERAL DESCRIPTION

#### 1.1 INTRODUCTION

The OMTI 5060 Direct Memory Access Controller (DMAC) is an application-specific CMOS/VLSI integrated circuit mounted in a 68-pin plastic leaded chip carrier. The OMTI 5060 manages the flow of block-level information between memory and peripheral interfaces in advanced disk, tape and other controller designs.

A dual-bus structure is used so the peripheral transfers and the microprocessor can be operating at the same time without impacting the peripheral transfer rate or the performance of the microprocessor.

The OMTI 5060 DMAC provides five megabyte/second data transfers using four independently programmable DMA channels with bus access based on preassigned channel priority with channel 0 having the highest priority and channel 3 the lowest. Each channel has 16-bit Address and Count registers. The memory access cycle timing is programmable to match the DMA to different speed memories.

The device can be configured to interface with both Small Computer System Interface (SCSI) protocol and Quarter Inch Cartridge (QIC-02) protocol buses.

The 5060 DMAC is designed to be used with the OMTI 5050 Data Sequencer, the OMTI 5080 SCSI Controller or the OMTI 5090 bus controller, a RAM buffer and a byte-oriented microprocessor.

#### 1.2 FEATURES

- \* Supports high performance dual-bus architecture.
- Four independent DMA channels.
- \* 5 megabyte device bandwidth.
- \* 16-bit Address and Count registers for each channel.
- Independent mask for channel-end interrupt.
- \* Configurable SCSI and QIC-02 Request/Acknowledge handshake protocol.
- Bus access resolved on channel priority basis.
- \* Strobe logic to read/write external registers on the microprocessor bus.
- \* Logic to latch and output the low order microprocessor address.
- \* Programmable Request/Acknowledge and interrupt polarity.
- \* Programmable auto count re-initialization.
- \* Programmable memory access cycle timing (2 to 5 clock cycles).
- \* Single 5-volt supply.
- \* Surface mount plastic 68-pin leaded chip carrier package.
- \* Low power consumption.




Figure 1-1 SYSTEM CONFIGURATION

Illustrated above is a typical system configuration, incorporating the OMTI 5060 DMAC chip. Also included in the diagram is the OMTI 5050 Data Sequencer, the OMTI 5080 bus controller chip and the OMTI 5070 VCO/Encode/Decode chip, and the OMTI 5011 Driver/Receiver chip.




Figure 1-2 OMTI 5060 FUNCTIONAL BLOCK DIAGRAM

#### SECTION 2

#### FUNCTIONAL DESCRIPTION

#### 2.1 INTRODUCTION

The OMTI 5060 DMAC has four DMA channels which can be independently configured by software. Channel 1 can be programmed to interface to a QIC-02 bus, and Channel 2 can be programmed to interface to a SCSI bus (typically using the OMTI 5080 SCSI chip). The OMTI 5060 is designed to interface easily to a Z8- or 8051-type microprocessor. (Refer to the Timing Diagrams and Pin Descriptions for details.)

There are 13 Control registers and one Status register. The microprocessor can write the Control registers and read the Status register. Eight of the control registers are 16-bit registers, and five are 8-bit registers. Associated with each channel is a 16-bit Address register, a 16-bit Count register and an 8-bit Channel Control register. The DMAC also has a common Timing and Interrupt Polarity register. The Status register is an 8-bit register.

In addition to the registers, there are 12 decoded addresses that the microprocessor can use to read or write external registers. The addresses are given in the Register and Decode Address table. Four of these addresses are fully decoded in the chip and generate output strobes that can be used to latch data into an external register from the microprocessor bus (two outputs) or enable an external register onto the microprocessor bus (two outputs). The additional outputs are decoded as groups of four read and four write addresses which may be further decoded externally to the chip. The chip also has logic that latches the microprocessor address bits (MICRO AO-A7) and can be used to provide the low order address bits for the microprocessor external ROM and RAM.


### 2.2 REGISTERS

### OMTI 5060 REGISTER AND DECODE ADDRESSES


A/D0-7 Write Functions			Read Functions					
00	WROO			Channel Status				
01	WRO1	Channel O Address, Hi Byte	RRO1	Not Used				
02	WRO2		RRO2	Not Used				
03	WR03	Channel O Word Count, Hi Byte	RRO3	Not Used				
04	WRO4	Channel 1 Address, Lo Byte	RRO4	Not Used				
05	WR05	Channel 1 Address, Hi Byte	RRO5	Not Used				
06	WR06	Channel 1 Word Count, Lo Byte	RRO6	Not Used				
07	WRO7	Channel 1 Word Count, Hi Byte	RRO7	Not Used				
80	WR08	Channel 2 Address, Lo Byte	RR08	Not Used				
09	WRO9	Channel 2 Address, Hi Byte	RRO9	Not Used				
OA	WROA	Channel 2 Word Count, Lo Byte	RROA	Not Used				
OB	WROB	Channel 2 Word Count, Hi Byte	RROB	Not Used				
OC.	WROC	Channel 3 Address, Lo Byte		Not Used				
OD	WROD	Channel 3 Address, Hi Byte		Not Used				
0E	WROE	Channel 3 Word Count, Lo Byte		Not Used				
OF	WROF	Channel 3 Word Count, Hi Byte		Not Used				
10	WR10	Channel O Control	RR10	Not Used				
11	WR11	Channel 1 Control	RR11	Not Used				
12	WR12							
13	WR13							
14	WR14		RR14	Not Used				
15	WR15		RR15					
16	WR16							
17	WR17	Not Used	RR17	Not Used				
18		External Out Strobe O	RA18	External in Strobe O				
19	WA19			External in Strobe 1				
1 A	WAIA	Not Used	RA1A	Not Used				
1 B	WA1B		RA1B	Not Used				
1C	WA1C	External Out Group Strobe	RA1C	External In Group Strobe				
1 D		External Out Group Strobe	RAID	External In Group Strobe				
1 E	WA1E	External Out Group Strobe	RA1E	External In Group Strobe				
1 F	WA1F	External Out Group Strobe	RA1F	External In Group Strobe				

### 2.2.1 ADDRESS REGISTERS

### WRITE REGISTERS 0, 4, 8, 12 (Hex) MEMORY ADDRESS 0-7



## WRITE REGISTERS 1, 5, 9, 11 (Hex) MEMORY ADDRESS 8-15




Each channel has a 16-bit Address register that is asserted on the memory address bus during the DMA cycle. After each DMA transfer, the Address register is incremented. When the address FFFF(hex) is incremented, it goes to 0000.


The Address register should be loaded with the starting address of the DMA data block that is going to be transferred. Legal values are 0000 through FFFF.

#### 2.2.2 COUNT REGISTERS

### WRITE REGISTERS 2, 6, A, E (Hex) WORD COUNT 0-7



### WRITE REGISTERS 3, 7, B, F (Hex) WORD COUNT 8-15



Each channel has a 16-bit count register that contains the number of DMA cycles +1 remaining to complete the block transfer. This register should be loaded with the number of cycles -1 required to transfer the block. The number of cycles is equal to the number of bytes in the block if the memory bus is an 8-bit bus.


The count register is decremented at the end of each DMA cycle. Legal counts are 0000 through FFFF.

2.2.3 Channel Control register addresses:

CHANNEL 0 - WR10(HEX) CHANNEL 1 - WR11(HEX) CHANNEL 2 - WR12(HEX) CHANNEL 3 - WR13(HEX)

### CHANNEL CONTROL REGISTERS

WRITE REGISTERS 10,11,12,13(HEX): CHANNEL CONTROL (CH 0 = 10, CH 1 = 11, CH 2 = 12, CH 3 = 13)



CHANNEL 2

CHANNEL 3

0 = DMA REQ/ACK Protocol 1 = SCSI REQ/ACK Protocol

Bit 7 is reserved. Set = 0.

- Bit 0 Channel Enable/Disable: Bit 0 specifies if the channel is enabled or disabled. If Bit 0 is set (1) the channel is enabled and if it is cleared, the channel is disabled.
- <u>Bit 1 Transfer Direction</u>: Bit 1 specifies the direction of data transfers: when set (1), data is transferred from the memory (memory read) to the peripheral; when cleared (0), data is transferred from the peripheral device to the memory (memory write).
- <u>Bit 2 Count/Auto Re-Load Register:</u> Bit 2 enables or disables the automatic reloading of the Count register. If bit 2 is set (1), the channels Count register will be reloaded with its initial value at the completion of each transfer. If bit 2 is cleared (0), the Count register will not be reloaded. If the automatic reload feature is not used but the count is being used, (bit 4 set (1)) the Count register should be loaded before every transfer. The auto-reload feature allows a sequence of blocks to be transferred via DMA without requiring re-initialization of the channel's Address and Count registers prior to each transfer.
- Bit 3 Channel Interrupt: Bit 3 enables or disables the setting of the INTERRUPT signal. If bit 3 is set (1), then the clearing of the Channel Enable bit will set the INTERRUPT signal. If bit 3 is cleared (0), the setting of the INTERRUPT signal is inhibited. If the Channel Interrupt Enable bit, bit 3, is set (1) and bit 4 is cleared (0), then the INTERRUPT signal will be set when a transfer completes and the Channel Enable bit is cleared. The INTERRUPT signal is cleared on any write to the control register of the channel that set it.
- Bit 4 Disable Channel on Transfer Complete: Bit 4 controls whether the channel transfer count is used to disable the channel when the block transfer is complete. If bit 4 is cleared (0), the channel enable bit (Bit 0) will be cleared when the transfer is complete (number of DMA cycles = count +1.) If bit 4 is set (1), exhausting the transfer count has no effect on the channel enable.
- <u>Bit 5 Request Polarity</u>: Each channel can be programmed to respond to the high to low or low to high transition of its request signal. When bit 5 is cleared (0), the request is initiated by a low to high transition. When bit 5 is set (1), the request is initiated by a high to low transition.

## Bit 7 Channel: CHANNEL 0:

CHANNEL 0: Bit 7 is reserved and should be 0 in all channel 0 commands.


CHANNEL 1: Bit 7 selects the QIC-02 transfer/acknowledge data transfer handshake protocol or the standard DMA memory request/acknowledge protocol for channel 1 peripheral transfers. When bit 7 is cleared (0), the channel will use the standard DMA memory request/acknowledge protocol. When bit 7 is set (1), the channel uses the QIC-02 transfer/acknowledge data transfer

channel uses the QIC-O2 transfer/acknowledge data transfer handshake protocol. CHANNEL 2: Bit 7 selects the SCSI request/acknowledge data transfer handshake protocol or the standard DMA memory request/acknowledge protocol for channel 2 peripheral transfers. When bit 7 is cleared (0), the channel will use the standard DMA memory request/acknowledge protocol. When bit 7 is set (1), the channel uses the SCSI transfer/acknowledge data transfer handshake protocol.

CHANNEL 3: Bit 7 is reserved and should be 0 in all channel 3 commands.

### 2.2.4 Timing and Interrupt Register

## WRITE REGISTER 14(Hex) MEMORY CYCLE TIMING and INTERRUPT POLARITY




Bits 0 and 1 specify the number of clock cycles used in the memory cycle for each memory transfer. This feature is provided to allow the Memory Controller to accommodate both low-speed and high-speed memories.

Bit 2 specifies the polarity of the DMA's Interrupt line (pin 60). When bit 2 is cleared (0), the INTERRUPT is an active low signal. When bit 2 is set (1), the INTERRUPT is an active high signal. Bits 3-7 are reserved. (Must be set to zero)

#### 2.2.5 Status Register

#### READ REGISTER OO(HEX): STATUS



The 8-bit Status register provides information about each channel and may be read at any time. The Channel Status Enable bits (Bits 0 thru 3) reflect the state of the respective Channel Enable bits. The Channel Status Count bit (Bits 4 thru 7) are set when the count in that channel's Count register is 00 to 7F(HEX). This allows the microprocessor to monitor the progress of data transfers and manage the loading and unloading of the buffer accordingly.

NOTE: The count in the Count registers, when a transfer is complete, is FFFF(HEX) so the Count Status bit will be 0.

### 2.3 OTHER LOGIC

### 2.3.1 STROBE LOGIC

In addition to the above registers, there are addresses in the chip address space that can be read/written by the microprocessor to read or write an external register.

### WRITE ADDRESSES WA18 thru WA1F:

Address 18(HEX):External Out Strobe 0:Asserts -WRTLO (Pin 55)
Address 19(HEX):External Out Strobe 1:Asserts -WRTL1 (Pin 56)
Address 1C(HEX):External Out Group Strobe:Asserts -GRPWRT(Pin 50)
Address 1D(HEX):External Out Group Strobe:Asserts -GRPWRT(Pin 50)
Address 1E(HEX):External Out Group Strobe:Asserts -GRPWRT(Pin 50)
Address 1F(HEX):External Out Group Strobe:Asserts -GRPWRT(Pin 50)

### READ ADDRESSES RA18 thru RA1F:

Address 18(HEX):External In Strobe 0:Asserts -INSTO (Pin 53)
Address 19(HEX):External In Strobe 1:Asserts -INSTO (Pin 51)
Address 1C(HEX):External In Group Strobe:Asserts -GRPRD(Pin 49)
Address 1D(HEX):External In Group Strobe:Asserts -GRPRD(Pin 49)
Address 1E(HEX):External In Group Strobe:Asserts -GRPRD(Pin 49)
Address 1F(HEX):External In Group Strobe:Asserts -GRPRD(Pin 49)

### 2.3.2 MICRO-PROCESSOR ADDRESS LOGIC ( ALE Bus Latch)

There is logic in the chip to demultiplex and latch the address from the microprocessor A/D bus. The address is available on the bus lines MICROAO-A7. This address may be used to access the microprocessor's external ROM and RAM.

### 2.4 INITIALIZATION

The OMTI 5060 chip should be initialized before its first use after power-up. The control registers should be loaded to disable the channels, to clear any interrupts and to set the correct polarity for the request and acknowledge signals. The memory cycle timing and interrupt signal polarity also need to be initialized. The Count and Address registers can be initialized now to save time later, but it is not necessary if they will be loaded with the correct values before any transfers are done on their channel.

Initialization flowchart: This flowchart is being provided to facilitate your firmware development. It is supplied as a guide and should be used as such.

### Flowchart To Initialize OMTI 5060 DMAC




Figure 2-1

### SECTION 3

### INTERFACING

### 3.1 PIN DESCRIPTIONS

Symbol 7	 Гуре	 Pin #	Name and Function
ACKO ACK1 ACK2 ACK3	0 0 0 0	25 23 21 19	DMA Acknowledge. (Active High.) These signals notify the individual peripherals when one has been granted a memory cycle. Polarity of all ACK outputs is programmable (Bit 6, Channel Control register.) When channel 1 is configured for the QIC-02 protocol, ACK 1 is configured for the QIC-02 XFER signal; when channel 2 is configured for the SCSI protocol, ACK 2 is configured for the SCSI REQ signal.
A/D0- A/D7	1/0	2-9	Address/Data Bus. (Active High, 3-state.) These multiplexed lines interface with the low-order 8 bits of the microprocessor's Address/Data bus. Addresses are latched into the DMA's address buffer on the falling edge of ALE. If the address is within the range of the internal chip select, data is either written into or read from the DMA's registers.
ALE(8051 mode) -AS(Z8 mode)	I	68	Address Latch Enable. (Active High.) Address Strobe (Active Low) When in the 8051 mode, the falling edge of this signal is used to latch the address on the microprocessor bus (A/DO- A/D7) into the internal address buffer. When in the Z8 mode, the rising edge is used to latch the address.
-CH1OUTCLK	0	57	Channel 1 Out Clock. (Active Low.) This output is used to strobe data from a memory read cycle into a register of the QIC-02 interface.
-CH2OUTCLK	0	46	Channel 2 Out Clock. (Active Low.) This output is used to strobe data from a memory read cycle into a register of the SCSI interface.

### PIN DESCRIPTIONS (CONTINUED)

Symbol	Туре	Pin #	Name and Function
CHIINEN	0	58	Channel 1 Input Enable. (Active High.) This output signal is used to enable data for the memory write cycle from a QIC-02 interface register.
-CH2INEN	0	47	Channel 2 Input Enable. (Active Low.) This output signal is used to enable data for the memory write cycle from a SCSI interface register.
-CH2RDMEM	0	48	Channel 2 Read Memory. (Active Low.) This output is used for the SCSI I/O interface signal and is a direct output of bit 1 of the Channel 2 Control register.
CLOCK	I	51	Clock. (Active High.) This input controls the internal arbitration of all REQ and ACK signals. It also controls the programmable memory-cycle timing (WR2O), as well as the SCSI and QIC-02 protocol sequences (See Timing Diagrams.) The maximum clock frequency is 20 MHZ.
CONFIG		64	Configuration. (Active High.) This input is pulled up internally to select the microprocessor strobe inputs. When this line is grounded, the chip is configured for an 8051-type processor. When the line is left open, the chip is configured for a Z8-type processor, with the following interface changes: -IORD = -DATA STROBE, -IOWR = R/-W, ALE = -AS, IO/-MEM = -DM. (Refer to A. C. characteristics.)
-GRPRD	0	49	Group Read Strobe. (Active Low.) This output is strobed whenever the microprocessor reads addresses RA1C, RA1D, RA1E or RA1F. It can be used to enable status onto the microprocessor bus $(A/D0-7)$ . It can be further decoded external to the chip.

### PIN DESCRIPTIONS (CONTINUED)

Symbol		Pin #	Name and Function
-GRPWRT	0	50	Group Write Strobe. (Active Low.) This output is strobed whenever the microprocessor does a write to addresses WA1C, WA1D, WA1E or WA1F. It can be used to latch information from the microprocessor bus (A/DO-7) into an external register. It can be further decoded external to the chip.
-INSTO -INST1	0	53 54	In Status 0-1. (Active Low.) These outputs are internally decoded I/O read strobes (enabled by reading from RA18 or RA19, respectively), used by the microprocessor to read device status via an external buffer to the microprocessor bus (A/DO-7).
INTERRUPT	0	60	Interrupt. (Active High.) INTERRUPT is asserted whenever the Channel Interrupt Enable bit, in that channel's Control register, is set and Channel Enable goes to a zero. It is de-asserted whenever the microprocessor does a write to the Channel Control register of the interrupting channel. The polarity of the interrupt line is specified by bit 2 in the Memory Cycle Timing register (WR14).
IO/-MEM (8051 mod -DM(Z8 mode)		65	I/O/-Memory (I/O Active High, Memory Active Low.) -Data Memory (Active Low.) This signal is used for active high chip enable. When in 8051 mode, this line is connected to the 8051's IO/MEM line; in Z8 mode, this line is an active low chip enable.
-IORD (8051 mod	I e)	66	I/O Read. (Active Low.) This input, when low, enables the -DS(Z8 mode) information from the register selected by the previously latched address onto the microprocessor bus ( $\Lambda/D0-7$ ).
			Data Strobe. (Active Low.) This input, when low, provides the timing for data movement to or from selected registers and the microprocessor bus $(A/D0-7)$ .

Symbol			D: #	
	тур	e 	Pin # Name and	Function
-IOWR (8051 R/-W(Z8	I mode) mode)	67	I/O Write. (Active Low.) When this input is low, it gates mation from the microprocess (A/DO-7) into the register sel the previously latched address.	or hug
			Read/Write. (Active High.) This signal determines the dire the data transfer. When low, written from the microproces (A/DO-7) to the DMA. It is high doing writes.	data is
MEMAO-7	0	27- 34.	Memory Address. (Active High.)	
MEMA8-15	0	36- 43	The Memory Address bus is used to the contents of the Address reg the currently selected channel DMA buffer memory.	ister of
-MEMCE	0	45	Memory Chip Enable. (Active Low- -MEMCE is an active low strobe enable the DMA buffer memory addi MEMAO-15.	used to
-MEMWRT	0	44	Memory Write. (Active Low.) When both this output and -MI asserted, data is written to the memory location in the DMA buffer When this output is de-asserted MEMCE is asserted, data is enabl the selected memory location in onto the buffer memory bus.	selected memory. and ed from
MICROAO- MICROA7	0	17- 10	Micro Address. (Active High.) This 8-bit address bus is the demultiplexed from the microproc A/D bus, which is latched on the edge of ALE. This bus may be access the microprocessor's e memory and peripherals.	essor's falling used to

		PIN	DESCRIPTIONS	(CONTINUED)
Symbol	Туре	Pin #		Function
REQO REQ1 REQ2 REQ3	I I I	26 24 22 20	DMA Request. (Active Highten These lines are asynchron inputs used by peripheral obtain DMA service. The fixed, with REQO havi priority, and REQ3 the lof all REQ inputs is programmed lis configured protocol, REQ1 is configured 2 ACK signal; when configured for the SCSI periods.	ous request devices to priority is ng the highest owest. Polarity rammable. When for the QIC-02 red for the QIC- channel 2 is rotocol, REQ2 is
-ROMCE	0	59	ROM Chip Enable. (Active This output is true whe and both -IOWR and IO/-ME	n -IORD is true
-WRTLO -WRTL1	0	55 56	Write Latch 0-1. (Active These outputs are inte write strobes (enabled by or WA19, respectively) microprocessor to write information to an exter the A/DO-7 bus.	rnally decoded writing to WA18, used by the device control
-XOR 5 -XOR 6 -XOR 7	I I	63 62 61	Exclusive OR Address. (A These internally pulled u used for internal chip control the polarity of t address lines. If anot select is required, the must be grounded.	p signals are select. They he corresponding her group chip

18, 52

35, 1 +5 V.


Ground.

Ι

Ι

VCC

GND



### OMTI 5060 DIRECT MEMORY ACCESS CONTROLLER

### 3.2 A. C. CHARACTERISTICS

The two relevant timing diagrams and A.C. characteristics for interfacing the 5060 Memory Controller are given below. (For more information about these chips, the reader is referred to Zilog's  $\underline{Z8681/82}$  ROMless  $\underline{Z8}$  Microcomputer Product Specification or Intel's  $\underline{8051}$  Single Chip  $\underline{8-Bit}$  N-Channel Microprocessor Data Sheet.)

Z8 Mode Timing Characteristics (Configuration = 1)

Number	Parameter	Min (ns) (10 MHz)	Max (ns) (10 MHz)
1	-AS Low Pulse Width	50	
2 3	Address Setup to -AS High	25	
	Address Hold after -AS High	25	
4	-AS High to -DS Low	50	
5	-DS Low Pulse Width	100	
6	-DS High to -AS Low	40	
7	Data Setup to -DS (Write)	25	
8	Data Hold after -DS (Write)	25	
9	-DS Low to Data Valid (Read)		- 50
10	-DS High to Data Invalid (Read)	0	
11	-DS High to Data Float (Read)		35

### WRITE OPERATION, Z8 CONFIGURATION

Signal	I/O Pin	
-DM	I (65)	
CONFIG	I (64)	
-DS	I (66)	<t1></t1>
R∕₩	I (67)	
-AS	I (68)	> T2 <
A/D 0-7	I (2-9)	<-T3>
-WRTLO/1	0 (55/56)	T7>
-ROMCE	O (59)	T9>   <   <

	$VCC = 5.0V$ , $TA = 25^{\circ}C$					
Symbol	Item	min	typ	max	unit	
Tl	-DS Low Pulse Width	100			ns	
T2	-AS Low Pulse Width	50			ns	
Т3	Address Setup to -AS High	25			ns	
T4	Address Hold after -AS High	25			ns	
T5	Data Setup to -DS High	25			ns	
Т6	Data Hold After -DS High	25			ns	
т7	-DS \ to -WRLTO/1 \ Delay		28		ns	
<b>T</b> 8	-DS 7 to -WRLTO/1 7 Delay		20		ns	
Т9	-DS \ to -ROMCE \ Delay	24	20		ns	
T10	-DS 7 to -ROMCE 7 Delay	25			ne	

### 3.2.2 READ OPERATION, Z8 CONFIGURATION

Signal	I/O 	Pin	
-DM	I	(65)	
CONFIG	I	(64)	
			<t1></t1>
-DS	I	(66)	
R∕₩	I	(67)	
-AS	I	(68)	> T2 <
A/D 0-7	I	(2-9)	<-T3>   T4   <  >   T6   <  >  >   T6   <  >
			T7>   <   <
-INSTO/1	0	(53/54)	/

	$VCC = 5.0V$ , $TA = 25^{\circ}C$				
Symbol 5 2 2	Item	min	typ	max	unit
Tl	-DS Low Pulse Width	100			ns
T2	-AS Low Pulse Width	50			ns
т3	Address Setup to -AS High	25			ns
Т4	Address Hold after -AS High	25			ns
T5	Data Valid from -DS Low			50	ns
т6	Data Float After -DS High		35		ns
т7	-DS \_ to -INSTO/1 \_ Delay		30		ns
т8	-DS / to -INSTO/1 / Delay		20		ns

8051 Mode Timing Characteristics (Configuration = 0)

Number	Parameter		Max (ns) (10 MHz)
1	ALE High Pulse Width	 50	
2	Address Setup to ALE Low	25	
3	Address Hold after ALE Low	25	
4	ALE Low to -IORD/-IOWR Low	50	
5	-IORS/-IOWR Low Pulse Width	100	
6	Data Setup to -IOWR High	40	
7	Data Setup after -IOWR High	25	
8	Data Hold after -IOWR High	25	
9	-IORD Low to Valid Data		50
10	-IORD High to Data Invalid	0	
11	-IORD High to Data Float		35

### 3.2.3 WRITE OPERATION, 8051 CONFIGURATION

Signal	I/O Pin	
IOMEM	I (65)	
CONFIG	I (64)	
-IORD	I (66)	
-IOWR	I (67)	<t1> </t1>
ALE	I (68)	> T2 <
A/D 0-7	I (2-9)	<-T3>   T4   <  >   T6   <     T6   <
•	, , , ,	T7>   <   <
-WRTL0/1	0 (55/56	
		T9>     <     <
-ROMCE	0 (59)	

$VCC = 5.0V, TA = 25^{\circ}C$					
Symbol	Item	min	typ	max	unit
Tl	-IOWR Low Pulse Width	100			ns
T2	ALE High Pulse Width	50			ns
Т3	Address Setup to ALE Low	25			ns
<b>T4</b>	Address Hold after ALE Low	25			ns
<b>T</b> 5	Data Setup to -IOWR High	25			ns
Т6	Data Hold After -IOWR High	25			ns
т7	-IOWR \_ to -WRLTO/l \_ Delay		28		ns
<b>T8</b>	-IOWR _7 to -WRLTO/1 _7 Delay		20		ns
Т9	-IOWR \_ to -ROMCE \_ Delay	24			ns
<b>T10</b>	-IOWR _7 to -ROMCE _7 Delay	25			ns

### 3.2.4 READ OPERATION, 8051 CONFIGURATION

Signal	I/O Pin	
IOMEM	I (65)	
CONFIG	I (64)	Α
-IOWR	I (66)	le m
-IORD	I (67)	<t1></t1>
ALE	I (68)	> T2 <
A/D 0-7	I (2-9)	-T3>   T4   \leftrightarrow{   T5   \leftrightarrow{   T6   \leftrightarrow{
-INSTO/1	0 (53/54)	T7>


·-· · ·	$VCC = 5.0V, TA = 25^{O}C$				
Symbol	Item	min	typ	max	unit
Tl	-IORD Low Pulse Width	100			ns
T2	ALE High Pulse Width	50			ns
Т3	Address Setup to ALE Low	25			
<b>T4</b>	Address Hold after ALE Low	25			ns
Т5	Data Valid from -IORD Low	25			ns
Т6	Data Float After -IORD High			50	ns
T7			35		ns
	-IORD \ to -INSTO/1 \ Delay		30		ns
Т8	-IORD _7 to -INST0/1 _7 Delay		20		ns

### 3.2.5 DMA MEMORY WRITE/READ

Signal	1/0	Pin	
		>   <tf>   TPER   &lt;  </tf>	
CLOCK	Ι	(51)	_
		T1>	
REQ 0,1, 2,3	Ι	(26,24/////// 22,20)	
		> T2	
-ACK 0,1, 2,3	0	(25,23, 21,19)	_
		> T4  <> T5  <	
-MEMCE	0	(45)	_
		<t6></t6>	
-MEMWRT	0	(44)	_
		<t8></t8>	
-CH1,2 OUTCLK	0	(57,46)	_
		<t10></t10>	
-CH1,2 INEN	0	(58,47)	_
		>  T12  <   <t13> </t13>	
MEM A 0-15	0	(27–34,	_
Symbol		Item min typ max unit	
TF		CLOCK frequency 20 MHZ	
TPER		CLOCK frequency 20 MHz Duty Cycle 60/40 %	
Tl		REQ to CLOCK Setup 25 ns	
T2		CLOCK _/ to -ACK true delay 54 ns	
Т3 Т4		CLOCK / to -ACK false delay 50 ns	
T5		CLOCK / to -MEMCE true delay 42 ns CLOCK / to -MEMCE false delay 36 ns	
T6		CLOCK / to -MEMCE false delay 36 ns CLOCK / to -MEMWRT true delay 74 ns	
т7		CLOCK / to -MEMWRT false delay 46 ns	
T8		CLOCK / to -OUTCLK true delay 52 ns	
T9		CLOCK / to -OUTCLK false delay 53 ns	
T10 T11		CLOCK / to -INENABLE true delay 52 ns CLOCK / to -INENABLE false delay 53 ns	
T12		CLOCK / to -INENABLE false delay 53 ns CLOCK / to ADDRESS valid delay 54 ns	
T13		CLOCK _/ to ADDRESS invalid delay 78 ns	

CYCLE CLOCKS ARE 2 - 5 CLOCK PERIODS, AS PROGRAMMED

### 3.2.6 MICRO A 0-7, Z8 / 8051 CONFIGURATION



$VCC = 5.0V$ , $TA = 25^{\circ}C$						
Symbol	Item	min	typ	max	unit	
Tl	-AS/ALE to MICRO A 0-7 Valid Delay	36			ns	
T2	A/D 0-7 to MICRO A 0-7 Valid Delay	26			ns	

### Multiplication factors to convert from nominal environment:

Process	+1 std. deviation -1 std. deviation	1.35 0.65
Voltage	4.75V 5.25V	1.06 0.95
Temperature	0 <sup>0</sup> с 70 <sup>0</sup> с	0.93

#### 3.3 D. C. INFORMATION

### Absolute Maximum Ratings:

- Voltages on all pins with respect to GND range from -0.3 V to +7.0 V.
- \* Ambient operating temperature is O degrees C. to +70 degrees C.
- \* Storage temperature ranges from -65 degrees C. to +150 degrees C.

Note that stresses greater than those indicated may cause permanent damage. Operation of the chip at conditions above those shown is not implied. Exposure to absolute maximum rating conditions for extended periods may affect the chip's reliability.

### Standard Test Conditions:

The characteristics shown below apply for the following test conditions, unless otherwise noted. Voltages are referenced to GND. Positive current flows into the reference pin. Standard conditions are as follows:

- \* +4.75 V < VCC < +5.25 V
- \* GND = 0 V
- \* O degrees C. < TA < +70 degrees C.


### D. C. Characteristics:

Parameter	Min	Max	Unit	Condition	Notes
Input High Voltage	2	VCC	v		
Input Low Voltage	-0.3	0.8	Ÿ		
Output High Voltage	2	VCC	v		
Output Low Voltage		0.4	v		
Input Leakage	-30	10	u Å		
Output Leakage		10	u A		
VCC Supply Current		50	m A		

#### APPENDIX A

#### APPLICATION NOTES

### Transfer from host to memory via SCSI



STATE ACTION

WAIT FOR

000

001 Assert SCSI REQ

SCSI -ACK

Channel 2 Enable

010 Assert internal memory REQ De-assert SCSI REQ

Memory write


011 De-assert internal request SCSI-ACK

100 Check byte count

If count 0: De-assert Enable & if Intenabled: Assert INT

Figure Al

### Transfer from memory to host via SCSI



STATE ACTION WAIT FOR

000 Channel 2 Enable

001 Assert internal memory REQ

Memory read

010 Assert SCSI REQ SCSI -ACK

De-assert internal request

011 De-assert SCSI REQ SCSI -ACK


100 Check byte count


If count 0 De-assert Enable &

if Intenabled Assert INT

Figure A2

# FLOWCHART TO SHOW TRANSFER OF DATA TO THE HOST USING OMTI 5080 SCSI CHIP, WITH INTERRUPTS AFTER EACH BLOCK IS TRANSFERRED.





Socket and Package Dimensions

Figure A4

#### EXAMPLES OF COMMANDS USING CHANNEL O:

 $[\,1\,]$  Command to transfer block of data from peripheral to RAM, with interrupt when done.

Command = 0ii0 1111 (Write to register 10(HEX)) (i = value used at initialization).

Bit 7 should be cleared.

Bits 6 and 5 depend on the hardware scheme used. They should be loaded with the same value they were loaded with during the initialization.

Bit 4: Only transferring one block, then stopping.

Bit 3: Interrupt when block transfer complete.

Bit 2: Reload the count so it will not be necessary to reload for the next block. Assumes the blocks are the same size.

Bit 1: Direction of transfer is from peripheral to RAM.

Bit 0: Enable channel to start transfer. When the last byte is transferred, the channel will be disabled because bit 4 is set.

[2] Command to continuously transfer data from the peripheral to RAM whenever the peripheral requests a transfer. No interrupt.

Command =  $0ii1 \ 1x11$  (Write to register 10(HEX)) (i = value used at initialization,  $x = do \ not \ care.$ )

Bit 7 should be cleared.

Bits 6 and 5 depend on the hardware scheme used. They should be loaded with the same value with which they were loaded during the initialization.

Bit 4: Continuous transfer. The microprocessor can stop the transfer any time it wants to by writing the same command with the enable bit cleared (0).

Bit 3: No interrupts.

Bit 2: Count not used.

Bit 1: Direction of transfer is from peripheral to RAM.

Bit 0: Enable channel to start transfer.