

IBM PC AT

Scientific Micro Systems, Inc.

IBM PC AT SERIES INTELLIGENT DATA CONTROLLERS REFERENCE MANUAL JANUARY 1987

IBM PC AT INTELLIGENT DATA CONTROLLERS REFERENCE MANUAL

Models:

OMTI 8620 Winchesters ESDI and ST506/412 (MFM) and Flexible Disks

OMTI 8627 Winchesters ESDI and ST412 (2,7 RLL) and Flexible Disks

OMTI 8120 Winchester ST506/412 (MFM)

OMTI 8127 Winchester ST412 (2,7 RLL)

SCIENTIFIC MICRO SYSTEMS, INC. 339 North Bernardo Avenue P.O. Box 7777 Mountain View CALIFORNIA 94039

> TEL: 415-964-5700 TWX: 910-379-6577 TLX: 172555 SMS MNTV FAX 415 964 4168

Copyright 1987 SCIENTIFIC MICRO SYSTEMS, INC. All Rights Reserved

PRINTED IN THE UNITED STATES OF AMERICA

The information in this publication is subject to change without notice.
No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of Scientific Micro Systems, Inc.
Vertical bars in the left margin indicate changes from the previous revision.

IBM IBM PC IBM/AT are trademarks of International Business Machines.

DOCUMENT NUMBER: 3001483

REVISION: C

Date of this Revision: JANUARY 20TH 1987

PC AT Controller Series

TABLE OF CONTENTS

SECTION 1: INTRODUCTION	1-1
1.1. Product Description1.2. Number and Type of Drives supported1.3. Specification	1-1 1-1 1-2
SECTION 2: CONFIGURATION AND INSTALLATION	2-1
 2.1. Unpacking and Inspection 2.2. System Configuration 2.3. Jumper Allocation 2.4. Installation Procedure 2.5. 1701 Error Code Description 2.6. IBM DOS 3.1/3.2 Patch Installation Note 	2-1 2-1 2-3 2-7 2-11 2-12
SECTION 3: HOST ELECTRICAL INTERFACE	3-1
3.1. Introduction3.2. I/O Channel Pin Assignment3.3. I/O Channel Signal Description3.4. Controller Hardware Architecture	3-1 3-1 3-4 3-7
SECTION 4: HOST/CONTROLLER SOFTWARE INTERFACE	4-1
4.1. Overview4.2. Fixed Disk Registers4.3. Fixed Disk Communication Protocol4.4. Floppy Disk Registers4.5. Floppy Disk Protocol	4-1 4-1 4-3 4-5 4-7
SECTION 5: FIXED DISK FUNCTIONS	5-1
5.1. Command Descriptor Block (CDB)5.2. Control Byte5.3. Status Register5.4. Fixed Disk Commands	5-1 5-3 5-4 5-5
SECTION 6: FLOPPY DISK FUNCTIONS	6-1
6.1. Floppy Disk Command Summary6.2. Description of Symbols6.3. Floppy Commands6.4. Command Status Registers	6-1 6-1 6-3 6-6

APPENDIX A Sense Code Summary and Description

APPENDIX B Interleave Scheme

LIST OF FIGURES

1.1 Functional Organization (Block Diagram)	1-4
2.1 OMTI 862x PCB Diagram & Connector and Jumper Locations	2-2
2.2 OMTI 812x PCB Diagram & Connector and Jumper Locations	2-3
LIST OF TABLES	
1-1 Number and Type of drives supported	1-1
2-1 Jumper Assignments	2-2
2-2 Connector Assignment	2-3
2-3 LED Meaning	2-3
4-1 I/O Port Addresses	4-2
4-2 I/O Registers	4-2
4-3 Floppy Disk Registers	4-5

FCC APPROVAL

This equipment generates and uses radio frequency energy and, if not installed and used properly, that is, in strict accordance with the manufacturer's instructions, may cause interference to radio and television reception. It has been type tested and found to comply with the limits for a Class B computing device in accordance with the specifications in Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference in a residential installation. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

Re-orient the receiving antenna
Relocate the computer with respect to the receiver
Move the computer away from the receiver
Plug the computer into a different outlet so that computer and receiver are on different
branch circuits.

If necessary, the user should consult the dealer or an experienced radio/television technician for additional suggestions. The user may find the following booklet prepared by the Federal Communications Commission helpful:

"How to Identify and Resolve Radio-TV Interference Problems".

This booklet is available from the U.S. Government Printing Office, Washington, DC 20402, Stock No. 004-000-00345-4.

SECTION 1

INTRODUCTION

1.1. PRODUCT DESCRIPTION

The OMTI 8000 Series are a combination of Winchester disk and floppy disk controllers for IBM AT Bus compatible computers (16 bit data path). The controller is contained on a single PCB that plugs into an empty slot of the motherboard of the computer.

The OMTI controllers use SMS' sophisticated VLSI circuitry to provide many advanced features. These include:

- Support for both ESDI (Enhanced Standard Drive Interface) and ST412 compatible winchester disk drives with MFM or 2,7 RLL encoding on the 8620 & 8627.
- Support for high capacity (1.6 Megabyte) floppies on the 8620 & 8627.
- High performance (1:1 interleave on disk, 1.6 Megabyte/second transfer on AT Bus).
- 8Kbyte buffer minimum.
- 48 bit Error Correction Code on ESDI and 2.7 RLL encoding drives.
- 32 bit Error Correction Code on ST412 (MFM encoding) drives.
- Concurrent data operations on winchester and floppy disk on the 8620 & 8627.
- Supports both programmed I/O and DMA data transfers.

The above and other features make the OMTI 8620, 8627, 8120 & 8127 controllers an exceptional value that many have come to expect from SMS' family of data storage products.

BIOS issues: The OMTI 8000 is fully AT bus compatible with the IBM controller. The BIOS on the IBM AT will operate correctly with the floppy portion, however, in order to provide higher performance the fixed disk command set of the controller differs from the IBM controller. The BIOS provided on board supports this enhanced command set and ensures full software compatibility with MSDOS BIOS calls. The on-board BIOS makes the OMTI 8000 fully compatible with the IBM controller.

1.2 NUMBER AND TYPE OF DRIVES SUPPORTED

Table 1-1

Model	8620	8627	8120	8127
Number of drives	4 max	4 max	2 max	2 max
	W+F	W+F	W	W
Winchesters	up to 2	up to 2	up to 2	up to 2
ST412 Recording	MFM	2,7 RLL	MFM	2,7 RLL
ESDI drives	Yes	Ýes	No	Ńo
Flexible disks	Yes	Yes	No	No
			=======	

1.3 SPECIFICATION

1.3.1. Features per Peripherals

WINCHESTER DISKS.

- Operates one or two hard or soft sectored ST412 compatible or ESDI Winchester disk(s). The disk can be fixed or removeable.
- ESDI drives may transfer data at a rate of up to 10 Mbit/sec.
- 2,7 RLL encoded drives transfer data at 7.5 Mbit/sec.
- MFM encoded drives transfer data at 5 Mbit/sec.
- Supports 256 (ESDI only), 512, 1024 or 1056 bytes/sector.
- Supports programmable sector interleave including One to One interleave.
- Addresses up to 2048 tracks (cylinders) and 16 heads.
- Supports overlapped seek.
- Word (16 bits) width data transfer on AT bus.
- Supports both programmed I/O and DMA data transfers.

FLOPPY DISKS

- Supports 48 & 96 TPI drives plus the high density AT compatible drives.
- Supports 250, 300, or 500 K bits/sec transfer rate including dual rotational speed floppies.
- Host has direct access to floppy disk controller chip (NEC765 or equivalent).

1.3.2 Physical Specifications of the OMTI 8620 and 8627 controllers

Width 3.9 inches
Length 13.25 inches
Height .75 inches

Physical Specifications of the OMTI 8120 and 8127 controllers

Width 3.9 inches
Length 5.985 inches
Height .75 inches

1.3.3 Environmental Specifications

	Operating	Storage
Temperature	0 to 50 deg C	40 to 75 deg C
Relative Humidity	10 to 95% N.C.	10 to 95% Noncondensing
Maximum Wet Bulb	30 deg C	Noncondensing
Altitude	0 to 10,000 ft.	0 to 15,000 ft.
		.======================================
1.3.4. Power Requirements	8620/8627	8120/8127
	8620/8627 4.75 to 5.25 V DC	8120/8127
1.3.4. Power Requirements Voltage Maximum ripple and noise Maximum current drawn		

SYSTEM I/O CHANNEL INTERFACE




Figure 1.1 CONTROLLER BLOCK DIAGRAM

SECTION 2

CONFIGURATION AND INSTALLATION

2.1 UNPACKING AND INSPECTION

Upon receipt of your OMTI 8000 Series Data Controller, inspect the packaging for evidence of damage during transit. Open the package and inspect the controller board for visible damage such as scratches, loose components, or broken connectors. If there is damage, immediately notify the carrier's agent and Scientific Micro Systems' customer service representative. Compare the items listed on your original Purchase Order to the actual contents of the package and the packing list. If discrepencies exist, notify you SMS customer service representative.


Retain the shipping container and packing material for examination (if it has been damaged), or for reuse when returning the controller board to the factory.

2.2 BOARD PREPARATION

The appropriate board layout, connector locations, and jumper locations for the OMTI Controller are illustrated in Figure 2-1. Use Table 2-1 to ensure that the factory installed jumpers are correctly in place.

The OMTI 8000 Series has jumpers which allow the controller to be easily integrated into different systems.

OMTI IBM PC/AT Controller Series - Revision C - Page 2-2



Square Pad is Pin 1

Figure 2.2 OMTI 812X PCB Diagram and Connector, Jumper locations.

0 = No jumper installed

1 = Jumper installed

* = As shipped

8620 DRIVE CONFIGURATION TABLE

BIOS	#1002579
DIUS	#10025/9

BIOS AT3

Jumpers W20 W21		DRIVE/MODEL or COMPATIBLES	#CYL	#HEADS	WRITE PRECOMP.
LUN 0					
1	1	**** ESDI DRIVES ****			
0	1	VERTEX/PRIAM V170	987	7	-
1	0	MAXTOR XT1140	918	15	-
0	0	MINISCRIBE 3425	612	4	-
Jum W22	pers W23				
LUN 1					
1	1	**** ESDI DRIVES ****			
0	1	VERTEX/PRIAM V170	987	7	· -
1	0	MAXTOR XT1140	918	15	-
0	0	MINISCRIBE 3425	612	4	-

8120 DRIVE CONFIGURATION TABLE

BIOS	#10	02579			BIO	S AT3
	lumpers 1 W2		DRIVE/MODEL or COMPATIBLES	#CYL	#HEADS	WRITE PRECOMP.
LUN 0						
1	l 1	I	RESERVED			
C) 1	7	VERTEX/PRIAM V170	987	7	-
1	0	N	MAXTOR XT1140	918	15	-
	0	N	MINISCRIBE 3425	612	4	-
	umpers 3 W4	ļ				······································
LUN 1						
1	. 1	F	RESERVED			
0	1	v	/ERTEX/PRIAM V170	987	7	-
1	. 0	N	MAXTOR XT1140	918	15	-
0	0	N	MINISCRIBE 3425	612	4	-

8627 DRIVE CONFIGURATION TABLE

BIOS #1002580		1002580			BIO	S AT4	
	Jumpers W20 W21		DRIVE/MODEL or COMPATIBLES #CYL		#HEADS	WRITE PRECOMP.	
LUN 0							
1	l	1	**** ESDI DRIVES ****				
C)	1	SEAGATE ST277R	820	6	-	
1	l	0	SEAGATE ST4144R	1024	9	-	
()	0	SEAGATE ST238	615	4	-	
	umpe 22	ers W23					
 LUN 1							
1	l	1	**** ESDI DRIVES ****				
C)	1	SEAGATE ST277R	820	6	-	
1	l	0	SEAGATE ST4144R	1024	9	-	
C)	0	SEAGATE ST238	615	4	-	

8127 DRIVE CONFIGURATION TABLE

BIOS	#1002580	BIOS	ATA

	Jumpers DRIVE/MODEL W1 W2 Or COMPATIBLES			#CYL #HEADS		
LUN 0						
1	1	RESERVED				
0	1	SEAGATE ST.277R	820	6	-	
1	0	SEAGATE ST4144R	1024	9	-	
0	0	SEAGATE ST238	615	4	-	
Jum W3						
 LUN 1						
1	1	RESERVED				
0	1	SEAGATE ST277R	820	6	-	
1	0	SEAGATE ST4144R	1024	9	-	
0	0	SEAGATE ST238	615	4	-	

COMMON SYSTEM JUMPER SETTINGS for 8620 and 8627

	umpers W18		Winchester I/O port b	ase address
0* 1 0 1	0 0 1 1	0 0 0 0	0320h 0324h 0328h 032Ch	
0 1 0 1	0 0 1 1	1 1 1	01A0h 01A4h 01A8h 01ACh	
W16			BIOS control	
 0* 1			Enable BIOS Disable BIOS	
W15			Base address	
0* 1			C8000h CA000h	
 W14			Floppy disk I/O port t	pase address
0* 1			03F0h 0370h	
 W13	and W	12	See section 2.4.1	
Jum			8620 SETTINGS	
W10	W11		Bytes per sector	Number of Sectors / Track ST506/412 MFM drives only
0* 0 1	0 1 0 1		512 512 1024 1056	17 Sectors per track 18 Sectors per track 9 Sectors per track 9 Sectors per track

COMMON SYSTEM JUMPER SETTINGS for 8120 and 8127

Jumpers W5 W6 W7		s W7	Winchester I/O port base address	
****	****	***	Whichester DO port base address	
0*	0	0	0320h	
ī	Ŏ	Ŏ	0324h	
Ō	1	ŏ	0328h	
ĭ	ī	ŏ	032Ch	
-	•	·	032CII	
0	0	1	01A0h	
ĭ	ŏ	i	01A0h	
Ô	1	1	01A4h	
1	1	1	01ACh	
1	1	1	UIACh	
 W8			BIOS control	
0*			Enable BIOS	
1			Disable BIOS	
W9			Base address	
			Part addition	
0*			C8000h	
1			CA000h	
 			CAUUII	

8627 SETTINGS

nners	802/ SETTING		
) W11	Bytes per sector	Number of Sectors / Track ST506/412 2,7 RLL drives only	
0	512	26 Sectors per track	
1	512	26 Sectors per track	
0	1024	13 Sectors per track	
1	1056	13 Sectors per track	
	0	Bytes per sector	

COMMON TO 8620 and 8627

	LUN 0	LU	IN 1
W	Sector type	W6	Sector type
0* 1	Soft sectored Hard sectored	0* 1	Soft sectored Hard sectored
W	Drive class	W5	Drive class
0* 1	ST412 compatible ESDI compatible	0* 1	ST412 compatible ESDI compatible
\mathbf{W}^{\prime}	Drive type	W4	Drive type
0* 1	Fixed Removeable	0*	Fixed Removeable

Table 2-2 Connector Assignment

J1	FLOPPY DISK	(34 pin)
J2	FIXED DISK	(34 pin) Chained
J3	FIXED DISK - LUN 0	(20 pin) Radial
J4	FIXED DISK - LUN 1	(20 pin) Radial

LED Meaning (J5) (For 8620 and 8627 only)

Fixed Disk Drive in-use light pins. When the cable that goes from the fixed disk in-use light on the front panel of the IBM AT is attached to J5 on the controller, the light on the front panel will become lighted when the fixed disk is accessed. (This Function is not supported on boards that have A revision firmware.)

2.4 INSTALLATION PROCEDURE

The OMTI 8000 Series Data Controller is designed to plug directly into any unused location on the system motherboard. The peripherals are connected to the controller by ribbon cables.

2.4.1 Winchester Disk drive configuration: (8620 & 8627 only)

ESDI or ST drives on both J3 and J4 connectors:

You may attach up to two (2) ESDI Winchester drives <u>or</u> up to two (2) ST412 Winchester drives to the OMTI controller.

ESDI on J4 and ST drive on J3 or ESDI on J3 and ST drive on J4:

You may mix ESDI and ST412 type drives, but:

- if an ESDI drive is connected on J4 connector the trace jumper W13 shall be cut.
- if an ESDI drive is connected on J3 connector the trace jumper W12 shall be cut.

2.4.2 Floppy Support: (8620 and 8627 only)

The OMTI 8000 controller provides floppy disk support which is fully AT bus and hardware compatible. Therefore, you may remove the AT Winchester/floppy controller (if installed) and connect the floppy cable to connector J1 on the OMTI controller to support the floppy drive.

2.4.3 Case when a disk controller is already installed: (8620 and 8627 only)

If a Winchester disk (non-ESDI) is already attached to IBM AT controller and you wish to attach an ESDI drive to the OMTI controller, you may leave the AT controller in place. In this case, only one of the two controllers should control the floppy drive. To avoid conflicts between the two controllers, the OMTI controller must be strapped for the secondary floppy base I/O address (W14 on).

2.4.4 SETUP utility:

IBM's SETUP utility should NOT be informed of the presence of any Hard disks attached to the OMTI controller. This utility is only concerned with those drives (if any) which are attached to the AT controller. Thus, if the only Hard Disk(s) installed in the system is (are) attached to the OMTI controller, the number of Hard Disks in the system must be reported as zero (0) when initializing the system configuration parameters in the SETUP utility.

2.4.5 USERS of OMTIDISK diskette utility

CAUTION: You should <u>NOT</u> use any version of OMTIDISK below V3.0 (for the purposes of auto-configuration, defect handling or low-level formatting) with any of the following BIOSES which are the latest BIOSES available:

BIOS AT3 BIOS #1002579 BIOS AT4 BIOS #1002580

The above features have been incorporated into the Rom-resident BIOS initialization routine accessed with the DEBUG utility (see section entitled "INSTALLATION PROCEDURE"). If you wish to use the SMS DOS device driver included in the OMTIDISK package (available on diskette), you need to acquire a copy of OMTIDISK version V3.0.

2.4.6 Installation of One Drive System

- 1. Cabling Requirements:
 - One (1) 34-pin straight through cable.
 - One (1) 20-pin straight through cable.

Refer to Figure 2-1 for the location of connectors on your board. Pin 1 on all connectors is specified by a square solder pad, visible on the soldered side of the board.


The connector's recommended part numbers are as follows:

- J1 and J2 AMP P/N 88373-3 (-34pin) J3 and J4 - AMP P/N 86904-1 (-20pin)
- 2. On winchester hard disk:
 - Install drive select jumper to lowest Drive Select (DS0 or DS1).
- 3. On controller:
 - If your drive is listed in the BIOS drive table, install jumpers W20 to W23 accordingly.
 - If your drive is not in the BIOS drive table, skip this step. During execution of BIOS low-level format routine, answer "N" to the "Use defaults (Y/N)?" prompt .
- 4. Install the 34-pin winchester drive interface cable to the J2 connector. Install the 20-pin data cable to either the J3 or J4 connector. Install the 34-pin floppy drive cable to the J1 connector.
- Read section 2.9 entitled IBM DOS 3.1/3.2 PATCH INSTALLATION NOTE before proceeding to next step.
- 6. Install the controller in any available slot on the PC/AT motherboard. CAUTION: Power must be off!
- 7. Boot system with DOS diskette from drive A:.
- 8. Execute BIOS low-level format routine in BIOS by executing DEBUG utility, then entering: **g=c800:6**.
- Answer all questions properly. If your drive is not listed in the BIOS drive table answer "N" to "Use defaults (Y/N)?" prompt. See BIOS Low-level Format Routine Instructions flowchart.
- 10. Create DOS partition by executing FDISK utility.

- Initialize the drive by executing the command: FORMAT C:/S (or FORMAT D:).
- 12. Your hard disk should now be bootable drive C: (or D:).

2.4.7 Installation of Two Drive System

- 1. Cabling Requirements:
 - One (1) 34-pin daisy chain straight through cable.
 - One (1) 20-pin straight through cable.
- 2. On winchester hard disks:
 - Set Drive Select to DS1 (or DS0) on drive C:,
 - Set Drive Select to DS2 (or DS1) on drive D:.
 - Install termination resistor on drive at end of daisy chain cable.
 - Remove termination resistor on drive in the middle of daisy chain cable.
- 3. On controller:
 - If both drives are the same and the drive is listed in the drive table, install jumpers W20 to W23 for the 8620 and 8627, install jumpers W1 to W4 for the 8120 and 8127, according to BIOS drive table.
 - If both drives are not the same or the drives are not listed in the BIOS drive table, skip this step. During execution of low-level format routine, answer "N" to the "Use defaults (Y/N)?" prompt.
- 4. Follow steps 4 to 11 as defined above in one drive system.



OMTI IBM PC/AT Controller Series - Revision C - Page 2-14

2.5 1701 ERROR CODE DESCRIPTION

Error

Code	Description
1701-A	Failed RAM Diagnostic command. This command performs a pattern test on the internal controller buffer.
1701-B	Failed Controller Internal Diagnostics command. This command causes the controller to perform some internal diagnostics including ROM checksum and sequencer self-test.

- 1701-C Failed Test Drive Ready command. This command selects the logical units and returns a zero status during the status state to indicate that the unit is selected, ready and seek or seek/command is complete. In the case of a cartridge unit, a zero status also indicates that a cartridge is installed. For fixed drives, the controller will wait up to 50 seconds for the drive to come ready.
- 1701-D Failed Recalibrate command. The drive is stepped toward the outside cylinder until either: (1) track zero is detected, or (2) more steps have been issued than available cylinders for the device type.
- 1701-E Failed Initialize Drive Characteristics command. This command sends a parameter list of all characteristics of the drive to the controller. There is no access to the drive during execution of this command.
- 1701-F Failed Read Capacity command. This command returns to the host, ESDI drive physical parameters as available directly from the drive interface.
- Note: In the PC/AT controller series only the AT3 (1002579) and AT4 (1002580) BIOSes display the letter after the 1701 error code. All other BIOSes only display "1701".

2.6 IBM DOS 3.1/3.2 PATCH INSTALLATION NOTE

This installation note provides instructions on how to perform a one-time operation on an already existing and installed drive C: or on a system floppy on an IBM AT to prepare the system to accept the addition of a non-IBM/AT hard disk controller.

IBM DOS versions 3.1 and 3.2 have embedded code in the system file IBMBIO.COM intended to patch certain AT Fixed Disk BIOS problems on IBM AT's with release date markers of 1/10/84. This code, in certain instances, insists on talking to the IBM/AT controller and, therefore, will not access any other add-on controller properly. The system file must be patched in order to avoid this embedded IBM/AT controller specific code.

<u>NOTE!</u> If you have a copy of the SMS <u>OMTIDISK</u> utility diskette, version 2.5 or above, you need not install this patch manually!

The program <u>ATINSTAL.COM</u> located on the <u>OMTIDISK</u> utility diskette will take care of it for you and will determine whether any action is necessary. If you do not have a copy of OMTIDISK, please finish reading this section.

If you do not have an IBM/AT hard disk controller in your system WITH a hard disk attached to it, you will need to install this patch on your system floppy(s) before attempting to initialize the add-on hard disk you are installing. If you already have a hard disk attached to an IBM/AT hard disk controller, you will need to install this patch on the existing drive C: and on any additional floppies you have occasion to boot from.

The recommended patches follow in two sections entitled <u>INSTALLATION ON EXISTING DRIVE C:</u> and <u>INSTALLATION ON SYSTEM FLOPPY</u>. After determining whether or not you need to install this patch (see section immediately following this paragraph) proceed to whichever section is appropriate for you.

2.6.1 DO I NEED TO INSTALL THIS PATCH?

There is NO need to patch MS-DOS - the problem exists only in IBM DOS 3.1 and 3.2. If you are running under MS-DOS, there is nothing for you to do - you are finished.

If you are running under IBM DOS 3.1 or 3.2 on an IBM/AT, you must determine if your AT has a release date marker of 1/10/84. If it doesn't, there is nothing for you to do - you are finished.

To determine the release date marker of your AT, we will use the IBM DEBUG.COM utility (all required keyboard input appears underscored).

<u>DEBUG</u> ;INVOKE THE DEBUG UTILITY

-D FOOO;FFF5 ;DISPLAY THE CONTENTS OF MEMORY WHERE THE

;RELEASE ;DATE MARKER RESIDES

FOOO:FFFO 30 31 2F 31 30 2F 30 34 00 FC AD: 01/10/84...

Your screen will now display a single line of memory starting at location FOOO;FFFO right above the cursor. At the far right hand side of this display, the release date marker of your AT will appear (shown boxed above).

If that date is 01/10/84, please follow the instructions provided in this document to prepare your system for the installation of a non-IBM/AT controller. If the release date marker is anything other than 1/10/84 (11/15/85, for example), there is nothing for you to do - you are finished. In either case simply type "Q" to exit the DEBUG utility.

2.6.2. INSTALLATION ON EXISTING DRIVE C

In order to edit IBMBIO.COM, you must change the attribute byte in the directory entry for that file in order to make it appear as a non-hidden, read/write file. Use DEBUG.COM to do this (all required keyboard input appears underscored):

DEBUG

-A100 ;ASSEMBLE 1 LINE OF CODE AT CS:100

-XXXX:0100 INT 21 ;THIS 1 LINE CONSISTS OF THE INSTRUCITON 'INT 21"

-XXXX:0102 ;JUST PRESS CARRIAGE RETURN

-RAX ;CHANGE THE CONTENTS OF THE AX REGISTER

AX 0000

:3200 ;ENTER 3200

-RDX ;CHANGE THE CONTENTS OF THE DX REGISTER

DX 0000

:3 ;ENTER 3

-G102 ;EXECUTE THIS 1 LINE INSTRUCTION

The contents of all the machine registers are now displayed for you in a two line display above the cursor. The first line will look like this:

AX=XXXX BX=XXXX CX=XXXX DX=XXXX SP=XXXX BP=XXXX SI=XXXX DI=XXXX

We are interested in the contents of the BX register, shown boxed above. Take that number and insert it in the next step of this installation note.

-DDS:XXXX ;REPLACE 'XXXX' WITH CONTENTS OF BX ON THIS LINE. ;EXAMPLE: IF BX=6DD0, THEN TYPE 'DDS:6DD0'

You will now see the contents of memory at the location specified by the contents of the BX register displayed on the screen. For example, if BX=6DD0, you will see the following:

XXXX:6E40....

We are interested in the first number in the second row displayed on the screen (shown boxed above). Write this number down! (We will use it again later). Take that number and insert it in the next step of this installation note in place of the 'X'.

;REPLACE 'X' WITH THE ABOVE MENTIONED NUMBER ON -LCS:02X1

; THIS LINE. EXAMPLE: IF THE NUMBER IS 7B, THEN ;TYPE 'LCS:027B1". YOU ARE READING THE FIRST ;SECTOR OF THE DIRECTORY INTO MEMORY

;CS:0 SHOULD POINT TO THE ROOT DIRECTORY ENTRY -D CS:0

FOR IBMBIO.COM

NOTE: If you do NOT see a directory entry for IBMBIO.COM appear on your screen, DO NOT CONTINUE! Please contact Scientific Micro Systems for technical assistance.

:WE WILL CHANGE THE BYTE AT OFFSET OB -E CS:0B

-XXXX:OB 27: 20 :WE WILL CHANGE THE ATTRIBUTE BYTE TO A 20H Now take the number which you wrote down and insert it in place of 'X' in the next instruction of this installation note.

NOTE: Make ABSOLUTELY sure you use the same number in the step below that you used to read in the first directory sector (in the line 'LCS:02 X 1"). Failure to do so could result in the destruction of your hard disk's directory!!!

;IF THE NUMBER YOU WROTE DOWN WAS 7B, THEN TYPE -WCS:02X1

;"WCS:007B1". YOU ARE REWRITING THE FIRST

SECTOR OF THE DIRECTORY BACK TO THE HARD DISK

:EXIT DEBUG

DÎR C:IBMBIO.COM THIS FILE SHOULD NOW SHOW UP IN YOUR DIRECTORY

Now go back into DEBUG to edit IBMBIO.COM.

:GO INTO DEGUB WITH THE FILE DEBUG C:IBMBIO.COM

If your hard disk has DOS 3.1 installed, replace the "XXXX" in the next two instructions of this installation note with "13DD". If your hard disk has DOS 3.2 installed, replace the "XXXX" in the next two instructions with "298C".

;AN ASCII DATE MARKER SHOULD APPEAR: 01/10/84 -D XXXX

-E XXXX

-XXXX:XXXX 31 :CHANGE THE DATE MARKER

DOS 3.1 EXAMPLE:

-D 13DD :AN ASCII DATE MARKER SHOULD APPEAR: 01/10/84

-E 13DD

-XXXX:13DD 31 :CHANGE THE DATE MARKER

OMTI IBM PC/AT Controller Series - Revision C - Page 2-18

DOS 3.2 EXAMPLE

-D 298C;

AN ASCII DATE MARKER SHOULD APPEAR; 01/10/84

-E 298C

-XXXX:298C 31

:CHANGE THE DATE MARKER

-W

AND WRITE THE EDITED FILE BACK OUT

-writing XXXX bytes

-Q

EXIT DEBUG

Now we will make use of the number you wrote down one more time to convert IBMBIO.COM to a hidden file so that it doesn't show up in the directory and doesn't get accidentally erased. Go back into DEBUG for the last time.

-DEBUG

Take the number which you wrote down and insert it in place of 'X' in the next instruction of this installation note.

-LCS:02 X 1

;REPLACE 'X' WITH THE ABOVE-MENTIONED NUMBER ON ;THIS LINE. EXAMPLE: IF THE NUMBER IS 7B, THEN ;TYPE 'LCS:0 2 7B 1". YOU ARE READING THE FIRST :SECTOR OF THE DIRECTORY INTO MEMORY

-D CS:0

:CS:O SHOULD POINT TO THE ROOT DIRECTORY ENTRY

:FOR IBMBIO.COM

-E OB

:WE WILL CHANGE THE BYTE AT OFFSET OB

-XXXX:OB 20_27

;WE CHANGE THE ATTRIBUTE BYTE BACK TO WHAT IT

:WAS!

Now take the number which you wrote down and insert it in place of 'X' in the next instruction of this installation note.

NOTE Make ABSOLUTELY sure you use the same number in the step below that you used to read in the first directory sector (in the line"LCS:0 2 X 1"). Failure to do so could result in the destruction of your hard disk's directory!!!!

-WCS:02 x 1

;IF THE NUMBER YOU WROTE DOWN WAS 7B, THEN TYPE ;"WCS:0 2 7B 1". YOU ARE REWRITING THE FIRST

SECTOR OF THE DIRECTORY BACK TO THE HARD DISK

-0

EXIT DEBUG

This concludes the required patch.

2.6.3 INSTALLATION ON SYSTEM FLOPPY

The above instructions only operate on the DOS operating system installed on an already existing drive C:. IF you should ever have occasion to boot from a floppy instead of the first hard disk, you must patch the DOS 3.1 or DOS 3.2 operating system on that floppy as well! The steps for patching a system floppy are almost identical to those described above for patching a hard disk. They are presented below:

DEBUG

-A100 ;ASSEMBLE 1 LINE OF CODE AT CL:100

-XXXX:0100 INT 21 ;THIS 1 LINE CONSISTS OF THE INSTRUCTION "INT 21"

-XXXX:0102 ;JUST PRESS CARRIAGE RETURN

-RAX :CHANGE THE CONTENTS OF THE AX REGISTER

AX 0000

:<u>3200</u> ;ENTER 3200

-RDX :CHANGE THE CONTENTS OF THE DX REGISTER

DX 0000

:1 ENTER 1

-G102 ;EXECUTE THIS 1 LINE INSTRUCTION

The contents of all the machine registers are now displayed for you in a two line display above the cursor. The first line will look this this:

AX=XXXX :BX-XXXX: XC=XXXX DX=XXXX SP=XXXX BP=XXXX SI=XXXX DI=XXXX

We are interested in the contents of the BX register show boxed above. Take that number and insert it in the next step of this installation note.

-DDS:XXXX ;REPLACE "XXXX" WITH CONTENTS OF BX ON THIS ;LINE. EXAMPLE: IF BX-6DDO, THEN TYPE "DDS:6DDO"

You will now see the contents of memory at the location specified by the contents of the BX register displayed on the screen. For example, if BX=6DDO, you will see the following:

XXXX:6E40....

We are interested in the <u>first number</u> in the <u>second</u> row displayed on the screen (shown boxed above). Write this number down! (We will use it again later). Take that number and insert it in the next step of this installation note.

-LCS:00X1 ;REPLACE "X" WITH THE ABOVE-MENTIONED NUMBER

ON THIS LINE. EXAMPLE: IF THE NUMBER IS 7B, THEN TYPE "LCS:007B 1". YOU ARE READING THE FIRST

SECTOR OF THE DIRECTORY INTO MEMORY

-D CS:0 ;CS:0 SHOULD POINT TO THE ROOT DIRECTORY ENTRY

FOR IBMBIO.COM

NOTE: If you do not see a directory entry for IBMBIO.COM appear on your screen, DO NOT CONTINUE! Please contact Scientific Micro Systems for technical assistance.

-E CS:OB :WE WILL CHANGE THE BYTE AT OFFSET OB

EXXXX:OB 27 20 ;WE CHANGE THE ATTRIBUTE BYTE TO A 20H

Now take the number which you wrote down and insert it in place of "X" in the next instruction of this installation note.

NOTE: Make ABSOLUTELY sure you use the same number in the step below that you used to read in the first directory sector (in the line "LCS:0 0 X 1"). Failure to do so could result in the destruction of your floppy's directory!!!

-WCS:00 X 1 ;IF THE NUMBER YOU WROTE DOWN WAS 7B, THEN TYPE

;"WCS:007B1". YOU ARE REWRITING THE FÍRST ;SECTOR OF THE DIRECTORY BACK TO THE FLOPPY

-Q ;EXIT DEBUG

DIR A:IBMBIO.COM ;THIS FILE SHOULD NOW SHOW UP IN YOUR DIRECTORY

Now go back into DEBUG to edit IBMBIO.COM.

DEBUG A:IBMBIO.COM ;GO INTO DEBUG WITH THE FILE

If your floppy has DOS 3.1 installed, replace the 'XXXX" in the next two instructions of this installation note with "13DD". If your floppy has DOS 3.2 installed, replace the 'XXXX" in the next two instructions with "298C".

-D XXXX ;AN ASCII DATE MARKER SHOULD APPEAR: 01/10/84

-E XXXX

-XXXX:XXXX 31 ;CHANGE THE DATE MARKER

DOS 3.1 EXAMPLE:

-D 13DD ;AN ASCII DATE MARKER SHOULD APPEAR: 01/10/84

OMTI IBM PC/AT Controller Series - Revision C - Page 2-21

-<u>E 13DD</u>

-XXXX:13DD 31; CHANGE THE DATE MARKER

DOS 3.2 EXAMPLE:

-D298C

:AN ASCII DATE MARKER SHOULD APPEAR: 01/10/84

-E 298C

-XXXX:298C 31

;CHANGE THE DATE MARKER

 $-\mathbf{W}$

;AND WRITE THE EDITED FILE BACK OUT

-writing XXXX bytes

-Q

;EXIT DEBUG

Now we will make use of the number you wrote down one more time to return IBMBIO.COM to a hidden file so that it doesn't show up in the directory and doesn't accidentally get erased. Go back into DEBUG for the last time.

-DEBUG

Take the number which you wrote down and insert it in place of 'X' in the next instruction of this installation note.

-LCS:00 X 1

;REPLACE "X" WITH THE ABOVE-MENTIONED NUMBER ;ON THIS LINE. EXAMPLE: IF THE NUMBER IS 7B, THEN ;TYPE "LCS:00 7B 1". YOU ARE READING THE FIRST ;SECTOR OF THE DIRECTORY INTO MEMORY.

-D CS:0

;CS:O SHOULD POINT TO THE ROOT DIRECTORY ENTRY

FOR IBMBIO.COM

-E 0B

;;WE WILL CHANGE THE BYTE AT OFFSET OB.

-XXXX:0B 20 27

;WE CHANGE THE ATTRIBUTE BYTE BACK TO WHAT IT

:WAS!

Now take the number which you wrote down and insert it in place of "X" in the next instruction of this installation note.

NOTE Make ABSOLUTELY sure you use the same number in the step below that you used to read in the first directory sector (in the line "LCS:0 0 X 1). Failure to do so could result in the destruction of your floppy's directory!!!

-WCS:00X1

;IF THE NUMBER YOU WROTE DOWN WAS 7B, THEN TYPE ;"WCS:0 0 7B 1". YOU ARE REWRITING THE FIRST ;SECTOR OF THE DIRECTORY BACK TO THE FLOPPY

-0

:EXIT DEBUG

This concludes the required patch.

OMTI IBM PC/AT Controller Series - Revision C - Page 2-22

SECTION 3

HOST ELECTRICAL INTERFACE

3.1. INTRODUCTION

The OMTI 8000 Series Data Controllers are electrically and mechanically compatible with the bus or Input/Output channel used in the IBM AT computer. Physically this Input/Output channel is contained on two card edge connectors.

The Input/Output channel provides the necessary hardware interface to the host CPU to allow it to communicate with the controller.

3.2 INPUT/OUTPUT CHANNEL PIN ASSIGNMENTS

The following figures summarize pin assignments for the Input/Output channel connectors.

INPUT/OUTPUT CHANNEL (COMPONENT SIDE of 62 pin EDGE CONNECTOR)

I/O	Signal Name	Input/Output	
A1	-I/O CH CK	I	
A2	SD7	I/O	
A3	SD6	I/O	
A4	SD5	I/O	
A5	SD4	I/O	
A6	SD3	I/O	
A7	SD2	I/O	
A8	SD1	I/O	
A9	SD0	I/O	
A10	I/O CH RDY	I	
A11	AEN	Ο	
A12	SA19	I/O	
A13	SA18	ľO	
A14	SA17	I/O	
A15	SA16	I/O	
A16	SA15	I/O	
A17	SA14	I/O	
A18	SA13	I/O	
A19	SA12	I/O	
A20	SA11	I/O	
A21	SA10	I/O	
A22	SA9	I/O	
A23	SA8	ľΟ	
A24	SA7	I/O	
A25	SA6	I/O	
A26	SA5	ľO	
A27	SA4	I/O	
A28	SA3	I/O	
A29	SA2	I/O	
A30	SA1	I/O	
A31	SA0	I/O	

OMTI IBM PC/AT Controller Series - Revision C - Page 3-1

Input/Output Channel (SOLDER SIDE of 62 pin EDGE CONNECTOR)

I/O Pin	Signal Name	I/O
B1	GND	Ground
B2	RESET DRV	0
B3	+5 Vdc	Power
B4	IRQ9	I
B5	-5 Vdc	Power
B6	DRQ2	I
B7	-12 Vdc	Power
B8	-OWS	I
B9	+12 Vdc	Power
B10	GND	Ground
B11	-SMEMW	0
B12	-SMEMR	Ο
B13	-IOW	I/O
B14	-IOR	I/O
B15	-DACK3	0
B16	DRQ3	I
B17	-DACK1	0
B18	DRQ1	I
B19	-Refresh	I/O
B20	CLK	0
B21	IRQ7	I
B22	IRQ6	I I I
B23	IRQ5	I
B24	IRQ4	Ī
B25	IRQ3	I
B26	-DACK2	Ō
B27	T/C	0
B28	BALE	0
B29	+5 Vdc	Power
B30	OSC	0
B31	GND	Ground
l		

Input/Output Channel (COMPONENT SIDE of 36 pin EDGE CONNECTOR)

I/O Pin	Signal Name	I/O	
C1	-SBHE	I/O	
C2	LA23	Ĩ/Ŏ	
C3	LA22	I/O	
C4	LA21	I/O	
C5	LA20	I/O	
C6	LA19	I/O	
C7	LA18	I/O	
C8	LA17	I/O	
C9	-MEMR	I/O	
C10	-MEMW	I/O	
C11	SDO8	I/O	
C12	SDO9	I/O	
C13	SD10	I/O	
C14	SD11	I/O	
C15	SD12	I/O	
C16	SD13	I/O	
C17	SD14	I/O	
C18	SD15	I/O	

Input/Output Channel (SOLDER SIDE of 36 pin EDGE CONNECTOR)

I/O Pin	Signal Name	I/O	
D1	-MEM CS16	I	
D2	-I/O CS 16	I	j
D3	IRQ10	I	j
D4	IRQ11	I	
D5	IRO12	I	j
D6	IRÕ13	I	
j D7	IRQ14	I	
D8	-DACK0	0	
D9	DRQ0	Ī	
D10	-DACK5	О	
D11	DRQ5	I	
D12	-DACK6	О	i
D13	DRQ6	I	i
D14	-DACK7	О	i
D15	DRQ7	I	i
D16	+5 Vdc	Power	i
D17	-MASTER	I	i
D18	GND	GND	i
j			i

3.3 INPUT/OUTPUT CHANNEL SIGNAL DESCRIPTION

The following is a description of the system board's INPUT/OUTPUT channel signals. All signal lines are TTL-compatible. Input/Output adapters should be designed with a maximum of two low-power Shottky (LS) loads per line.

SAO through SA19 (Input/Output)

Address bits 0 through 19 are used to address memory and Input/Output devices within the system. These 20 address lines, in addition to LA17 through LA23, allow access of up to 16Mb of memory. SA0 through SA19 are gated on the system bus when "BALE" is high and are latched on the falling edge of "BALE." These signals are generated by the microprocessor or DMA Controller. They also may be driven by other microprocessors or DMA controllers that reside on the Input/Output channel.

LA17 through LA23 (Input/Output)

These signals (unlatched) are used to address memory and Input/Output devices within the system. They give the system up to 16Mb of addressability. These signals are valid when "BALE" is high. LA17 through LA23 are not latched during microprocessor cycles and therefore do not stay valid for the whole cycle. Their purpose is to generate memory decodes for 1 waitstate memory cycles. These decodes should be latched by Input/Output adapters on the falling edge of "BALE." These signals also may be driven by other microprocessors or DMA controllers that reside on the Input/Output channel. Note that it is these signals that are decoded by the Input/Output adapter to generate "MEM CS16" for 16 bit, 1 wait -state memory cycles.

CLK (Output)

This is the 6-MHz system clock. It is a synchronous microprocessor cycle clock with a cycle time of 167 nanoseconds. The clock has a 50% duty cycle. This signal should only be used for synchronization. It is not intended for uses requiring a fixed frequency.

RESET DRV (Output)

"Reset drive" is used to reset or initialize system logic at power-up time or during a low line-voltage outage. This signal is active high.

SD0 through SD15 (Input/Output)

These signals provide bus bits 0 through 15 for the microprocessor, memory, and Input/Output devices. DO is the least-significant bit and D15 is the most significant bit. All 8-bit devices on the Input/Output channel should use DO through D7 for communications to the microprocessor. The 16-bit devices will use DO through D15. To support 8-bit devices, the data on D8 through D15 will be gated to D0 through D7 during 8-bit transfers to these devices; 16-bit microprocessor transfers to 8-bit devices will be converted to two 8-bit transfers.

BALE (Output)(buffered)

"Address latch enable" is provided by the 82288 Bus Controller and is used on the system board to latch valid addresses and memory decodes from the microprocessor. It is available to the Input/Output channel as an indicator of a valid microprocessor or DMA address (when used with AEN"). Microprocessor addresses SA0 through SA19 are latched with the falling edge of "BALE." "BALE" is forced high during DMA cycles. Note: that "BALE" is usually used by the IO adapter only to latch the LA17-LA23 address lines (or the decode of LA17-LA23 that indicates an address match for the IO adapter). "BALE" may not occur on all 8-bit Input/Output cycles (which use only address lines SA0-SA9 for device decoding) or on some 8-bit memory transfers.

Input/Output CH RDY (Input)

"Input/Output channel ready" is pulled low (not ready) by a memory or Input/Output device to lengthen Input/Output memory cycles. Any slow device using this line should drive it low immediately upon detecting its valid address and a Read or Write command. Machine cycles are extended by an integral number of clock cycles (167 nanoseconds). This signal should be held low for no more than 2.5 microseconds.

IRQ3-IRQ7, IRQ9-IRQ12 and IRQ 14 through 15 (Input)

Interrupt Requests 3 through 7, 9 through 12, and 14 are used to signal the microprocessor that an Input/Output device needs attention. These interrupt requests are prioritized, with IRQ9 through IRQ 12 and IRQ 14 through IRQ15 having the highest priority (IRQ9 is the highest) and IRQ3 through IRQ7 having the lowest priority (IRQ7 is the lowest). An interrupt request is generated when an IRQ line is raised from low to high. The line must be held high until the microprocessor acknowledges the interrupt request (Interrupt Service routine). Interrupt 13 is used on the system board and is not available on the Input/Output channel. Interrupt 8 is used for the real-time clock.

-IOR (Input/Output)

Input/Output Read' instructs an Input/Output device to drive its data onto the databus. It may be driven by the system microprocessor or DMA controller, or by a microprocessor or DMA controller resident on the Input/Output channel. This signal is active low.

-IOW (Input/Output)

"-Input/Output Write" instructs an Input/Output device to read the data on the data bus. It may be driven by any microprocessor or DMA controller in the system. This signal is active low.

-SMEMR (Output) -MEMR (Input/Output)

These signals instruct the memory devices to drive data onto the data bus. "-SMEMR" is active only when the memory decode is within the low 1Mb of memory space. "-MEMR" is active on all memory read cycles. "-MEMR" may be driven by any microprocessor or DMA controller in the system. -SMEMR" is derived from "-MEMR" and the decode of the low 1 Mb of memory. When a microprocessor on the Input/Output channel wishes to drive "-MEMR", it must have the address lines valid on the bus for one system clock period before driving "-MEMR active. Both signals are active LOW.

-SMEMW (Output) -MEMW (Input/Output)

These signals instruct the memory devices to store the data present on the data bus. "-SMEMW" is active only when the memory decode is within the low 1Mb of the memory space. "-MEMW" is active on all memory read cycles. "-MEMW" may be driven by any microprocessor or DMA controller in the system. "-SMEMW" is derived from "-MEMW" and the decode of the low 1Mb of memory. When a microprocessor on the Input/Output channel wishes to drive "-MEMW", it must have the address lines valid on the bus for one system clock period before driving "-MEMW" active. Both signals are active low.

DRQ0-DRQ3 and DRQ5-DRQ7 (Input)

DMA Requests 0 through 3 and 5 through 7 are asynchronous channel requests used by peripheral devices and the Input/Output channel microprocessors to gain DMA service (or control of the system). They are prioritized, with "DRQ0" having the highest priority and "DRQ7" having the lowest. A request is generated by bringing a DRQ line to an active level. A DRQ line must be held high until the corresponding "DMA Request Acknowledge" (DACK) line goes active. "DRQ0" through "DRQ3" will perform 8-bit DMA transfers; "DRQ5" through "DRQ7" will perform 16-bit transfers. "DRQ4" is used on the system board and is not available on the Input/Output channel.

-DACK to -DACK3 and -DACK5 to -DACK7 (Output)

-DMA Acknowledge 0 to 3 and 5 to 7 are used to acknowledge DMA requests (DRQ) through DRQ7). They are active low.

AEN (Output)

"Address Enable" is used to degate the microprocessor and other devices from the Input/Output channel to allow DMA transfers to take place. When this line is active, the DMA controller has control of the address bus, the data-bus READ command lines (memory and Input/Output, and the Write command lines (memory and Input/Output).

-REFRESH (Input/Output)

This signal is used to indicate a refresh cycle and can be driven by a microprocessor on the Input/Output channel.

T/C (Output)

"Terminal Count" provides a pulse when the terminal count for any DMA channel is reached.

-SBHE (Input/Output)

"Bus High Enable" indicates a transfer of data on the upper byte of the data bus, SD8 through SD15. Sixteen-bit devices use "-SBHE" to condition data bus buffers tied to SD8 through SD15.

-SBHE AND SAO ENCODINGS:

-SBHE	SAO	FUNCTION
0	0	WORD TRANSFER
0	1	BYTE TRANSFER ON SD8-SD15
1	0	BYTE TRANSFER ON SD0-SD7
1	1	RESERVED

-MASTER (Input)

This signal is used with DRQ line to gain control of the system. A processor or DMA controller on the Input/Output channel may issue a DRQ to a DMA channel in cascade mode and receive a "DACK". Upon receiving the "-DACK", an Input/Output microprocessor may pull "-MASTER" low, which will allow it to control the system address, data, and control lines (a condition known as tri-state). After -MASTER" is low, the Input/Output microprocessor must wait one system clock period before driving the address and data lines, and two clock periods before issuing a Read or Write command. If this signal is held low for more than 15 microseconds, system memory may be lost because of a lack of refresh.

-MEM CS16 (Input)

"-MEM16 Chip Select" signals the system board if the present data transfer is a 1 wait-state, 16-bit memory cycle. It must be derived from the decode of LA17 through LA23. Note that this requires that all 16-bit memory devices must occupy at least 128 kbytes of address space on the Bus and must not decode the SA address lines as a condition to driving "-MEM CS16" as the SA lines are not valid in time to meet the "-MEM CS16" timing requirements. "-MEM CS16" should be driven with an open-collector or tri-state driver capable of sinking 20 mA.

-Input/Output CS16 (Input)

"-Input/Output 16 bit Chip Select" signals the system board that the present data transfer is a 16-bit, 1 wait-state, Input/Output cycle. It is derived from an address decode. "Input/Output CS16" is active low and should be driven with an open collector or tri-state driver capable of sinking 20mA.

OSC (Output)

"Oscillator" (OSC) is a high-speed clock with a 70 nanosecond period (14.31818 MHz). This signal is not synchronous with the system clock. It has a 50% duty cycle.

-OWS (Input)

The "Zero Wait State" (-OWS) signal tells the microprocessor that it can complete the present bus cycle without inserting any additional wait cycles. In order to run a memory cycle to a 16-bit device without wait cycles, "-OWS" is derived from an address decode gated with a Read or Write command. In order to run a memory cycle to an 8-bit device with a minimum of two wait states, "-OWS" should be driven active one system clock after the Read or Write command is active gated with the address decode for the device. Memory Read and Write commands to an 8-bit device are active on the falling edge of the system clock. Note that "-OWS" must be synchronous to the system clock (CLK) and meet specific set-up and hold timing requirements to prevent undesirable system malfunction (see section 3.1.2.). "-OWS" is active low and should be driven with an open collector or tri-state driver capable of sinking 20mA.

3.4 CONTROLLER HARDWARE ARCHITECTURE

The OMTI 8000 series is partitioned into three distinct sections - the floppy disk logic and the Winchester disk logic and the QIC 36 section. The first two sections share the same physical PCB board but are otherwise independent. This allows full concurrent operations between these two sections. For example, DMA data transfer could be occurring at the same time programmed Input/Output data transfers are occurring on the fixed disk.

SECTION 4

HOST/CONTROLLER SOFTWARE INTERFACE

4.1 OVERVIEW

From the perspective of software execution on the host, the OMTI 862X controller looks like two independent controllers:

- one controller for the floppy disk,

- and one controller for the fixed disk.

The host communicates with the OMTI 8000 series through two independent sets of registers:
- one set for the floppy,

- and the other set for the fixed disk.

The host can issue commands, such as READ, via these registers following a specific protocol.

A typical sequence of events for the host to issue commands to the OMTI 8000 controller would be:

- 1) Set up a "Command Descriptor Block" or CDB in memory which contains information required by the controller.
- 2) Send the CDB to the controller by writing it one byte at a time to the I/O register.
- 3) Receive or send data if required via programmed I/O or DMA.
- 4) Receive status via the I/O register set.

A list of commands, their functions and the format of the CDB is given in:

Section 5 for the Fixed disk,

Section 6 for the Floppy disk, not applicable for 812x.

The following sections describe the two register sets and the protocol the host must follow when reading or writing these registers.

4.2 FIXED DISK REGISTERS

There are four registers (or I/O ports) that the host uses to access the fixed disk. The registers have different meanings when they are read or written. These registers are normally located at the I/O address listed in table 4-1 but may be altered by jumpers described in Section 2. Table 4-1 list these registers and table 4-2 describes these registers in more detail.

Table 4-1 I/O Port Addresses

	REGISTI	ERS
PORT	READ	WRITE
320 _H	DATA IN	DATA OUT
321 _H	STATUS	RESET (Function)
322 _H	CONFIGURATION	SELECT (Function)
323 _H	N/A	MASK

Table 4-2 I/O Registers

REGISTER DEFINITION

Data-In

This is an 8 or 16 bit register depending on the state of the controller (determined by the C/D bit in the STATUS register). It is used to read data a word at a time, or status (not SENSE data) a byte at a time. When the C/D bit is 1, only bits 0-7 are valid. When C/D is 0 all 16 bits are valid with bits 8-15 containing byte 1 and bits 0-7 containing byte 0.

Data Out

This is an 8 bit or 16 bit register depending on the state of the controller (determined by the C/D bit in the STATUS register). It is used to write data a word at a time or commands a byte at a time. When the C/D bit is 1, only bits 0-7 are valid. When the C/D is 0, all bits are valid with bits 8-15 containing byte 1 and bits 0-7 containing byte 0.

Status

Used to send bit significant control information from the controller to the system. Bit 7 Not Used (Set to 1) Bit 6 Not Used (Set to 1) Bit 5 IREQ (Interrupt Request)

- 0 = No Interrupt
- 1 = Command Complete

If the Interrupt Enable bit of the MASK byte has been previously set, this bit is set when the controller enters the STATUS State. This bit is set with IRQ14 on the System Bit 4 DREQ (DMA Request)

- 0 = No DMA Request 1 = DMA Cycle Requested
- If the DMA ENABLE bit of the MASK BYTE has been previously set, and if the controller is in the DATA State, this bit is set along with DRQ3 on the System Bus when a byte transfer is required to or from the system.
- Bit 3 BSY (Busy)
 - 0 = Controller is Idle
 - 1 = Controller Selected
- Bit 2 C/D (Command/Data)
 - 0 = Word being transferred is data. status.
 - 1 = Byte being transferred is a command or status byte

NOTE: This bit can be used to determine if word or byte transfers are being done. When C/D is 1 then only bits 0-7 are used in the Data In or Data Out register. When C/D is 0 then all 16 bits in the Data In and Data Out register are valid. In this case byte 0 is in bits 8-15 and byte 1 is in bits 0-7.

Bit 1 I/O (In/Out)

0 =Direction of transfer is from the host to the controller.

1 = Direction of transfer is from the controller to the Host.

Bit 0 REQ (Request)

0 = No Transfer Required

1 = Request transfer of one byte or Word via Data In or Data Out register.

RESET

Writing any value to this register will cause the controller to be reset. WARNING The host must wait 100 usec after a -RESET before issuing a SELECT.

CONFIG-

Used to send the status of the drive configuration jumpers to the system.

URATION Typically,

Typically, these are used by a BIOS to specify the type of drive(s) attached to the controller.

Bits 7-4 = not used (Set to 1)

8620/8627	8120/8127
Bit $3 = W20$	Bit $3 = W1$
Bit $2 = W21$	Bit $2 = W2$
Bit $1 = W22$	Bit $1 = W3$
Bit $0 = W23$	Bit $0 = W4$

SELECT

Writing any value to this register will cause the controller to begin a Selection Sequence and request a command transfer.

MASK Enables and disables interrupts and DMA transfers.

Bits 7-2 Not used.

Bit 1 INTERRUPT ENABLE

0 = No system interrupt at data transfer completion.

1 = System interrupt at data transfer completion.

t 0 DMA ENABLÊ

0 = DMA not enabled. (Programmed I/O mode)

1 = DREQ is gated onto system bus on DRQ3 and DREQ set in STATUS register

4.3 FIXED DISK COMMUNICATION PROTOCOL

The fixed disk portion of the OMTI 8000 series has six logical states which the host sequences through when issuing command. These states are:

RESET
IDLE
SELECTION
COMMAND
DATA
STATUS

The RESET STATE is entered by applying power to the controller (power - on -reset), by the reset signal on the system bus, or by writing the RESET Register (port 321). During this phase, the controller will initialize itself, will set default parameters (ST412) to the LUNs, will de-assert all control functions and clear all bits in the STATUS register. It will then enter the idle state.

WARNING: The host must wait 100 usec after a -RESET before issuing a SELECT.

The IDLE STATE is the only time the controller will respond to a select request. When the SELECT register (port 322) is written by the system, the controller enters the selection state.

During the SELECTION STATE, the controller responds to a selection request by asserting the BSY bit (bit 3) in the STATUS register (port 321). The controller then enters the command state.

The COMMAND STATE is when the controller requests the command bytes to be transferred from the system. First, the C/D bit (bit 2) of the STATUS register is set. Then the REQ bit (bit 0) of the STATUS register is set, asking for the first command byte to be written to the DATA OUT register (port 320) in BYTE mode (bits 0-7). When the command byte is written, the controller deasserts the REQ bit and moves the command byte into its buffer. This handshaking is repeated until all command bytes are transferred. C/D is then de-asserted and the data state is entered.

The DATA STATE is when data is transferred to or from the system. If no data is required, the status state is entered. Data can be transferred in either programmed mode I/O mode or DMA word mode, as defined by the DMA ENABLE bit in the MASK register. In the programmed I/O mode, data is transferred by handshaking in the same fashion as the command transfer. When the controller requires a word to be transferred, it will set the REQ bit in the STATUS byte. Depending on the direction of transfer (as defined by the I/O bit in the STATUS byte), the system must either write a word to the DATA OUT register or read a word from the DATA IN register. Either action will cause REQ to be cleared. These steps will be repeated until all the data required by the controller has been transferred.

If the DMA ENABLE bit in the MASK byte has been previously set, data will be transferred in DMA mode. When the controller requires a word to be transferred, it will set the DRQ7 bit on the system bus, requesting a DMA cycle. The DREQ bit of the STATUS byte is also set. After the data word has been transferred, DACK7 from the system will clear DRQ7. The DMA transfer will proceed in this fashion until all of the data required by the controller has been transferred.

During the STATUS STATE, the controller will place a STATUS register in the data in register bits 0-7. See Section 5.3 for detailed information on the STATUS byte.

The controller sets the C/D bit and the I/O bit in the STATUS byte. If the INTERRUPT ENABLE bit was previously set in the MASK register, the REQ bit is set in the STATUS byte, along with IRQ14 on the system bus. When the STATUS byte is read from the DATA IN register, the controller clears the IREQ and IRQ14 (if enabled), clears C/D, I/O, and BSY bits in the STATUS Registers, and enters the idle state.

4.4 FLOPPY DISK REGISTERS (not applicable for 812x)

There are five I/O registers (eight bits) which the host accesses to communicate with the floppy disk portions of the OMTI 8x2x controller. The address of these registers is selectable (re: Section 3) to be either at the primary or secondary location as shown in table 4-3.

Table 4-3

I/O . Primary 	Address Secondary	Read	Write
3F2 _H	372 _H	N/A	Digital Output Register
3F4 _H	374 _H	Main Status Register	N/A
3F5 _H	375 _H	Data Register	Data Register
3F6 _H	 376 _H 	N/A	Additional Control Register
3F7 _H	377 _H	Digital Input Register	Diskette Control Register

The host uses the Main Status Register and Data Register to issue commands to and receive status from the controller. The Digital Input, Digital Output and Diskette Control Register, Additional Control Registers are used to control the specific drive functions as shown:

Register	Definition
Digital Output	This is an output only register used to control drive motors, drive selection, interrupts/DMA and reset. All bits are cleared when a channel reset occurs. Bit 7 Reserved Bit 6 Reserved Bit 5 Drive B Motor Enable when 1 Bit 4 Drive A Motor Enable when 1
	 Bit 3 Interrupts and DMA enable when 1 Bit 2 Reset floppy disk function when 0. The floppy disk function comes outof reset when this bit is set to 1 Bit 1 Reserved Bit 0 Select Drive-A. A 0 selects drive A, A 1 selects drive B
Digital Input	This is an input only register used by the host to get floppy drive information
	Bit 7 This bit is received from pin 34 of the floppy disk control cable and is normally used for diskette change status.
	Bits 0 through 6 are Reserved.

OMTI IBM PC/AT Controller Series - Revision C - Page 4-5

Diskette Control

This is an output only register which gives the controller data rate information. All bits are cleared when a channel reset occurs.

Bits 2-7 Reserved.

Bits	10	Data Rate
	0 0	500 Kbits/sec
	0 1	300 Kbits/sec
	1 0	250 Kbits/sec
	1 1	Reserved

Additional Control

The diskette additional control register is an output-only register user to control the floppy write precompensation and the disk drive dual motor speed control.

Bit 7 Reserved Bit 6 Reserved

Bit 5 Floppy Interface Pin 6
Bit 4 Floppy Interface Pin 4
Bit 3 Floppy Interface Pin 2 (Dual Speed Floppy Control)
Bit 2 Floppy Write Precompensation 2
Bit 1 Floppy Write Precompensation 1

Bit 0 Floppy Write Precompensation 0

FLOPPY WRITE PRECOMPENSATION TABLE BITS 0-2 FLOPPY DISKETTE DATA RATE

PRECOMP BIT		BIT	500KBPI	300KBPI	250KBPI
2	1	0	PRECOMP	PRECOMP	PRECOMP
0	0	0	Ons	Ons	Ons
0	0	1	62.5ns	104.2ns	125ns
0	1	0	125ns	208.3ns	250ns
0	1	1	187.5ns	312.5ns	375ns
1	0	0	250ns	416.7ns	500ns
1	0	1	250ns	416.7ns	500ns
1	1	0	312.5ns	520.8ns	625ns
1	1	1	312.5ns	520.8ns	625ns

All bits in this register are cleared by a channel reset to insure compatability with other controllers.

Main Status

This is a read only register used in conjuntion with the Data register to transfer command to the controller.

Bit 7 Request for Master (RQM). Indicates that the data register is ready to send or receive data. This bit must be used by the host to perform handshaking functions between the host and controller. This bit is cleared by reading or writing the Data Register.

Bit 6 Data In/Out (DIO) indicates direction of data transfer. If DIO = 1 then transfer is from the Data Register to the host. If DIO = 0 then it is from the host to the Data Register.

OMTI IBM PC/AT Controller Series - Revision C - Page 4-6

Bit 5 Non-DMA mode when 1. This can occur only during execution phase.

Bit 4 When 1 the controller is busy executing a command.

Bit 3,2 Reserved

Bit 1 Drive B is in the Seek mode when 1.

Bit 0 Drive A is in the Seek mode when 1.

Data

This register is used to transfer information to/from the host. This register can be logically viewed as several registers in a stack with only one presented at any time. Data bytes are read out of or written into the Data register in order to program a command or obtain the results after the execution of a command.

4.5 FLOPPY DISK PROTOCOL

The host sends commands to the controller by sending several bytes of information to the controller (via the Data register) synchronized with bits 6 and 7 in the Status register. The sending of command data is called the command phase. The controller then goes "Busy" and executes the command (the command phase). Upon completion of the command the controller becomes "not busy" and results may be obtained from the Data register again synchronized with bit 6 and 7 in the Status register. Floppy commands, parameters and results are listed in section 6.0.

SECTION 5

FIXED DISK FUNCTIONS

5.1 COMMANDS

5.1.1 COMMAND DESCRIPTOR BLOCK (CDB)

The processor specifies the operation or command to be executed by the controller by sending 6 or 10 bytes called a Command Descriptor Block (CDB) as follows:

6 Byte COMMAND FORMAT

Bit Byte	7		6	5	4	3	2 	1 1	0						
0	Command Class Operation Code														
1	C 10		0	LUN Head Number											
2	C 09 C 08 Sector Number														
3	Cylinder low (C 07-C 00)														
4	Interleave or Block Count														
5	Control Byte														
Byte 0	yte 0 Bits 7,6 and 5 identify the class of the command. Bits 4,3,2,1, 0 contain the command Opcode.														
Byte 1]	Bit 6 Bit 5	is not u identifi	ies bit 10 of used. ies the Logic 0 contain th	al Unit Nur	nber (LUN)).								
Byte 2		3its ? Bits :	7 and 6 5,4,3,2,	contain bits 1, 0 contain	9 and 8 resp the disk sec	ectively of ctor number	the disk cyl	linder numb	er.						
Byte 3	3 1	3its 1	7,6,5,4,	3,2,1, 0 are	the eight lea	ıst significa	nt bits of th	e disk cylin	der number.						
Byte 4		3its 1 he B	7,6,5,4,: lock Co	3,2,1, 0 spec ount for disk	ify the Inter	rleave Facto inds.	or for the FO	ORMAT co	mmand or						
Byte 5				ntain the co		trol Byte.									

Refer to the COPY command for the format of the 10 byte CDB.

5.1.2 COMMAND SET SUMMARY

COMMANDS COMMON to ALL MODELS

COMMANDS	CODE (HEX)	Length in Byte COMMAND	s (b) or Blocks (B) DATA
TEST DRIVE READY RECALIBRATE REQUEST SENSE FORMAT DRIVE READ VERIFY FORMAT TRACK FORMAT BAD TRACK READ WRITE SEEK	00 01 03 04 05 06 07 08 0A 0B	6 6 6 6 6 6 6 6	0 0 4(b) 0 0 0 0 1-256(B) 1-256(B)
READ ECC BURST ERROR LENGTH READ DATA FROM SECTOR BUFFER WRITE DATA TO SECTOR BUFFER	0D 0E 0F	6 6 6	1(b) 1(B) 1(B)
ASSIGN ALTERNATE TRACK CHANGE CARTRIDGE READ DATA TO BUFFER (not supported on 8120/8127) WRITE DATA FROM BUFFER (not supported on 8120/8127)	11 1B 1E 1F	6 6 6	4(b) 0 Up to buffer size Up to buffer size
COPY	20	10	1-256(B)
RAM DIAGNOSTICS READ ID DRIVE DIAGNOSTIC CONTROLLER INT. DIAGNOSTIC READ LONG WRITE LONG	E0 E2 E3 E4 E5 E6	6 6 6 6 6	0 4(b) 0 0 1(B)+4 or 6(b) 1(B)+4 or 6(b)
COMMAND SPECIFIC to t	he ST506	/412 drievs	
INITIALIZE DRIVE CHARACTERISTICS	0C	6	8(b)
COMMANDS SPECIFIC	to the ESI	OI drives.	
CHECK TRACK FORMAT READ ESDI DEFECT LIST READ CAPACITY	10 37 EC	6 6 6	0 256 (b) 10(b)

5.2 CONTROL BYTE

The Command Control Byte is the last Byte in the CDB. It specifies the error recovery procedure during the command execution.

CONTROL BYTE FORMAT

=====	====	====	====	===	=====	====	=====	====	====	====	====			==
Bit	7	1	6		5	1	4	- 1	3		2	1	0	-
- 1	R		E/B	1	C	-	х		х	-	S	S	S	
======	====	====	====:	===	=====	===	====	====						

R = RETRY option

E = ECC option on data ECC error (READ command)

B = FORMAT BUFFER option

= PHYSICAL ADDRESS CONVERSION option

X = Don't care.

S = STEP Option

- Bit 7 (R) DISABLE RETRY. If this bit is set to 1, the controller will not perform any retries. Upon encountering an error, the controller will terminate the command by indicating that an error occurred in the Status register. Bit 7 is valid for those commands involving retries. If this bit is set to 0, the controller will perform up to 8 retries. If any of the retries is successfull, the controller will attempt to process the next requested block (if any). If the retries are not successfull, the controller will terminate the command by indicating that an error occurred in the Status register.

 The retry algorithm is 4 retries, 1 recalibration, 4 retries.
- Bit 6 (E) DISABLE ECC (Error Correction Code, valid during READ commands). If this bit is set to 1, the controller will terminate the command upon encountering an ECC error after performing retries (if enabled). If the data error is correctable, the corrected data is transferred to the host.

 If this bit is set to 0, the controller enables its error correction scheme (ECC) for read retries. The controller will terminate the command upon encountering an uncorrectable ECC error after performing retries (if enabled). If no errors occur, the command is terminated with no error reported in the Status register.
 - (B) ENABLE FORMAT BUFFER. If this bit is set to 1, the controller will use the data contained in the controller data buffer when formatting each data field. No data is transferred from the host during the FORMAT command. A WRITE DATA BUFFER command should be issued prior to the FORMAT command to specify the data field. If this bit is set to 0, the controller will write a "6Ch" pattern in each data field during a FORMAT command.
- Bits 5 (C) ENABLE SECTOR ADDRESS CONVERSION. If this bit is set to 1, the controller will perform a sector address conversion based on 16 heads per cylinder. The number of sectors per track used in the conversion is based on the SECTORS PER TRACK Jumpers (W10 and W9), see Table. This conversion is useful when there is a different number of sectors per track (ESDI) than the DOS is using (17). If this bit is set to 0, the controller will NOT convert the sector address contained in the CDB.

Warning: The INITIALIZE DRIVE CHARACTERISTICS command (OCh) must include the true number of heads value of the drive (not 16 as used for the conversion).

Bits 2,1,0. These bits define the STEP option as follows:.

Bits	2	1	0	
	0	0	0	3 milliseconds per step.
	0	0	1	10 microseconds, buffered step
	0	1	0	25 microseconds, buffered step
	0	1	1	50 microseconds, buffered step
	1	0	0	200 microseconds, buffered step
	1	0	1	70 microseconds, buffered step
	1	1	0	3 milliseconds per step
	1	1	1	3 milliseconds per step

5.3 STATUS REGISTER

Status is available to the host in the Data Register during the Status State at the end of a command. It indicates whether or not an error was detected during execution of the command.

=====			====	===		===	====	====	====	===:		===	====		=====	==
Bit	7	- 1	6	- 1	5	1	4	-	3	1	2	- 1	1	1	0	- 1
======			====	===	=====		====	====		====	-====	:===		===		==
1	0	1	0	- 1	LUN	ı	0	1	S	1	S	1	•	1	0	1
'		'_				_'										'

E = Command status

Bit 1 e = Command status. A value of zero indicates a successfully completed command. A value of one indicates an abnormal condition was encountered during the command execution and caused command termination and ending status with the Command Status Condition (bit 1) set to one.

S = Error Recovery Status

Bit 2,3 (S) Error Recovery Status (valid only for commands which read data from the disk)
Bit 3 2

- -----
- 0 0 No error recovery
- 0 1 One retry accomplished successfully
- 1 0 More than one retry accomplished successfully
- 1 1 Error correction done successfully

NOTE: On multiple sector transfers, these bits will reflect the worst ECC Retry Count/Correction. If one Retry is done successfully on more than one sector, then Bits 3, 2 = 0 1 respectively. If more than one Retry is done successfully on at least one sector, then bits 3, 2 = 1 0 respectively. If ECC was applied on any sector regardless of the Retry count, bits 3, 2 = 1 1 respectively.

Bit 5 Indicates the LUN address of the device associated with this command.

Bits 7,6,4,0. Set to zero.

5.4 FIXED DISK COMMANDS

The following commands can be issued to the controller.

5.4.1 TEST DRIVE READY Command (00h)

This command selects the LUN specified and returns a zero status in the Status Register to indicate that the unit is selected, ready and seek (ST drives) or seek/command (ESDI drives) is complete. In the case of a unit with a removable disk, zero status also indicates that a cartridge is installed. The controller will wait up to 50 seconds for the drive to come ready.

=====	====	====	====	===	=====	===	====	====	===		=======		=
Bit Byte	7	-	6		5	ļ	4		3	2	1 1	0	
=====	====	_ ====	====	 ===									
0	0		0		0		0		0	0	0	0	
1	0		0		LUN		0		0	0	0	0	
	ugh 5						Zero	o value	:				
=====	====	====	====	===	=====	===	====	====	===				

5.4.2 RECALIBRATE Command (01h)

ST drives: The drive specified by the LUN is stepped toward the outside cylinder until either:

- 1. Track Zero signal is detected or
- 2. More steps have been issued than available cylinders for the device type.

The controller issues one step pulse, waits for seek complete, and tests the Track 000 signal.

For LUNs assigned as Removable drive the RECALIBRATE command is performed by issuing the number of step pulses equal to the number of cylinders specified for this drive plus 5 at the buffered rate and then waiting for the Track 000 signal.

ESDI drives: This command selects the LUN specified and issues a recalibrate to cylinder zero.

Bit Byte	7 	6	5	4	3	 2 	1 1	0 0
0	0	0	0	0	0	0	0	1
1	0	0	LUN	0	0	0	0	0
2				Zero	value			
3	 			Zero	value			
4	 			Zero	value			
5 ====	0	0	0	0	0	S	S	S

5.4.3 REQUEST SENSE Command (03h)

This command returns four sense bytes of information for the specified Logical Unit Number during the Data In phase of the command execution. The sense is valid for the Command Status (e) just presented to the host during the Status State of the previous unsuccessfully completed command. Sense data will be cleared upon reception of any subsequent command issued to the controller.

The Error code byte (Byte 0) of the Sense Data is always valid, however, the sector address (defined by bytes 1, 2 and 3) is only valid if the previous command terminated in error. Bit 7 set to 1 indicates the validity of the sector address. If bit 7 is set to 0, the sector address is not valid. Four sense bytes are returned during the Data In State of the command execution.

====	======	====	====	====	=====	===:	=====	=======		 =======					
Bit Byte	7 		6		5		4	3	2	1	0				
0	0		0		0	===:	0	0	0	1	1				
1	0		0		LUN			Zero	value						
2							Zero	Value			1				
3							Zero	Value							
4							Zero	Value							
5	Zero Value														
					s	ENSI	E DATA	A FORMAT		======					
Bit Byte	7		6	Ī	5		4	3	2	1	0				
0							SENS	SE CODE	======						
1~	C 10	0 LUN HEAD NUMBER													

SENSE DATA WORD FORMAT

SECTOR NUMBER

CYLINDER LOW (C 07 to C 00)

Bit	. 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Word		===	 ====				l 							ı	1	1
0	C10	0	LUN		HEAI	NU	MBE	ER	I			SEN	SE C	ODE		====
1	(CYLI	NDE	R LO	W C 0	7-C 0	0		C0	9 C0	•		TOR		BER	

See APPENDIX A for SENSE Codes

2 | C 09 | C 08 |

3

5.4.4 FORMAT DRIVE Command (04h)

This command causes the specified Logical Unit Number (LUN) to be formatted using the Track Skewing and Interleave Factor specified in byte 4. Formatting starts at the specified track and proceeds until the last track of the unit is formatted. Each track is formatted from index to index.

Track Skewing (applicable to all commands where specified in the CDB):

Track skewing is a scheme implemented to improve access time when switching heads while transferring multiple blocks. Its value tailored to the application, Track Skewing avoids loosing a disk revolution when switching heads.

With a track skewing of zero, the first sector after index is always sector zero. With a track skewing different than zero, only on head zero is the first sector after index the sector zero. The physical location of the sector zero on the subsequents heads is offset by the skew value from the previous head.

Example:

Skew	= 1	Interleave :	= 3

Physical Sector	0	1	2	3	4	5	6	7
Head 0 Head 1 Head 2	0 5 2	3 0 5	6 3	1 6 3	4 1 6	7 4 1	2 7 4	5 2 7

Interleave Factor:

The Interleave is a speed matching scheme between the disk data transfer rate and the host data transfer rate. It is provided because the disk is often faster than the host. An interleave factor of zero is set equal to one and is the fastest. Interleave factors greater than or equal to the number of sectors per track are illegal. With a large buffer (minimum of 16K bytes) as supported by the controller, it is recommended to set the interleave factor to one, any other value would not significantly improve the data transfer speed.

Track and cylinder overflow is handled automatically by the controller.

If B bit 6 of the Control Byte is set to 0, all data fields are written with the pattern "6Ch". If bit 6 of the Control Byte is set to 1, all data fields are written with the pattern contained in the controller data buffer. This allows "worst case" patterns to be written by executing a WRITE DATA BUFFER command prior to the FORMAT command.

NOTE: The FORMAT command does NOT handle media defects. For verification of format, see the READ VERIFY command or the CHECK TRACK FORMAT command (ESDI drives only). For media defect handling, see the ASSIGN ALTERNATE TRACK command, or the FORMAT BAD TRACK Command.

Bit Byte	7 7			6		5		4		3		2		1		0	
0	0)	==:	0	===	0		0	====:	0	====	1	====	0	====	0	
1	C	0	1	0	1	LUN					HE	AD N	UMBI	ER			
2	C)9		C 08		0		0		0		0		0		0	
3								CY	LIND	ER L	ÒW (C 07 t	o C 00))			1
4				TR	ACF	SKEV	VING				INI	ERLE	EAVE	FAC	TOR		1
5	F	₹	1	В		C	 	0		0		S		S		S	

5.4.5 READ VERIFY Command (05h)This command verifies ID and DATA integrity of the recorded data starting at the specified address and for the block count specified. This command functions exactly as the READ command with the exception of no data transfer to the host.

Bit Byte	7		6		5		4	3 		2	1	(====)
0	0		0		0	==:	0	0		1	0]	 l
1	C 10		0		LUN				HEA	D NU	MBER		
2	C 09	1	C 08					SEC	CTOR	NUMI	BER		1
3							CYL	INDER L	OW (C	07 to	C 00)		1
4							BLO	CK COU	NT				1
5	R		Е	I	С	1	0	0		S	S	5	5

5.4.6 FORMAT TRACK Command (06h)

This command causes the track specified to be formatted using the track skewing and interleave factor as defined in Byte 4. The track is written starting with index. See the FORMAT DRIVE command for comments on Track Skewing and Interleave. Interleave factor of zero is set to one. If B bit 6 of the control byte is set to zero, all the data fields are written with "6Ch". If bit 6 of the control byte is set to one, data fields are written with whatever data is is the data buffer. This allows "worst case" patterns to be written by first executing a WRITE DATA BUFFER command.

====	=====	===	=====	===	=====	====	====									
Bit Byte	7		6		5		4		3		2		1		0	
0	0	===	0	===	0		0	===:	0	===	1		1		0	
1	C 10	1	0	I	LUN					HI	EAD N	JMBI	ER			
2	C 09		C 08	1					Zer	o val	ue					
3							CY	LIN	DER L	ow	(C 07 to	C 00))			
4			TR	ACK	SKEV	VING		1		IN	TERLE	AVE	FAC	TOR		
5	R		В	ı	С		0		0		S		S		S	
				_==	=====	====	====	===	====	===:	=====	-===	====	====	====	==

5.4.7 FORMAT BAD TRACK Command (07h)

This command is identical to the FORMAT TRACK command except that the defective track flag is set in the ID field. All subsequent accesses to the sectors on this track will result in Bad track Flag set errors. See the FORMAT DRIVE command for comments on Track Skewing, Interleave and the B bit in the Control Byte.

Bit Byte	7		6		5		4		3		2	1	0
0	0	===	0		0	====	0	====	0	====	1	 1	1
1	C 10		0		LUN	1				HE	AD N	J MBER	
2	C 09	1	C 08						Zer	o valu	e		
3							CY	LIND	ER L	OW (C 07 to	C 00)	
4			TRA	ACK	SKEW	VING				INI	ERLE	AVE FACTOR	
5	R	1	В	1	С.		0		0		S	S	S

5.4.8 READ Command (08h)

This command causes the number of blocks specified by byte 4 to be transferred from the specified LUN to the host. The command executes an implied seek to the starting sector specified. Up to 256 blocks can be transferred with a single READ command (If byte 4 is equal to zero, 256 sectors will be transferred).

Bit Byte	7 		6		5		4	3		2	1	0
0	0		0		0	===	0	1	===:	0	0	0
1	C 10	1	0		LUN					HEAD NU	MBER	
2	C 09		C 08	1				S	EC	TOR NUM	BER	
3							CYL	INDER	LO	W (C 07 to	C 00)	
4							BLO	ск со	UN	Γ		
5	R	 	Е		C	I	0	0		S	S	S

5.4.9 WRITE Command (0Ah)

This command causes the number of blocks specified by byte 4 to be transferred from the host to the specified LUN. The command executes an implied seek to the starting sector specified. Up to 256 blocks can be transferred with a single WRITE command (If byte 4 is equal to zero, 256 sectors will be transferred).

====	==	====	===:	=====	===	====	===	====	===	====:	====	====	====	====	====	====	==
Bit Byte		7		6		5		4		3		2,,		1		0	
0	== -	<u>_</u> 0		0	===	0	===	0	===	1	====	0	====	1		0	==
1		C 10	I	0		LUN	1				HE	AD N	JMBI	ER			
2		C 09		C 08						SEC	тоғ	RNUM	BER				
3								CYI	IND	ER L	ow ((C 07 to	C 00))			
4								BLC	CK	COUN	VT						
5		R		0	1	C	 	0		0	I	S		S		S	

5.4.10 SEEK Command (0Bh)
This command causes the device addressed by the LUN to be physically positioned to the cylinder as defined in bytes one to three. No attempt to verify seek position is made until a READ or WRITE command is issued. Completion status is returned to the host immediately after issuing all required step pulses or immediately after issuing the command (ESDI drives only). This allows overlap seek operations.

====	=====	===	====	===	=====	==:	======				
Bit Byte	7		6		5		4	3	2	1	0
0	0		0		0	===	0	1	0	1	1
1	C 10	ı	0		LUN				HEAD	NUMBER	
2	C 09		C 08					Zero	value		
3							CYL	NDER LO	OW (C 07	to C 00)	
4	0		0		0		0	0	0	0	0
5	R		0	1	С		0	0	S	S	S

This course control	INITIAI command ontroller to iated Par oller during g execution	allows comm ameter ng the l	the hounicate List, Data (ost to te wit included	specif h a wi uding hase o	y disl de va all c	k drive riety o haract	paran f drive eristic	neters s fro s of	s for m th the	the e sa dri	spe me	or o	ied L liffer necte	UN ent ed,	ven	his a dors. ent t	llow Th o th	e e
Bit Byte	7		6	 	5		4	3 	3	 	2		 	1			0		
0	0		0		0		0]	===: [1	==:		0		===	0		
1	0		L	UN		ı	0	()		0			0			0	1	
2 th	rough 5						Zero v	value										1	
Durin	g the Data	Out pl	hase o	f the	comm	and 8				foll	=== ows	:==:	===			===		==	
					Para	mete	r Block	Byte l	Form	at									
Bit Byte	7		6	 	5		4	3 3	3	 	2	==:	 	1			0		
0			====:		Maxi	mum	Numb	er of (Cylin	ders	(M:	SB)	===			===			
1					Maxi	mum	Numb	er of (Cylin	ders	(LS	B)							
2					Maxi	mum	Numb	er of I	leads	s								1	
3					Start	Redu	ced W	rite Cu	rren	t Cy	inde	er (l	MSI	3)					
. 4					Start	Redu	ced W	rite Cu	rren	t Cy	inde	er (I	LSB	5)					
5					Start	Write	Preco	mpens	ation	n Cyl	inde	er (I	MSI	B)					
6					Start	Write	Preco	mpens	ation	n Cy	linde	er (1	LSB	3)				1	
7					Set to	zero												1	
				===	 n		eter Blo					==:	===	===		===	===	==	
====	======	=====	====	====	====	====		====	===:	===:	===	==:			==:	===	===	===	:
Bit Word	15	14 	13	12	11	10	9	8 7 	1	6 	5	1	4	3	1	2 	1	0	١
0	M	aximun	n Nun	ıber (Cylind	er (L	SB)		M	laxir	 nun	ı Nı	ımb	er C	ylin	=== der	(MS	=== B)	:
1	Sta	art Red	uced V	Wr. C	urren	t (MS	SB)		M	laxir	nun	ı Nı	ımb	er o	f He	ads			
2	Sta	art Wri	te Pre	comp	. (MS	B)		 	Si	tart l	Redi	ıcec	ı W	r. Cı	ırre	 nt (1	LSB)	 I	

| Start Write Precomp. (LSB)

Zero Value

BYTES 0-1 (Word 0) - NUMBER OF CYLINDERS: This word specifies the maximum number of cylinders on the Disk drive. The controller is capable of addressing up to 2048 cylinders.

BYTE 2 (LSB of WORD 1) - NUMBER OF HEADS: The value of this byte specifies the number of user heads on the Disk drive. The controller accepts a maximum of up to 16 heads with a value of 15 (0Fh). Any value greater than 07h causes the reduced write current (WSI) function to be disabled.

BYTES 3-4 (MSB of WORD 1, LSB of WORD 2) - START REDUCED WRITE CURRENT CYLINDER: These 2 bytes specify the cylinder address where reduced write current is first applied. Reduced write current is applied to all cylinders greater than or equal to the value of these 2 bytes. This function is disabled for Removable and Fixed/Removable drives.

BYTES 5-6 (MSB of WORD 2, LSB of WORD 3) - START WRITE PRECOMPENSATION CYLINDER: These 2 bytes specify the cylinder address where write precompensation is first applied. Write precompensation is applied to all cylinders greater than or equal to the value of these 2 bytes. The amount of write precompensation is 12 nanoseconds.

5.4.12 READ ECC BURST ERROR LENGTH Command (0Dh)

This command returns one word of data during the Data In phase of the command execution. This word contains the length of the ECC error detected during the most recent correctable data field error. The length can range from 1 through 5 bits corrected for ST drives or from 1 to 11 bits corrected for ESDI drives. This command allows the host to decide on the validity of the corrected data. It is used in conjunction with the Disable ECC bit set on a READ command.

=====	====	====	====	====	===:	====	====	====		 	 	 	`
Bit Byte	7		6		5	-	4		3	2	1	0	
0	0		0		0		0		1	 1	 0	 1	==
1 throu	gh 5						Zer	o valı	ıe			 	

ECC ERROR LENGTH BYTE FORMAT

								====		===	=====	===	====	====	=====	=
Bit	7		6	- 1	5	- 1	4	- 1	3	- 1	2	- 1	1	1	Λ	1
Byte		i		i	-	i		i	,	- 1	_	-		- 1	U	!
======	====	====	====	===		====	====	' ====	====	===	====	:===:				_
0						EC	CC erro	or len	gth							Ī
====									_							•

5.4.13 READ DATA FROM SECTOR BUFFER Command (0Eh)

Data from the controller buffer is returned to the host. The number of data bytes returned is equal to the jumper selectable sector size times the block count specified in byte 4 of the device control block up to a maximum block count as follows:

Sector Size	Block or Sector Count
512	15
1024	7
1056	7

This command is normally used immediately after a Read Data to Sector Buffer (1Eh) command has been issued to enhance performance when data transfers are done using programmed I/O. The controller does not access the disk drive during the execution of this command.

Bit Byte	 7 	6	5	4	3	2	1	0
0	0	0	0	0	1	1	1	0
1				Zero va	lue			
2				Zero va	lue			
3				Zero va	lue			
4				BLOC	K COUNI			
5				Zero va	alue			

The READ BUFFER Command can also be used to model and status information about the controller. If a READ BUFFER Command is issued after a RESET is done (before any other command) the first XX bytes in the buffer contain the following information.

HEA Address	Contents
00 through 0D *	8x2xVW.WMMDDYY
0E " 0F	ROM checksum Word
10-bit 0 ***	ROM checksum error
11-bit 0 ***	Processor Register error
12-bit 0 ***	Buffer Ram error
13-bit 0 ***	Sequencer Register File Error
14-bits 7 & 6	0 - 0 2K buffer size
	0 - 1 8K buffer size
	1 - 0 16K buffer size
	1 - 1 32K buffer size
15-1F	Reserved
20-2F	LUN 0 Default Values **
30-3F	LUN 1 Default Values **
40-4F	Rserved
50-5F	LUN 3 Default Values **

HFY Address

x = 6 for 8x2xW = Revision level ** Default Values MM = MonthDD = DayYY = Year

*** Valid only after a POWER ON or if a occurred diagnostic error (30h) on the previous POWER ON or RESET.

LUN DEFAULT VALUES

Address	Winchester Disk
Byte 0	00
1	00
2 3	00
	00
4 Cylinder High	01
5 Cylinder Low	31
6 Head Count	03
7 Sect/Track (depends on Jumpers)	?
8 Write Precompensation	00
9	80
10 Reduce Write Current	00
11	80
12 Step High	3C
13 Step Low	. 09
14 Reserved	00
15 LUN FLAG (see below)	82

LUN FLAG Byte, Bit Assignment (Byte 15 of LUN Default Values)

Bit 7 Reserved

Bit 0 & 1 BLOCK SIZE

00 = 512 Bytes/sect (17 sect/track)

01 = 512 Bytes/sect (18 sect/track)

10 = 1024 Bytes/sect 11 = 1056 Bytes/sect

Bits 3 & 2 Reserved

Bit 4

0 = Soft Sector format

1 = Hard Sector format

Bits 5 & 6 DRIVE TYPE

0 0 = Standard ST506/412 (Fixed)

0.1 = ESDI (Fixed)

10 = Standard ST506/412 (Removeable)

1 1 = ESDI (Removeable)

5.4.14 WRITE DATA TO SECTOR BUFFER Command (0Fh)

This command causes data to be written from the host to the controllers buffer. The number of data bytes that can be written is limited to the jumper selectable sector size times the block count specified in byte 4 of the device control block up to a maximum block count as follows:

Sector Size	Block or Sector Count
256	31
512	15
1024	7
1056	7

The controller does not access the disk drive during the execution of this command.

Bit Byte	 7 		6	==== 	5		4		3		2		1		0	=
0	0	====:	0		0	===	0		1	====	1		1		1	Ī
1	 						Zer	o valı	ie							Ī
2	 						Zer	o valı	ie							1
3	 						Zer	o valı	ie							1
4							BL	OCK	COU	NT						
5							Zer	o valı	ie							1

5.4.15 CHECK TRACK FORMAT Command (0Fh). Valid for ESDI drives only. This command checks the integrity of the track specified against CRC, ECC value.

Bit Byte	==== - 	7	 	6		5		4	3	===		2	1	0	
0	 !	0	====	0		0	==:	1)		0	0	0	Ī
1	C	10		0	1	LUN	1				HEA	DΝ	UMBER		1
2	C	09		C 08					7	Zero	Value				-
3								CYL	INDEF	LC	OW (C	07 t	o C 00)		
4		0		0		0		0	()		0	0	0	
5		R		0	 	С		0	()		S	S	S	

5.4.16 ASSIGN ALTERNATE TRACK Command (11h)

This command is used to assign an alternate track to the track specified in bytes 1 to 3, so that any future accesses to the blocks on the specified track cause the controller to automatically access those blocks on the alternate track. This command sets flags in the ID field and writes the alternate track address in all blocks on the specified track. The alternate track is then formatted with flags set to indicate that this track has been assigned as an alternate track. Future direct accesses to the alternate track will result in an error. Interleave factor of zero is set to one.

Bit Byte	7 7	=== 	6		5		4	3	 	2	1	0
0	0		0	===	0	===	1	0	====	0	0	1
1	C 10		0		LUN				HE	AD NU	J MBER	
2	C 09		C 08	1				Zer	o Valu	ie		
3							CYL	INDER L	OW (C 07 to	C 00)	.
4		T	RACK	SKE	WING				INI	ERLE	AVE VALUE	
5	R		В		С		0	0	 	S	S	S

The following 4 bytes (2 words), representing the alternate track address, are sent to the controller during the Data Out phase of the command execution.

ALTERNATE TRACK ADDRESS Descriptor Block - Byte Format

=====	=====	===	====	===	====:	====	=====	======	======	===	====	====	====	==
Bit	7		6	- 1	5		4	3	1 2	1	1	1	0	i
Byte		İ		İ		i		i -	i -	i	•	i	Ü	į
=====	=====		====	===	====:							'		١
1 1	C 10	1	0	1	0	1			HEAD N	IMI	PED			
		' 		<u>'</u>		- 1			HEADI	OMI	EK			-
2	C 09	1	C 08	1				7	X7-1 -					
-	C 0)	1	C 00	- 1				Zero	Value					- 1
3							CYL	NDER LO	W (C 07 t	o C (10)			
4							Zero '	Value						1

Note: Data written on the original track as well as on the alternate track will be destroyed. The controller does not check if the track assigned as alternate track has been previously used as alternate track for another track. A track assigned as an alternate may not have an alternate track assigned to it.

ALTERNATE TRACK ADDRESS - Descriptor Block - Word Format

Bit Word	15	14	13	12	11	10	9	8	7	6	5	4	3	2 	1	0
0	C09	C08			Zero`	Value	;		C10	0	0	ı	HEA	D Nu	mber	
1					Zero	Value	: :		1	CY	'LINI	ER I	LOW	C 07- (C00	
5.4.17	START	/STO	P Cor	nman	d (1A	h) Va	alid fo	r ESI	OI dri	ves on	ly. ====		====			==
Bit Byte	7		6		5		4		3		2		1		0	
=====	====	====	====	====	====	-===	====	====			====	====	====	====	====	==

0	0		0	0	1	1	0	1	0
1	0	1	LUN	ı		7	Zero Value		
2					Zero	Value			
3					Zero	Value			
4				Z	ero Value				START
5					Zero '	Value			

To start the unit, the Start bit shall be set to one.

To stop the unit, the **Start** bit shall be set to zero.

This command returns status immediately after receiving the command bytes, then does not wait for the start or stop spindle operation to complete.

5.4.18 CHANGE CARTRIDGE Command (1Bh)This command is valid only for Removable disk drives. The command causes the "Change Cartridge" line (J2-Pin 2) to be asserted for a period of one (1) millisecond.

Bit Byte	7		6		5		4		3		2		1		0	==
0	0		0		0		1		1		0		1		1	
1 throu	-						Ze	ro Val	ue							

5.4.19 READ DATA TO BUFFER (1Eh) (not supported on 8120/8127)This command reads data from the disk to the controller's buffer. It does not transfer the data to the host. The number of data blocks that can be read is limited by the controller's Buffer size as follows:

Sector Size	Block or Sector Count
512	15
1024	7
1056	7

This command can be used in conjunction with the READ DATA FROM BUFFER to enhance performance when data transfer is done in programmed I/O mode.

Bit Byte	7		6		5		4	3	2	1	0	
0	0		0		0	===	1	1	1	1	0	
1	C 10		0	1	LUN				HEAD	NUMBER		
2	C 09		C 08					SEC	TOR N	UMBER		
3							CYL	INDER LO	OW (C 0	7 to C 00)		
4							BLO	CK COUN	T			
5	R		E		С		0	0	S	S	S	

5.4.20 WRITE DATA FROM BUFFER (1Fh) (not supported on 8120/8127)-This command writes data from the controller's buffer to the disk. The number of sectors written is specified by the block count parameter but is limited by the controller's buffer size as follows:

Sector Size	Block or Sector Count
512	15
1024	7
1056	7

An error will be returned if the block count exceeds the above limits.

====:	=====	===	====	===	=====	===	=====	===	====		====	=====	====	=====	
Bit Byte	7		6		5		4		3		2	1		0	
0	0		0		0		1		1		1	1		1	
1	C 10		0	1	LUN					HE	AD N	UMBER			1
2	C 09		C 08						SEC	TOI	RNUM	BER			
3							CYI	LIND	ER L	ow	(C 07 t	o C 00)			
4							BLC	CK	COU	٧T					
5	R	_ _	E		С		0		0		S	S	: ; :	S]

5.4.21 COPY Command (20h)
This command copies a specified number of blocks (byte 4) from a Source LUN to a Destination LUN. Source and Destination LUN's may be the same. Block sizes on both Source and Destination LUN's must be identical. No data is transferred to the host.

Bit Byte	7	6 	5	4	3	2	1	0
0	0	0	1	0	0	0	0	0
1	C 10	SOURC	E LUN			HEAD N	MBER	
2	C 09	C 08			SE	CTOR NUM	BER	
3				(CYLINDER	LOW (C 07 to	C 00)	
4				E	LOCK COU	J NT		
5	C 10	DEST	Γ. LUN			HEAD NU	JMBER	1
6	C 09	C 08			SI	ECTOR NUM	BER	
7				(CYLINDER	LOW (C 07 to	C 00)	
8	-			7	Zero Value			
9	R	E	C	C	0	S	S	S

Note: If source and destination LUNs have different step rates, the step rate specified in the control byte should be the slower of the two.

5.4.22 READ ESDI DEFECT LIST Command (37h)This command causes the specified Logical Unit Number (LUN) to return 256 bytes of drive manufacturer recorded DEFECT LIST during the Data In phase of the command execution. Only the list for the specified HEAD will be returned.

Bit Byte		7		6		5		4		3	2 	1 1		0	
0		0		0		1	====	1		0	1	1	===:	1	
1		0		0		LUN					HEAD NU	MBER			
2								Zero	Value						
3								Zero	Value						1
4								Zero	value						
5								Zero	Value						

DEFECT LIST Data Format Header

Bit Byte		7		6		5		4	.	3	2		1		0
0							MO	NTH	====		====	===:		===	
1	 						DAY	7			 				
2	 						YEA	R			 				
3							HEA	DN	JMBE	ER	 				
4	 						Zero	Valu	e		 				
5							Zero	Valu	е		 				

Bytes 0 through 2 return the date at which the list was recorded.

Defect Descriptor Format

6	CYLINDER (MSB)
7	CYLINDER (LSB)
8	BYTE COUNT from INDEX (MSB)
9	BYTE COUNT from INDEX (LSB)
10	ERROR LENGTH (IN BITS)

Each defect is listed with a 5 bytes field as described above.

End of List Format

====	
xx-4	FFh
xx-3	FFh
xx-2	FFh
xx-1	FFh
xx	FFh

Five FFh bytes indicate the end of the DEFECT LIST.

The maximum number of defects is 50 per head.

5.4.23 RAM DIAGNOSTIC Command (E0h)

This command performs a pattern test on the internal controller buffer.

Bit Byte -	7		6		5		4		3	2	1		0	1
0	1		1		1		0		0	 0	 0		0	1
1 throug	gh 5						Zer	o Val	ue	 	 			1

5.4.24 READ ID Command (E2h) This command returns 4 bytes (2 words) of the ID field of the sector specified during the Data In phase of the command execution. Only one sector is processed per READ ID command. . Byte | ______ 0 1 HEAD NUMBER C 10 | 0 | LUN | C 09 | C 08 | Zero Value 2 CYLINDER LOW (C 07 to C 00) 3 Zero Value 4 | R | 0 | C | 0 0 | S S | ______ **READ ID Descriptor Block** _____ 2 | 1 | 0 | Bit | Byte | 0 0 | C10 | C09 | C08 | CYLINDER LOW (C 07 to C 00) FLAGS | 0 | HEAD NUMBER SECTOR NUMBER ______ READ ID Descriptor Block - Word Format ______

Bit Word	15 14 1	13 12	11	10	9	 	6		4		2	1	0
0	CYLINI	DER LOW	V C07	-C00)	(0	0	0	0	C10	C09	C08
1	SECTO	R NUMBI	ER			 	FL	A.GS	0	HE	EAD N	U MB	ER

Byte 2, HEADS/FLAGS bit are defined as follows: Head 1 Bit 0 = Bit Head 2 = Head 4 Bit = 3 Head 8 Bit 4 Bit Bit 5 Alternate Track Flag = Bad Track with Alternate Assigned Bad Track Bit 6 = Bit

5.4.25 DRIVE DIAGNOSTIC Command (E3h)This command causes the controller to perform the following drive functions; recalibrate sequentially seek to every track and read sector 0.

Bit Byte	=== 	7	 	6	 	5		4		3	 	2		1		0	
0		1	====	1	====	1	====	0		0		0		1		1	Ī
1		0	ı		LUN			0		0		0		0		0	1
2								Zero	Valu	ie							1
3								Zero	Valu	ie							1
4								Zero	Valu	ie							1
5		R	١	0		0		0		0		S		S		S	ĺ

5.4.26 CONTROLLER INTERNAL DIAGNOSTICS Command (E4h)

This command causes the controller to perform some internal diagnostics including ROM Checksum RAM test, sequencer test and Z8 self test. See Appendix A SENSE code type 3 for detailed error codes.

=====	====	====	====	====	====		====	====	====	====	====	===	====	====	====	==
Bit	7	- 1	6	- 1	5	1	4	- 1	3	- 1	2	- 1	1		0	- 1
Byte		İ		İ		İ		İ		İ		į		İ		Ì
=====	====	====	====	====	====:		====	====	====	====		===	====		====	==
o į	1		1		1		0		U		1		U		U	ŀ
								· · · · · · ·								
1 Thro	ugh 5						Zei	o Val	ue							ı

5.4.27 READ LONG Command (E5h)
This command returns the Block size equal to the jumper selected sector size (512, 1024 or 1056) of data plus 4 bytes (for ST506/412 drives) or 6 bytes (for ESDI drives) of ECC data.

Bit Byte	7		6		5	 	4	3 	2	1	0	
0	1	===:	1	===	1	===	0	0	1	0	1	1
1	C 10	1	0		LUN				HEAD N	UMBER		
2	C 09		C 08					SEC	TOR NUM	1BER		1
3							CYL	INDER LO	W (C 07 t	o C 00)		
4							BLO	CK COUN	Г			
5	R		0	١	C	I	0	0	S	S	S	1

5.4.28 WRITE LONG Command (E6h)This command requires the Block size to be equal to the jumper selected sector size (512, 1024 or 1056) of data plus 4 bytes (for ST506/412 drives) or 6 bytes (for ESDI drives) of ECC data.

		F									
Bit Byte	7		6		5		4	3	2	1	0 1
0	 1		1	===	1	===	0	0	1	1	0
1	C 10		0		LUN				HEAD N	UMBER	[
2	C 09		C 08					SECT	TOR NUM	IBER	
3							CYLI	NDER LO	W (C 07 to	o C 00)	
4							BLOC	CK COUN	Γ		1
5	R		0		С		0	0	S	S	S

5.4.29 READ CONFIGURATION Command (ECh) valid for ESDI drives only. This command returns to the host the drive configuration.

READ CONFIGURATION Command Descriptor Block

Bit Byte	7 7		6	5	4	:	3	2	1	0			
0					Operation	n Code							
1	Lo	gical U	J nit N i	umber	1			Rese	erved	1			
2 thro	2 through 4 Reserved												
5	0		0	0	0	(0	0	0	LINK			
	HARD and SOFT SECTORED Drives												
0	===== 	====		NUMBE	R of CYLII	NDERS	(MS	B)	======	 			
1				NUMBE	R of CYLI	NDERS	(LS	B)(-1)					
2				NUMBEI	R of HEAD	OS (-1)				 			
3				NUMBEI	R of SECT	ORS (-1)			I			
4				DRIVE C	ONFIGUR	RATION	WO	RD (MSB))	 			
5				DRIVE C	ONFIGUR	RATION	WO	RD (LSB)		 			
6				ISG AFT	ER INDEX	ζ				 			
				S	OFT SECT	ORED I	Drive	 :s					
7	=====	====		PLC	SYNC Fi	===== eld (ID)	===	=====	======	 			
8				PLC	SYNC Fi	eld (DA'	ΓA)			 			
9				ISG	AFTER SI	ECTOR				 			
====		====			ADD CECT	CODED	===		======				
====: 7				======	ARD SECT	=====	===	======	======	=======			
 8	PLO SYNC Field (ID/DATA) ISG AFTER SECTOR												
 9										 			
ソ ====	 =====			Zero	Value								

DRIVE CONFIGURATION WORD (Bytes 4 and 5): The following tables list the supported functions of the ESDI drive configuration.

Byte 4	Bits	
ESDI TAPE Drive FORMAT SPEED TOLERANCE GAP REQUIRED TRACK OFFSET OPTION AVAILABLE DATA STROBE OPTION ROTATIONAL SPEED TOLERANCE IS > 0.5 % TRANSFER RATE T > 10 MHZ TRANSFER RATE T = 10 MHZ TRANSFER RATE T = 5 MHZ	7,15 6,14 5,13 4,12 3,11 2,10 1,9 0,8	CHECK CONDITION status. Supported Not supported as yet. Not supported as yet. Supported Not Supported Supported Supported Supported Supported
Byte 5	Bits	

PLO SYNC Field, ISG after INDEX and ISG after SECTOR: Bytes 6, 7,8,9 The controller accepts a value of up to 255 or $F\bar{F}h$ for each of these fields.

SECTION 6

FLOPPY DISK FUNCTIONS

6.1 FLOPPY DISK COMMAND SUMMARY (8620/8627 only)

The following is a list of commands that may be issued to the Floppy section of the combination disk controller.

READ DATA

FORMAT A TRACK

SCAN EQUAL

SCAN LOW OR EQUAL

SCAN HIGH OR EQUAL

RECALIBRATE

SENSE INTERRUPT STATUS

SPECIFY

SENSE DRIVE STATUS

SEEK

INVALID

6.2 DESCRIPTION OF SYMBOLS

The following are descriptions of the symbols used in the "Command Definitions" later in this section.

AO Address Line 0- A0 selects the main st	tatus register, and a 1 selects the data register.
---	--

- C Cylinder Number-Contains the current or selected cylinder number in binary notation.
- D Data-Contains the data pattern to be written to a sector.
- D7-D0 Data Bus-An 8-bit data bus in which D7 is the most significant bit and D0 is the least-significant.
- DTL Data Length- When N is 00, DTL is the data length to be read from or written to a sector
- EOT End of Track- The final sector number on a cylinder.
- GPL Gap Length The length of gap 3 (spacing between sectors excluding the VCO synchronous field).
- H Head Address The head number, either 0 or 1, as specified in the ID field.
- HD Head The selected head number, either 0 or 1. (H=HD in all command words).

OMTI IBM PC/AT Controller Series - Revision C - Page 6-1

HLT Head Load Time - The head load time in the selected drive (2 to 256 millisecond increments for the 1.2Mbyte drive and 4 to 512 milliseconds in 4 millisecond increments for the 320K-byte drive).

HUT Head Unload Time - The head unload time after a read or write operation (0 to 240 milliseconds in 16 millisecond increments for the 1.2M-byte drive and 0 to 480 milliseconds in 32 millisecond increments for the 320K-byte drive.

MF FM or MFM Mode - A0 selects FM mode and a 1 selects MFM. (MFM is selected only if it is implemented).

MT Multitrack - A1 selects multitrack operation. (Both HD0 and HD1 will be read or written).

N Number - The number of data bytes written in a sector.

NCN New Cylinder - The new cylinder number for a seek operation.

ND Non-Data Mode - This indicates an operation in the non-data mode.

PCN Present Cylinder Number - The cylinder number at the completion of a Sense interrupt status command (present position of the head).

R Record - The sector number to be read or written.

R/W Read/Write - This stands for either a 'read' or 'write' signal.

SC Sector - The number of sectors per cylinder.

SK Skip - This stands for skip deleted-data address mark.

SRT This 4 bit byte indicates the stepping rate for the diskette drive as follows:

1.2M-Byte Diskette Drive

1111 1 millisecond 1110 2 milliseconds

1110 2 milliseconds 1101 3 milliseconds

320K-Byte Diskette Drive

SZOR Dy & Diskette Bill

1111 2 milliseconds 1110 4 milliseconds

1101 6 milliseconds

ST0-ST1 Status 0-Status 3 - One of the four registers that stores status information after a command is completed.

STP Scan Test - If STP is 1, the data in contiguous sectors is compared with the data sent by the processor during a scan operation. If STP is 2, then alternate sectors are read and compared.

USO-US1 Unit Select - The selected driver number encoded the same as bits 0 and 1 of the digital output register (DOR).

OMTI IBM PC/AT Controller Series - Revision C - Page 6-2

The fo	ollowing E: An X	g are co	ommano	ls that a	may be : on't care	issued conditi	to the flo	ppy sect	tion of con	troller.
	MF X				tes are is 1 HD	ssued by 1 US1	y the proc 0 US0	essor in t	he comma	nd phase
Result ST0 ST1 ST2 C H R		The fo	llowing	bytes a	re issue	d by the	e controlle	r in the r	esult phase	: :
	MF X					sued by 0 US1	the proce 0 US0	essor in tl	he comman	nd phase
Result ST0 ST1 ST2 C H R N		The fol	lowing	bytes ar	re issued	l by the	controlle	r in the re	esult phase	:
	MF X				es are is 0 HD	ssued by 0 US1	the process 1 USO	essor in t	he comma	nd phase:

OMTI IBM PC/AT Controller Series - Revision C - Page 6-3

```
Result Phase: The following bytes are issued by the controller in the result phase:
  ST0
ST1
ST2
  C
  Н
  R
  N
6.3.4 SCAN LOW OR EQUAL Command
Command Phase: The following bytes are issued by the processor in the command phase: MT MF SK 1 1 0 0 1
  MT
X
C
                              1
X
       X
                       \dot{\mathbf{x}}
               X
                                      HD
                                              US1
                                                     US0
  H
  R
  N
  EOT
  GPL
  STP
Result Phase: The following bytes are issued by the controller in the result phase:
 ST0
ST1
 ST2
 C
 Н
 R
6.3.5 SCAN HIGH OR EQUAL Command
Command Phase: The following bytes are issued by the processor in the command phase: MT MF SK 1 1 1 0 1
 X
               X
       X
                      X
                              X
                                      HD
                                             US1
                                                     US0
 C
 Н
 R
 N
 EOT
 GPL
 STP
Result Phase: The following bytes are issued by the controller in the result phase:
 ST0
 ST1
 ST2
 C
 Η
 R
```

6.3.6	RECA	LIBRA	TE Cor	nmand			
Comr	nand P	hase: T	he follo	wing b	vtes are	issued by	y the processor in the command phase:
0	0	0	0	0ັ	1	1	1
X	X	X	X	X	0	US1	US0
Resul	t Phase	e: This	comma	nd has 1	no resul	t phase.	
6.3.7	SENS	E INTE	RRUP	Г ЅТАТ	TUS Co	mmand	
Comr	nand P	hase: T	he follo	wing b	vtes are	issued b	y the processor in the command phase:
0	0	0	0	1	0	0	0

Result Phase: The following bytes are issued by the controller in the result phase: STO

PCN

6.3.8 SPECIFY Command

Command Phase: The following bytes are issued by the processor in the command phase:

0 0 0 0 0 0 1 1

(SRT) (HUT)

(HLT) ND

Result Phase: This command has no result phase.

6.3.9 SENSE DRIVER STATUS Command

Command Phase: The following bytes are issued by the processor in the command phase: 0 0 0 0 0 0 1 0

0 0 0 0 0 0 0 1 0 X X X X X HD US1 US0

Result Phase: The following bytes are issued by the controller in the result phase: ST3

6.3.10 SEEK Command

Command Phase: The following bytes are issued by the processor in the command phase:

 $\begin{smallmatrix} 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\ X & X & X & X & X & HD & US1 & US0 \\ \end{smallmatrix}$

Result Phase: This command has no result phase.

6.3.11 INVALID Command

Command Phase: The following bytes are issued by the processor in the command phase:

Invalid Codes

X X X X X HD US1 US0

Result Phase: The following bytes are issued by the controller in the result phase:

ST0

6.4 COMMAND STATUS REGISTERS

The following is information about the command status registers ST0 through ST3.

6.4.1 Command Status Register 0 (ST0)

The following are bit definitions for command status register 0.

Bit 7-Bit 6 Interrupt Code (IC)

- 00 Normal Termination of Command (NT) The command was completed and properly executed.
- 01 Abrupt Termination of Command (AT) The execution of the command was started but not successfully completed.
- 10 Invalid Command Issue (IC) The issued command was never started.
- Abnormal termination because, during the execution of a command, the 'ready' signal from the diskette drive changed state.
- Bit 5 Seek End (SE) Set to 1 when the controller completes the Seek command.
- Bit 4 Equipment Check (EC)- Set if a 'fault' signal is received from the diskette drive, or if the 'track-0' signal fails to occur after 77 step pulses (Recalibrate Command).
- Bit 3 and 2 Not Used Always zero
- Bit 1-Bit 0 Unit select 1 and 2 (US 1 and 2) Indicate a drive's unit number at interrupt.

6.4.2 Command Status Register 1 (ST1)

The following are bit definitions for command status registers 1.

- Bit 7 End of Cylinder (EC) Set when the controller tries to gain access to a sector of a cylinder.
- Bit 6 Not Used-Always 0.
- Bit 5 Data Error (DE) Set when the controller detects a CRC error in either the ID field or the data field.
- Bit 4 Overrun (OR) Set if the controller is not serviced by the main system within a certain time limit during data transfers.
- Bit 3 Not Used This bit is always set to 0.
- Bit 2 No Data (ND) Set if the controller cannot find the setor specified in the ID register during the execution of a Read Data, Write Deleted Data, or Scan Command. This flag is also set if the controller cannot read the ID field without an error during the execution of a Read ID command or if the starting sector cannot be found during the execution of a Read Cylinder command.

Bit 1	Not Writeable (NW) - Set if the controller detects a 'write-protect' signal from the diskette drive during execution of a Write Data, Write Deleted Data, or Format Cylinder command.
Bit 0	Missing Address Mark (MA) - Set if the controller cannot detect the ID address mark. At the same time, the MD of status register 2 is set.
6.4.3 Comma	nd Status Register 2 (ST2)
Bit 7	Not Used - Always zero.
Bit 6	****control Mark (CM) - This flag is set if the controller encounters a sector that has a deleted data-address mark during execution of a Read Data or Scan command.
Bit 5	Data Error in Data Field (DD) - Set if the controller detects an error in the data.
Bit 4	Wrong Cylinder (WC) - This flag is related to ND (no data) and when the contents of C on the medium are different from that stored in the ID register, this flag is set.
Bit 3	Scan Equal Hit (SH) - Set if the contiguous sector data equals the processor data during the execution of a Scan command.
Bit 2	Scan Not Satisfied (SN) - Set if the controller cannot find a sector on the cylinder that meets the condition during a Scan command.
Bit 1	Bad Cylinder (BC) - Related to ND; when the contents of C on the medium are different from that stored in the ID register, and the contents of C is FF, this flag is set.
Bit 0	Missing Address Mark in Data Field (MD) Set if the controller cannot find a data address mark or a deleted data address mark when data is read from the medium.
	and Status Register 3 (ST3) gare bit definitions for command status register 3.
Bit 7	Not used - always zero.
Bit 6	Write Protect (WP) - Status of the 'write-protect' signal from the diskette drive.
Bit 5	Not used - always zero.
Bit 4	Track 0 (T0) - Status of the 'ready' signal from the diskette drive.
Bit 3	Not used - always zero.
Bit 2	Head Address (HD) - Status of the 'side-select' signal to the diskette drive.
Bit 1	Not used - always zero.

OMTI IBM PC/AT Controller Series - Revision C - Page 6-7

Not used - always 1.

Bit 0

APPENDIX A

SENSE CODE SUMMARY AND DESCRIPTION

SENSE BYTES

At completion of a command, if the Status Resister reports an error condition (Bit 1 set), the system may issue a REQUEST SENSE command (03_H) during which four sense bytes are returned (Byte 0 through 3 as follows).

SENSE DATA BYTE FORMAT

Bit Byte		7		6		5		4		3		2		1		0	
0		AV		0			ТҮРЕ			====	===	SEN	SE C	ODE	====	====	
1	C	C 10 0 LUN HEAD NUMBER															
2	C 09 C 08 SECTOR NUMBER																
3	3 CYLINDER LOW (C 00-C 07)																

SENSE DATA WORD FORMAT

Bit	15	14	13	12	11	10	9	==== 8	 7	6	5	==== 4	3	2	1	0
Word	 =====	.===:	 ====	 ====:		 	 -===	 ===:		 =====	 -===		. <u> </u>			
0	C10	0	LUN			HEA	D NC). 	AV	0	T	YPE		COD	E	
1	CYLINDER LOW C07-C00								C09	O C08	3 3	SECT	OR N	UMB	ER	

 $AV = Address\ Valid$. If set, indicates that the error code in byte 0 applies to the sector address in bytes 1,2,3.

SENSE TYPE (Bits 5 and 4 of Byte 0 or Word 0):

0	0	Drive Errors
0	1	Data errors
1	0	Command Errors
1	1	Diagnostic Errors

TYPE 0 - DRIVE ERRORS

_			_											
5	4	3	2	1	0									
0	0	0	0	0	0									
	0	-	-	_	-	No error								
0		0	0	0	1	No Index								
0	0	0	0	1	0	No seek/command complete								
0	0	0	0	1	1	Write/Drive Fault								
0	0	0	1	0	0	Drive not selected/ not ready								
0	0	0	1	1	0	No track or cylinder zero found								
0	0	1 1	0	0	0	Seek/command in progress								
0	0	Cartridge changed												
TY	TYPE 1 - DATA ERRORS													
5	4	3	2	1	0									
				-	•									
0	1	0	0	0	0	ID CRC error (ESDI), ID ECC error (ST412)								
0	1	0	0	0	1	Uncorrectable Data Error								
0	1	0	0	1	0	ID address Mark not found								
0	1	0	0	1	1	Data address mark found								
0	1	0	1	0	0	Sector not found								
0	1	0	1	0	1	Seek error								
0	1	0	1	1	0	Sequencer/DMA failure								
0	1	0	1	1	1	Write protected								
0	1	1	0	0	0	Correctable Data Error								
0	1	1	0	0	1	Bad track encountered								
0	1	1	0	1	0	Illegal Interleave Factor								
0	1	1	1	0	Ó	Unable to read Alternate Track data								
				-	-	Illegal access to an alternate track								
0	1	1	1	0	1	Alternate or Bad Track Already Assigned								
Q	- 1	1	1	1	. 0	No Alternate Track Found								
0	1	1	1	1	1	Alternate Assigned To Itself								
						· ·								
TY	PE	2 - CO	MM	IAN	DE	RRORS								
5	4	3	2	1	0									
1	0	0	0	0	0	Invalid Command								
1	0	0	0	0	1	Illegal Disk Address								
1	0	0	0	1	0	Illegal Function for Drive Type								
1	0	0	0	1	1	Volume Overflow								
TY	PΕ	3 - DIA	GN	OS	ГIС	ERRORS								
5	4	3	2	1	0									
-	-		_	_										
1	1	0	0	0	0	RAM error								
1	1	0	0	0	1	Z8 firmware checksum/internal diagnostic error								

DESCRIPTION OF ERROR CODES

TYPE 0 - ERROR CODE DESCRIPTIONS

- No error or no sense information. Indicates that there is no specific sense information to be reported for the designated Logical Unit Number. This is the case for the successful completion of the previous command. If a REQUEST SENSE command is issued when there is no error, the Sense information reported specifies the last Sector Address processed.
- 01 No Index. This indicates that during a FORMAT command, no INDEX signal was received from the Logical Unit Number selected within three seconds.
- No Seek/Command Complete. This indicates that no SEEK COMPLETE signal (ST drives) or the SEEK/COMMAND COMPLETE (ESDI drive) signal was received from the Logical Unit Number selected within three seconds.
- Write/Drive Fault. This indicates that during a WRITE/FORMAT command, a fault condition occurred. Refer to the disk drive specification for all possible conditions relating to this error.
- Of Drive Not Selected/Not Ready. This error occurs when the specified drive did not return the DRIVE SELECTED signal or the DRIVE READY signal. Reasons for this error vary from drive to drive, however, a common fault is the select configuration jumpers located on the drive. Absence of cartridge or medium inserted in a removable drive may also cause this error.
- No Track zero or Cylinder zero found. This indicates that during a RECALIBRATION (command or if retries are enabled) no Track or Cylinder zero was detected by the drive. This error occurs if the controller issued 5 steps more than the total number of cylinder as currently defined for this Logical Unit Number, and did not detect the TRACK ZERO or CYLINDER ZERO signal from the drive.
- 07 Multiple Drives Selected. This indicates that the controller detected multiple DRIVE SELECTED signals when it attempted to select the specified Logical Unit Number.
- OS Seek/Command in progress. This indicates that a seek or command is in progress. This error code is only returned in response to a TEST UNIT READY command. The controller will report this error for every TEST UNIT READY command issued until the seek or command has completed.
- Os Cartridge Changed. This indicates that the cartridge has been changed since the last access to the specified Logical Unit Number. This error code may only occur on Removable type drives.

TYPE 1 - ERROR CODE DESCRIPTION

10 ID CRC. This indicates that at least one ID field on the specified track has a CRC error. This error can only occur on a CHECK TRACK FORMAT command. If a CRC error was encountered on a READ or WRITE command, a RECORD NOT FOUND error will be reported. This is because there is no sure way to determine if the ID in error is the one the controller is searching for.

OMTI PC/AT Controller Series - Revision C - Appendix - Page A-3

- 11 Uncorrectable Data ECC. This indicates that a data ECC error was detected which was uncorrectable. The sector in error is NOT transferred to the HOST and the command is terminated without exhausting the block count. The data can be recovered by issuing the READ DATA BUFFER command provided that no other command requiring the data buffer has been issued.
- 12 ID Address Mark Not Found. This indicates that the controller was unable to detect any ADDRESS MARK signals from the selected Logical Unit Number.
- Data Address Mark Not Found. This indicates that the controller was able to locate the sector specified but was unable to locate the data address mark associated with it.
- 14 Record Not Found. This indicates that the controller was able to locate the correct cylinder and head numbers but was unable to locate the correct sector. An ID CRC error can also generate this error.
- 15 Seek. This indicates that a mis-compare of the cylinder and/or head occurred between the specified sector address and the actual sector address recorded on the track selected.
- Sequencer/DMA. This indicates that a sequencer/DMA overrun/underrun error occurred. These functions are internal to the controller and inform about a serious hardware failure.
- Write Protected. This indicates that during a WRITE/FORMAT command, the controller detected a WRITE PROTECTED signal from the selected Logical Unit Number.
- 18 Correctable ECC. This indicates that a READ command was issued with the DISABLE ECC bit SET and a correctable ECC was encountered. The corrected data will be transferred to the HOST; however, the command will be terminated exhausting the block count. A READ ECC BURST LENGTH command will specify the length of the ECC error. If the DISABLE ECC bit was cleared, the controller will automatically correct the data error and continue the command as if no data error had occurred.
- 19 Bad Track Encountered. This indicates that the specified track has previously been formatted with the BAD TRACK FLAG set in the ID field. It is not possible to access data on this track and the command will be terminated.
- 1A Illegal Interleave Factor. This indicates that a FORMAT/CHECK TRACK FORMAT command was issued with an INTERLEAVE FACTOR greater than the number of sectors on the track or during a CHECK TRACK FORMAT command, the recorded interleave factor did not match the INTERLEAVE FACTOR specified in the CDB.
- 1C Illegal Access To An Alternated Track/Unable To Read The Alternate Track Address. This indicates that a direct access to an alternate track was attempted or upon detecting the ALTERNATE and BAD TRACK flags both SET in an ID field the controller was unable to read the alternate track data specifying the destination cylinder.
- 1D Alternate of Bad Track Already Assigned. This indicates that the destination track of a FORMAT ALTERNATE TRACK command has previously been formatted as an alternate or bad destination. In order to use the specified track as an alternate destination, a FORMAT TRACK command must be issued.
- 1E No Alternate Track Found. This indicates that the controller was directed to an alternate track but did not find the ALTERNATE bit SET in the ID field.

OMTI PC/AT Controller Series - Revision C - Appendix - Page A-4

1F Illegal Alternate Track Address. This indicates that a FORMAT ALTERNATE TRACK command was issued with the source and destination sector addresses equal.

TYPE 2 - ERROR CODE DESCRIPTION

- 20 Invalid Command. This indicates that the controller decoded a command code that it does not support.
- 21 **Illegal Disk Address.** This indicates that the controller received a command with a Sector Address beyond the capacity of the drive. Check the number of cylinders, heads and sector size that the drive is configured for.
- 22 **Illegal Function for Drive Type.** This indicates that a Change Cartridge command (HEX 1B) was issued to a LUN assigned as a Fixed drive type.
- Volume Overflow. This indicates that after the commencement of a multiblock command, the end of volume was reached.

TYPE 3 - ERROR CODE DESCRIPTION

- 30 RAM error. This indicates that the controller detected a data error with its internal RAM buffer of 8K bytes.
- 31 EPROM Checksum/ Internal Diagnostic error. This indicates that a checksum error was detected in the EPROM or the controller detected a Data Error in this sequencer register file.

APPENDIX B

INTERLEAVE SCHEME

512 BYTE SECTORS - 17 SECTORS PER TRACK

			INTERLEAVE FACTOR											
			0/1	2	3	4	5	6	7	8				
				LC	GICA	LSECT	OR NU	MBERS	5					
P	S	0	0	0	0	0	0	0	0	0				
H	\mathbf{E}	1	1	2	3	4	5	6	7	8				
Y	C	2	2	4	6	8	10	12	14	16				
S	T	3	3	6	9	12	15	1	1	1				
I	О	4	4	8	12	16	1	7	8	9				
C	R	5	5	10	15	1	6	13	15	2				
A		6	6	12	1	5	11	2	2	10				
L		7	7	14	4	9	16	8	9	3				
		8	8	16	7	13	2	14	16	11				
		9	9	1	10	2	7	3	3	4				
		10	10	3	13	6	12	9	10	12				
		11	11	5	16	10	3	15	4	5				
		12	12	7	2	14	8	4	11	13				
		13	13	9	5	3	13	10	5	6				
		14	14	11	8	7	4	16	12	14				
		15	15	13	11	11	9	5	6	7				
		16	16	15	14	- 15	14	11	13	15				

1024 BYTE SECTORS - 9 SECTORS PER TRACK

Note: Interleave factor of zero will be set to one.

Interleave factors greater than one half the total number of sectors per track are not recommended.

ABBREVIATIONS/MNEMONICS

ACK

Acknowledge

ADDR

Address

AM

Address Mark

ATN

Attention

BIOS

Basic input/output System

BSY

Busy

C/D

Control Data

CDB

Command Descriptor Block

CRC

Cyclic Redundancy Check

CYL

Cylinder

DB

Data Bit

D LUN

Destination Logical Unit Number

DP

Data Parity

DRVR

Driver

ECC

Error Correction Code

EPROM

Eraseable Programmable Read only Memory

FDC

Flexible Disk Controller

HD

Head

ID

Identification

I/O

Input/Output

LSB

Least Significant Bit

LSTTL

Low-Power Schottky Transistor-Transistor Logic

LUN

Logical Unit Number

MFM

Modified Frequency Modulation

MHz

Megahertz

ns Nanosecond

NRZ Non-Return to Zero

PHY Physical

RAM Random Access Memory

RCVR Receiver

REQ Request

RST Reset

SEC Sector

SEL Select

S LUN Source Logical Unit Number

TPI Track Per Inch

TRK Track

TTL Transistor-Transistor Logic

us Microsecond

VCO Voltage Control Oscillator

VLSI Very Large Scale Integration

WSI Equivalent to: Reduced Write Current

XCVR Transceiver