

SPHERE

VOLUME V NUMBERS 4 and 5	May 1981	
A CARL STORY CONTROL OF STREET	EDITORS: Jeff	rey Brownstein
The second second	Roge	r J. Spott
A. September 1		
Put A 6809 in the SPHERE	Brownstein	Page 1
Convert CPU Board to 2708's	Brownstein	Page 2
Bank Select Your Proms	Brownstein	Page 4
The 6800/6809 Hardware	Brownstein	Page 6
The 6800/6809 Software	Parker	Page 9
Programma 2708 Artwork	Programma	Page 12
Ohip diagrams		Page 13
Programma Conversion	Programma	Page 14,
The Hardware Connection	Turmer	Page 16
Square Roots	Mo Beath	Page 17
The Sphere 1702A Board	Dixon	Page 18
Machine Sort for Basic	Spott	Page 26
Musical Tone Generation	<i>C</i> alley	Page 30
6809 Software Architecture	Mototola	Page 32
6809 Registers	Motorola	Page 33
6809 Indexed Addressing	Motorola L	Page 36
6809 Indexed Post Byte	Motorola	Page 37
6809 Instructions	Motorola	Page 38
요요요 그 중요요 하는데 이 중요 중요요요요요요요 하나를 하는 것 같아. 아니는 사람들이 없는데 하는데 하는데 하는데 하는데 하는데 하는데 하는데 하는데 하는데 하	요즘 그 맛이 하는 하는 하는 사람은 사람들이 살아가 되었다면서 살아갔다.	STATE OF THE STATE

PUT A 6809 IN YOUR SPHERE MICROCOMPUTER

Dear Sphere Users,

This article represents a very significant upgrade of the Sphere system. I have the conversion installed in mine and invite any of you to drop by when you are in the new york area. The MOD contains the following features:

One crystal controlled clock running both CPU chips.

Four to eight EPROM chips. Using 2708 or 2716 proms, four of them, are active during 6800 operation while the others overlay the memory space and work with the 6809. Thus the reset and interrupt vectors which reside in the highest address prom are appropriate for each.

Only one monitor is required because the 6809 can access the I/O in the V#N#3 standard when needed. The software interrupt is re-vectored. My implementation leaves even the software interrupt alone and uses the wait for interrupt code. As described in a previous newsletter, the NMI is activated in my scheme upon execution of the wait for interrupt opcode.

The GPU of choice is selected statically with a dip switch or on the fly using one PIA B side line. This line also controls which proms are active and halts the unused processor.

For ease of removal, the adaptor board plugs into the empty 6800 socket. The CPU board will operate with the 6800 back in place but crystal clock is then not used. The adaptor board contains both CPU chips (socketed), the crystal as well as a few 7400LS chips.

The piggy back prom board plugs into one of the 1702A sockets just like the programma board. In fact it is an enhanced version to allow two banks of prom. The plans for the programma board are presented here; there is no reason that this enhancement alone cannot be implemented (but without paying out any money) on a simple perfboard. If you do not wish to use the 6809 then alternate memory banks (though still useful) are not absolutely necessary.

are not absolutely necessary.

Besides the 6809 and some Eproms, the cost of this entire conversion is very small.

All of the features of the 6809 are supported including position independent code, multiple software interrupts, 16 bit instructions, hardware multiply, sync signal, etc. Note that the 6809E (which has an external clock and is reccommended for multiprocessing and multitasking) was not used. I could not find a supplier for the 6809E. The project could use the E version with some minor wiring changes.

Although not implemented yet, It should be possible to run the system at a fast clock rate while slowing down the CPU only during accesses to external memory. The 6809 has a memory ready line on it for this purpose. Certain mask numbers of the 6809 have different requirements for synchronising the memory ready with the system clock so I this has been left alone for now.

The first part of the conversion should be the construction of the prom piggyback board. Look over the Programma plans. An artwork sample for a PC board is included for those who would duplicate the Programma board exactly. With the plans in hand, I needed some time to figure out what was the best way to proceed. Make up your mind what type of proms you will use and where you would like them addressed. Look at the address table which is presented by Programma on the plans. Because of the peculiarities of I/O locations used by Sphere, you will see that although the 2716 will give far more memory available, the smaller 2708 will slightly better utilize the memory space around the I/O ports. Because I have other memory from DOOO-DFFF I chose the 2708 as did most of the people who bought the Programma boards.

The main feature of the decoding is the 74LS30 . I chose to place this in the spare socket of the cpu board. First I cut all traces going to all but pins seven and fourteen (the power and ground pins). If you are going to use the two memory banks you can use two 74LS30 chips mounted one on top of the other. All pins except one of the input lines are soldered together. The input pin of the top (piggyback) one is bent out. Now, the way these chips work, the proms (thru the 7442 of course) will only be selected when all of the inputs to the 74L530 are positive. Now you can see how I implemented two prom banks. The control line for the processors and proms will either be hi or lo. It is tied to one of the 74LS30 chips input directly and to the other thru an inverter. The result is that one and only one bank of prom can be selected at any one time. It is possible to test the circuit so far by placing a scope or logic probe on the output of the 74LS30's one at a time. Verify that as you control their inputs and address memory in their range, the output goes lo (briefly). At this point the whole system is still intact with the 1702A chips in place and it still runs fine.

I now piggybacked a 7442LS on top of the existing one on the CPU board. One output from one 74LS30 goes to one 74LS42 and the other to the other 7442. You are left with a whole bunch of outputs on each 7442LS: these will go to the chip select pins of the proms according to which addresses and which kind of proms you are using. I know that this whole business with piggybacking sounds messy. Put separate sockets if you wish. The Programma board carried the 74LS30 on it. I preferred it on the CPU card to test the bank selects before removing the 1702A proms.

Construct from a piece of perfboard a piece about 2" wide by 3.75" long. If you want to use all 8 Eproms, make the board four inches wide instead. If you are going all the way to the 6809 conversion, also cut a piece of perfboard 3.75" X 3.75" and put it aside.

At your local Radio Shack you will find the necessary number of 24 pin sockets as well as a single ended 24 pin dip jumper (which will plug into the empty E35 socket of the CPU board). Most of the lines of the E35 socket will easily furnish signals appropriate for the 2708 board. Ground, -5, 12 A8 and A9 will have to be drawn from the CPU board individually. The chip selects of all the 2708 proms will also have to be brought individually to the edge of your perf board. All of the other pins of your 2708 chips are to be tied together and then to the 24 pin dip jumper according to the charibelow.

Signal	1702A	(and ju	mper) pi	'n.		2708	oin :
A7	17					1	
A 6	18					2	
A5	19				•	3	
A4	20				4	<u>!</u>	

Signal	1702	A (and jumper) pin	2708.pin
A3	21		5
A2	1		6
A1	2		7
AO	3		8
D1	4	Note: some	9
D2	5	data sheets list	10
D3	6	data lines as	11
D4	7	DO to D7 while	13
D 5	8	others use D1 to D8.	14
D6	9	In either case the	15
D7	10	correct pin connects	16
D 8	11	are here.	17
VCO (+5 Va	lts) 13,1	5,22,23,12	


Now you must remember to get +12 volts to 2708 pin 19
-5 volts to 2708 pin 21
Ground to 2708 pin 12
A8(E13 pin 15) 2708 pin 23
A9(E13 pin 14) 2708 pin 22

Also remember that on the pin 20 (chip select) of each 2708 must go a lead from the correct 74LS42 and from the correct pin as shown in the table of configurations.

The theory of multiplexing the proms to allow 2 banks is as follows: We will use a PIA line to do the selecting. On top of the 74LS30 and 74LS42 chips (or next to them etc) we will connect duplicate chips. Programma mounted its 74LS30 on the conversion piggyback board but I put mine in the spare socket of the CPU board. According to Programma's circuit, the 74LSSS has pins 1,2 and 3 tied together. If any one of these pins were not tied to +5, no chip select could occur through that 74LS30 and its associated What I do is drive one of the 74LS30 's pin 1 with the CONTROL signal from the 6809 board. The other 74LS30 pin 1 is driven through an inverter. On my CPU board, E40 pin 5&6 was available and already had a 1K resistor (R17) tied to the resistor. This arrangement assures that if the CPU board is used without the 6809 piggy, the prom bank for the 6800 is the one that remains selected. Now it should be clear that one and only one bank of prom on the CPU board will be able to be selected at any time and that which one is dependent upon CONTROL line which is toggled by a PIA line. Control line also serves to select 6800 or 6809 processors. If we try to have only one bank of prom, it will be impossible to have the interrupt vectors and also the reset vector work correctly for each Also, the 6800 monitor will not execute when the 6809 is up. processor.


Study the Programma 2708 LOGIC LAYOUT diagram. After the CPU board back side jumpers are done, make certain that A13, VMA&Ø2, R?W, A14, A15, +5 and ground all get to the 74LS30 correctly. According to the programma decode chart, select your desired addresses for the proms. On my system E35 from the second 74LS42 goes for FC00 to FFFF in the 6809 mode and therefore hangs on pin seven of that second 7442. The pin 20(CS) of the prom is directly connected to pin seven of the extra 74LS42. My monitor for 6800 mode is connected with its CS ties to pin seven of the other 74LS42. Now the other two proms may be tied to any other combination of addresses on either 7442LS as desired. Although I have not physically added four more prom sockets yet, you should be able to see that there exists a potential of two banks with four 2708s in each. One bank will run when CONTROL is hi while the other bank will be active when CONTROL is lo.

The best thing about this arrangement is that when you are done it is easily tested. Do this before continuing to 6809s.



To test your prom 2708 setup merely insert a 2708 in each socket. If you blast one containing the V3N monitor, you first can set that one up as the highest address of the 6800 prom bank. Other proms may be then inserted in the other available sockets and their contents read with the debugger. Now connect +5volts to CONTROL line and the monitor should run perfectly in the highest address socket of the other bank. When all of this runs fine you are ready to go on to the 6809 adaptor. I believe that Warren Weimer has access to a few Programma piggyback PC boards (although I built mine from scratch). Whether the Programma board is used or not, you will still have to add one 74LS30 and one 74LS42 at least. Actually, I changed the original 7442 to a 74LS42 for good luck.

It is necessary next to procure a 12" 40 pin double ended jumper. This part may be obtained by mail from DigiKey or Jameco. On the square perboard lay out three 40 pin (female) sockets. My layout is as below:



At this point I recommend that the 6800 socket S2 and the cable socket S1 be wired together pin for pin except for the unused pins 35 and 38. We will use them to allow two signals to transverse distance between our CPU and adaptor board. 38 will carry CONTROL while 35 will take the E clock from the adaptor board to the new CLOCK SWITCH (more about that later). There is no reason that the following connections cannot be made to the 6809 socket at this time (do not install the 6809 yet though): ALL 8 DATA lines

ALL 16 ADDRESS lines R/W

RESET VCC

VSS


If you install the 6800 in the socket of the adapter board it had better work. At least if it doesn't you have just a problem for solution with an ohmmeter. When all is well, continue on next page.

Now the next consideration is the clock circuitry. The 6800 chip gets clock pulses into it; two phases yet! The 6809, on the other hand, puts out clock pulses on the E and Q lines and crystal controlled. A quartz crystal is divided down in frequency by four.

ARRRGH!!!!!

Here is a way to reconcile all of this: E45 is the Sphere clock generating chip. It has two sections. (SEE SCHEMATIC) the right side generates \$\psi2\$ and then triggers the left side which generates \$\psi1\$ and then triggers the right side again. If we could break this cozy little loop and feed the right half with the E clock from the 6809, all would run as before including the left side still generating \$\psi1\$ for the 6800. Memory refresh would occur exactly as before and there would be a smooth transition from processor to processor since the same clock would run everything.

Now let's do it. Bend up pins 12 and 13 of E45 so they are not in the socket. Mount a 4unit dip switch below E51. We will make provision for running the old clock in the event that the 6809 board is ever removed. Also note that a little capacitor and voltage divider was necessary to force the right side of E45 to have the right input swing. The circuit is below. When SW1 and SW2 are closed the old clock works. When these are open and SW3 and SW4 are closed the 6809 clock will run the system. By the way, the divider resistors and caps have been tested & run ok for frequencies between 500KHz. and 1MHz. Different values may be needed if you pass these limits.




While you are near E45 you might as well chang R13 (above E45) to 11K or less to enhance memory write operations. (see previous newsletters).

At his point the 6800 should still work while on the adapter board as long as SW1 and SW2 (see above) are closed. Now there are more

wiring changes to be made before the 6809 can be plugged into its socket. They are on the adapter board only.

- 1-Install crystal. The final project works well with a 4.000 MHz. quartz crystal. This allows both the 6800 and 6809 to run at their rated clock frequencies. I recommend that during debugging of this project, a lower frequency crystal be substituted. Why add complications? You know the system runs ok at 6 or 7 KHz. so a 3MHz crystal would be ideal at the beginning. I actually used a 2.0 MHz. one because it was all I could find around. The crystal is connected between pins 38 and 39 of the 6809 socket. You should run a 27 Pf. capacitor from each crystal lead to ground. Try to keep this wiring short as possible.
- 2-The 6809 E Clock. This is the same as the 6800 Ø2 clock. Run a wire from 6809 socket (S3) pin 34 to pin 35 of the dip cable connector socket. Volla! Cable connector socket is S1.
- 3-DMA BREQ of 6809. Run a line from 6800 S2 pin 39 (TSC) to the input of an inverter (74LSO4). The output of the gate goes to DMA BREQ of the 6809 S3 pin 33




 $4 - \overline{FIRQ}$ of the 6809

Just connect pin 4 of the 6809 to +5 thru a 1% resistor.


5- MREADY of the 6809


Just connect pin 36 of the 6809 to +5 thru a 1K resistor.

6_ VMA The old 6800 VMA is added and inverted with the 6809 BA to form the new system VMA. It works!!!



7-BA





Above is the circuit which, on the command from a PIA line, causes one, the other, or, during refresh, both of the processors to halt. A manual SPST switch is incorporated to allow easier troubleshooting and to provide a way for the machine to be locked into the 6809 mode if desired.

The software half of this project requires some RAM or ROM which is outside of the bank select areas. In other words, this program must always be on line. In my system it resides in some ROM at DOOO. Also, correct transfer vectors must be installed in the highest memory (FCOO-FFFF) ROM for each bank. The correct tables of jumps will be given later. The only requirement for the old V3N monitor rom is that the software interrupt be vectored to handle the transfer from 6800 to 6809. The idea is that upon encountering a 3F the interrupt handler routine does a few housekeeping things and then switches the PIA line thus switching processors. The registers of the 6800 are transferred to a stack from which the 6809 retrieves them.

Personally, I never cared for dedicating the software interrupt to the above use. Some few newsletters ago I described a way of hooking the BA line of the 6800 to the NMI line. Now upon receiving a WAI or in object code 3E, the essentially same thing happens as with a 3F. Most of us have no other use at this time for the NMI line or the wait for interrupt instruction anyway. If you do it with NMI, all of your old software will have the breakpoint available as before. Another way to solve the problem might be to vector the software interrupt to RAM and have that next jump in RAM set one way for breakpointing and another when using the 6809 processor.

```
-9-
                 THE SOFTWARE 6800/6809 SWAPPER . (a Bside wire will go from
                                                     your PIA pin 17 to.
              E'QU
                     F18B
  PIADATA
                                                     the new hardware)
                     F188
                                A side is only used as register to see if coli
  PIASTAT
              EQU
  PIADIR -
              EQU
                     F18A
  SP6800
                      0382
                                put it where you wish in RAM
              EQU
   SP 6809
                      CO5C
              EQU
                      0028
  STACK09
              EQU
   Vectors for 6800 Hi PROM FCOO-FFFF (contains v3N monitor).
  FFF8 0104
               IRQ
                       same as before
                       If you decide to shift processors with 3F then E932
         0100
               SWI
         E932
                       WAI (3E) causes NMI which jumps to SWAPPER routine
               NMI
         FCOO
               RESET
                       same as before
   Vectors for 6809 Hi PROM FCOO-FFFF (rest of prom available for user)
         FFF0
               RESERVED by MOTOROLA 0000
               E008 SWI 3
                             use for something else later
         FFF2
                             use for something else later
               E998 SWI 2
         FFF4
         FFF6
               E992 FIRQ
                             set like reset for now
         FFF8
               E992 IRQ
                             for now any of the SWI's will switch you to 6800
               E998 SWI 1
         FFFA
                             use for something later
         FFFC
               E992 NMI
               E992 RESET 09
         FFFE
                                          (must not reside in banked proms)
                    ACTUAL SWAP ROUTINE
                ORG E932
                               Is it cold start?
                                                   SWI COLD START
   7D F188
               TST PIASTAT
                               do not reset stack unless cold start
   26 08
                BNE GO
   CE CO1D
                               STACK 09-11
                LDXI
                               SP 6809
   FF CO5C
                STX
   6F 03
                CLRX, 3
                               SP 6800
                                                   SWI WARM START!
GO BF C382
                STS
   FE CO5C
                               SP 6809
               LDX
   32
                PULA
                               PULL DATA FROM
   A700
                STAX. 0
                                6800 STACK AND
   32
                PULA
                                STORE IT ON 6809
   A702
                STAAX, 2
   32
                PULA
                                STACK.
   A701
                STAAX, 1
   32
                PULA
   A704
                STAAX. 4
   32
                PULA
                STAAX, 5
   A705
   32
                PULA
   A70A
                STAAX, 10
   32
                PULA
   A70B
                STAAX, 11
   7F F18A
                CLR PIADIR
                                 SWAP PROCESSORS
   7F F18B
                CLR PIADATA
   86 FF
                LDA\#FF
                STAA PIADIR
   B7 F18A
                STAA PIADATA
   B7 F18B
   4F
                CLRA
                STAA PIADIR
   B7 F18A
                                             (do not try to omit this NOP)
                NOP
                                 WAIT HERE
   01
                                 SP 6809
   FE COSC
                LDX
                                 TRANSFER FORM 6809 STACK
   A 60B
                LDAAX, 11
                                 TO 6800 STACK
   36
                PSHA
   A 60A
                LDAAX, 10
   36
                PSHA
```

LDAAX, 5

LDAAX, 4

PSHA

A 605 36

A604

Swapper software continued.

PSHA

36

```
A 601
                   LDAAX, 1
      36 °
                   P S H A
      A602
                   LDAAX, 2
                   P SHA
      36
      A 600
                  ·LDAAX, O
      36
                   PSHA
      3B
                   RTI
                                   AND RETURN
                         INITIALIZE THE 6809 STACK and PULL EVERYTHING
RESET 09
          10FE
                          (this is 6809 code)
          CO5C
          35FF
                         SAME STACK POINTER AND SWAP PROCESSORS
SWI 1
          10FF
                            BACK TO
                                     6800
          CO5C
          86 FF
          B7 F188
                             (this is 6809 code)
          7F F18B
          7F F18A
                         Do not try to eliminate the NOP
          12 3B
```

Actual address of RESET 09 was E992 Actual address of SWI 1 was E998

Notes: Besides getting the correct vectors into each prom, the software is relatively short but do not be deceived by its apparent simplicity. Be careful if you try to rewrite it. It is possible to cut two thirds of it away by coding the largest part in 6809 instead of 6800 but we have not debugged this yet. Except for the prom vectors, the thing may be debugged and played with in RAM. The prom vectors may also be vectored to ram where you can modify them if you want to pay play around.

There is a need for the swapper program to reside outside of the banked proms. I had a 2708 2716 from E800-EFFF so I put it in that. Here is another possibility: Once you have 2708's in the Programma or home brew piggyback, the prom on your SIM will be unplugged. The routines will (should) be in the prom which now is at E20. What to do with that empty socket?? It might be possible, after re-addressing the socket slightly, to try to find one of your 1702A proms which will rum ok at 1MHz. This is easy to try (and nevermind what is in the prom). Unplug your 2708 at E20 and stick each prospective 1702A into the prom socket on the sim board. You might hit it lucky. I could but in your 1702A with the swapper code. If none of the 1702a's will work, you could put a 2708 in and rewire the socket as well as the addressing circuitry. Of course, you could keep the swapper stuff all in RAM if desired or you could experiment by trying to divide it up and put it in the banked proms (good luck).

Gentlemen, this entire thing works very well. I could build another prototype very quickly though it took literally hundreds of hours to get the first one up. Nothing ever works right the first time for me. Please forgive my writing style as I really have not got time to rewrite this article over. I will help anyone who decides to go

JAI

On the previous page I suggested that the unused 1702A socket on your SIM board might be an easy place to put the SWAPPER routines. Well, I just tried it out. Sure enough, the first junky old surplus 1702A worked fine. It executed perfectly in my system with the 1MHz. crystal clock. That is not to say that every 1702A will work but I bet that most will. According to where you have unused space in the memory map, a few jumpers could re-address that sim board prom socket!

I never gave you a test program to run 6800/6809 so here's one.

3E Wait for interrupt. If you utilized software interrupt then this byte will be 3F instead.
6809 routine

3F go back to 6800

0200 BD FO4A GA A Character
0203 3E use WAI to goto 6809
0204 4C Acc. A is incremented by the 6809
0205 3F goback to 6800
0206 bd FCBC output the character
0209 7E 0200 LOOP

This little test routine will print out the ASCII character which is one greater than the one typed in by the keyboard.

P.S. The absolute cheapest way to go 6809 is to buy a PERCOM adapter board for 39 dollars. Use the clock circuit to feed the E clock of the 6809 into your 8602 circuit just as I did for this conversion (capacitor and voltage divider and all). Now select 4 1702a proms whichm will work a 1MHz. and put a monitor into them (ours but written in 6809 code or PSYMON) Psymon comes as a listing with your Percom kit. I bought the Percom kit because it was the only place that I could find a 6809! Board is left over! Of course the thing is 6809 only unless you want to pull the cpu out of its socket and switch back and forth every time. No thanks!

HELP111111111


Hey! we need an assembler for the 6809 badly. Probably we could modify a 6800 assembler but we need a good algorithm for the "post byte" which the 6809 uses.


Motorola makes an editor and assembler on cassette for their MEK6809D4B kit (sort of like the old D2 kit.).


The part number of the cassette is: MEK6809AC


When the local Motorola office heard that I am not with any big company, they would not help me.


PROGRAMMA PIGGYBACK BOARD ARTWORK













5420/7420(J),(N); 54H20/74H20(J),(N); 54L20/74L20(J),(N); 54LS20/74LS20(J),(N),(W); 74S20(N)




7421 LS




6411/7411(J), (N): 64H11/74H11(J), (N): 64L11/74L11(J), (N), (W): 64L511/74L511(J), (N), (W): 74S11(N)


LS 7411



5404/7404(J), (N); 54H04/74H04(J), (N); 54L04/74L04(J), (N), 54LS04/74LS04(J), (N), (W); 74804(N)


LS 7404 (+7405.





The Hardware Connection

by Hugh Turner



24 PIN MEMORY EPROMS, PROMS & RAMS

DEVICE	TYPE	MANUF	SIZE	PIN 18	PIN 19	PIN 20	PIN 21
2708	EPROM	TI	1K x 8	PROG	+12V	CS*(PE)	-5V
2508	EPROM	TI	1K x 8	PD/PROG	NC	cs*	Vpp
2758	EPROM	TI	1K x 8	PD/PROG	AR	cs* ·	Vpp
3628	PROM	INTEL	1K x 8	CS4	cs3	CS2*	CS1*/PROG
4801	RAM	MOSTEK	1K x 8	CS*	NC	OE*	WE*
4118	RAM	MOSTEK	1K x 8	CS*	L*	OE*	WE*
4008	RAM	TI	1K x 8	.cs*	AR	OE*	WE*
2716	EPROM	INTEL	2K x 8	CS*/PROG	+12V	A10	-5V
2516/2716	EPROM	TI	2K x 8	CS*/PROG	A10	OE*	Vpp
3636	PROM	INTEL	2K x 8	CS3	CS2	CS1*/PROG	A10
4802/4016	RAM	MOS/TI	2K x 8	cs*	A10	OE*	WE*
2732	EPROM	INTEL	4K x 8	CS*	A10	OE*/PROG	All
2532	EPROM	TI	4K x 8	A11	A10	PD/PROG	Vpp
4732	PROM	TI	4K × 8	A11	A10	cs	CS*/PROG
4764	PROM	TI	8K x 8	All	A10	S*/PROG	A12

This is the first in a series of articles which I hope you will find useful if you do any building or designing. These data sheets can be copied or cut out and kept in a reference notebook.

Memory devices using 24 pins only have 4 pins which are used to define the device, the rest of these pins are all the same.

Please feel free to contact me if you have any hardware data yo would like to see in this collection. I can be reached at 276-1638.

CS*/S* = Chip Select (Low)
OE* = Output Enable (Low)
WE* = Write Enable (Low)
PD = Power Down

PROG/(PE) = Program Enable Vpp = +25V (Program Voltage)

L* = LATCH (LOW)

AR = Array: If True Output VIO

If False Output VI1

EDN Software Note #55

6800 routine extracts square roots

Mike McBeath

Microface, Torrance, CA

The algorithm shown in the figure determines a 16-bit square root for any number up to 64k in essentially the time required for a 6800 μ P to divide once. In the worst case, that time equals 514 CPU

clock cycles.

The routine stores the original number in HIBYTE and LOBYTE, then successively interpolates the square root two bits at a time. It begins with the number's two most significant digits and works its way down to the two least significant bits on its eighth and final loop. Accumulator A contains the running estimate, which after the last iteration represents the number's exact square root.


	.NAH	_SQRT
HIBYTE	RMB	1
LOBYTE	RhB	1
DEVISE	RhB	_1
COUNT	RHB	1
	ORG	\$1000
SQRT	-LDA-A-	8
	STA A	COUNT
	CLR A	
	CLR_B	
SQRT1	ROL	LOBYTE
	ROL	HIBYTE
-	ROLB	
	ROL	LOBYTE
	ROL	HIBYTE
	RULB	
	ASL A	
•	STA A	DEVISE
-	ASI	_DEVISE_
	CHP B	DEVISE
	BLS	SORT2
	INC A	
	INC	DEVISE
	SUB B	DEVISE
	LOBYTE DEVISE COUNT SQRT	HIBYTE RMB LOBYTE RMB DEVISR RMB ORG SORT LDA A CLR A CLR A CLR B SORTI ROL

1027 2E DD 1029 3F	RT2 DEC COUNT BGY SQRT1 SVI
NO ERROR(S)	
SYMBOL TABLE:	. **
COUNT 0003	DEVISE 0002
SGRT 1000	SQRT1 1006
HIBYTE 0000	LOBYTE COOL
SQRT2 1024	

Interpolating two bits at a time, this routine calculates a 16-bit number's square root in no more than 514 CPU clock cycles.

SPHERE READ ONLY MEMORY BOARD

The SPHERE ROM/1 board is designed to provide up to 4K of read only memory program space using the commonly available 1702 PROM. The addressing on the board is fully selectable on IK boundaries by the user. All four banks must be either address strapped or grounded - no banks' address select logic may be left open. If the addressing on your board will change frequently a 14 pin DIP socket may be installed at J1-J4 and 2 inch wire-wrap type wires in the adjoining connecting holes. These wires may then be pushed into the correct hole of J1-J4



To select an address, jumper each connection hole to the appropriate address selection hole. To make a 'don't care' bit (either on or off will do) leave the jumper wire from the connection hole open (no connection). It is for this reason that unused banks must be strapped down.

To select 1000 as the starting address of bank 1 (U13 1000, U12 1100, U11 1200,

U10 1300) connect

15 to address inverted, pin 1 of J1 14 to address inverted, pin 2 of Jl

13 to address inverted, pin 3 of Jl

12 to address true, pin 11 of J1

11 to address inverted, pin 5 of J1

10 to address inverted, pin 6 of Jl

To select DCOO as the starting address of bank 3 (U25 DCOO, U24 DDOO, U23 DEOO,

U22 DF00) connect

15 to address true, pin 14 of J3

14 to address true, pin 13 of J3

13 to address inverted, pin 3 of J3

12 to address true, pin 11 of J3

11 to address true, pin 10 of J3

10 to address true, pin 9 of J3

To strap a bank of ROM off, connect any (at least one) connection hole to a ground, available feed-throughs near pin 7 of U9, U15, and U21.


In selecting addresses, remember that below 1000 is dedicated to RAM and above E000 are I/O devices and system ROM's.


Good programming to you all.


Ernie Dixon


Ernest L


SPHERE Corporation














PARTS	POR	ROW/I	EHD	PCB	ASSY	

#	QTY	TYPE	DESCRIPTION L	O-
	2	7404	IC HEX INVERTER	טו,טב
. 2	2	7408	10 QUAD, AND	U3,U4
3		7420	1C DUAL, NAND	05
4	4	7430	CNAN ANI-8 21	U9, UIS, UZI, UZ7
5	4	7442	1c 4-10 DECEDER	N8 , N14 , U20 , U26
6	2	DM8097	IC HEX BUS DRIVER	UG,U7
7	16	1702A	IC SZEXE PROM	U(10-13), U(16-19), U(22-25), U(23-3)
8	4	[N400]	500 RECTIFIER DIODE	D1, D2, D3, D4
9	2	33µF/20V	CAPACITOR, ELECTROLYT	IC C4,C5
10	lo	0-1 pt/50v	CAPACITOR, CERAMIC	c1,c2,c3,c(6-12)
	24	4.7 K, +w,10	% RESISTOR, CARBON CON	NP RÍ-24)
12	4,4	14-pin sock	ets (DIP)	X1, X2, X3, X6, (31, 12, 13, 14)
13		ROWI EHD	PCB	
14	16	24-pm DIP	sockets	U(10-13), U(16-19), U(22-25), U(23-5)

UNDERLINED ITEMS NOT SUPPLIED

The Sort Routine

CAN Be

The Basic interpreter is equipped with an alphabetic sort command which should prove useful in business applications. One can sort 250 names in ten seconds. Full 16 bit arithmetic is used so you could theoretically sort 64,000 one bit strings.

The command name is SORT

You must dimension your array on the first line of the program. To sort 100 items te: 10 DIM A\$(100)

The default string length is 32 bytes. Do not declare string= if you plan to use less than 32 bytes. You must use STRING= if you plan to use longer strings (max 128 bytes)

Jeff's Sort Enhancement

DE 22 Save STRAR DF FE GET BASIC POINTER DE 2C READ VARIABLE OFF LINE BD 0609 POINT TO LOCATION WHICH DE 42 HOLDS LOCATION IN 09 TABLE 09 GET LOCATION in X EE 00 PUT IN 22 DF 22 BD ROGER'S SORT DE FERESTORE ORIGINAL 22 DF 22 EXIT 39


Comments about the sort: I tried Roger's sort out and found that it worked ast and well. Basic limited the number of strings that could be sorted at once to 256. To make the sorting better and to permit other arrays to be sorted in the same program, I wrote a mod of the thing. With my addition, you call your array as follows: SORT A\$(1). You can have many arrays sorted; call them by their first member! The DIM does not any longer have to be on the first line of the program.

	A. A. A. A.					
2 3	0000			NAM OPT	SMSORT-ROC	GER J. SPOTT APRIL 1981
3 4			* * SHELL-	METZNEF	R SORT FOR	CSS BASIC
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	0000 0000 0000 0000 0000 0000 0000 0000 0000		* MDATA KDATA JDATA IDATA IDATA LDATA SADDI SADDL STPTR STRST CNTR ATEMP STRLN STRAR ARA DIVIDE MULTY *	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	X/BO/ X/B2/ X/B4/ X/B6/ X/B8/ X/BC/ X/BE/ X/C0/ X/C2/ X/C4/ X/22/ X/46/ X/FFAF/ X/FF93/	
23 24 .			* SHELL- *	METZNEF	R SORT FOR	CSS BASIC
25 4R 26 9 27 11 28 13 29 16 30 19 31 23 32 26 33 30 34 34 35 39 36 44 37 48 37 48 38 52 39 54 40 60 41 64 42 67 43 70	0000 DE 0004 5F 0005 0C 0006 96 0008 9B 000A 97 000C D9 000E D7 0010 DE 0012 A6 0014 E6 0014 97 0018 D7 0021 96 0023 D6 0025 BB 0028 97 0021 7D 0025 D6 0025 D6 0026 D7 0027 0028 D7 0028 D7 0038 DF 0038 DF 0038 DF 0038 DF 0038 DF 0038 DE 0038 DF 0038 DE 0038 DF	46 23 C1 22 C0 22 O2 O3 B1 B0 O2 O006 O7 B1 B0 FFAF B1 B0 O0B0 OA O0B1 O5 C4 O6 O2 O3 B1 B0 O0B0 OB1 OB1 OB1 OB1 OB1 OB1 OB1 OB1 OB1 OB1	GETK	LDXXB CLCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	ARA ATEMP STRAR+1 STRAR+1 STRAR STRAR O2, X MDATA MDATA #2 ARA ARA+1 MDATA BIVIDE MDATA MDATA MDATA GETK ATEMP ARA STRAR O2, X MDATA+1 MDATA MDATA GETK ATEMP ARA STRAR O2, X MDATA+1 MDATA JDATA MDATA MDATA MDATA JDATA JDATA	GET STRING LENGTH ADD IT TO START LOC. STORE LSB ADD WITH CARRY STORE MSB GET NUMBER OF ENTRIES (N) DIVIDE M BY 2 DOES M=0? NO.GO ON FOR K=N-M GET K SUBTRACT M

SMSORT	r-ROGER	J. SPO	TT APRIL	[7/5/1	28-	and a second	
.65 .66	66 C)053 DE 1	В4	P0S2	LDX STX	JDATA '	LET I=J
67	75 0	0057 20 3	62	mmm T 1	BRA BRA	POS3 POS1	
68 69)059 20)05B 96	BF (001A) B1	POSI1 POS3	LDAA	MDATA+1	
70	6 0	005D D6	BO		LDAB CLC	MDATA	GET M
71 72	11 (005F.OC 0060 9B			ADDA	IDATA+1	ADD IT TO I
73	14	0062 D9 0064 97			ADCB STAA	IDATA LDATA+1	STORE IT IN L
74 75	22 (0066 D7	B8		STAB	LDATA STRLN	COMPUT ADDR.FOR L STR.
76		0068 96 006A 97			LDAA STAA	ARA+1	Common
77 78	32	0060.96	Bà	•	LDAA	LDATA+1	
79	35	006E D6			LDAB JSR	LDATA	
80 81		0070 BD 0073 90			SUBA	STRLN	
82	49	0075 C2			SBCB CLC	#00	
83 94		0077 OC 0078 9B	C:1		ADDA	STRST+1	
.84 85	58	007A 97	BD		STAA	SADDL+1 STRST	
86		007C D9			ADCB STAB	SADDL	
87 88	68	0080 96	46		LDAA	STRLN ARA	COMPUT ADDR.FOR I STRING
89	• •	0082 7F 0085 97			CLR STAA	ARA+1	
90 91	78 81	0087 96	B7		LDAA	IDATA+1	
92	84	0089 D6 008B BD			LDAB JSR	IDATA MULTY	
93 	93 * 96	008E 80			SUBA	STRLN	
0 95	98	0090 C2	೦೦		SBCB CLC	#00	
96	100 103	0092 OC 0093 9B			ADDA	STRST+1	
98	107	0095-97	BB		STAA	SADDI+1 STRST	
	110	0097 D9 0099 D7			STAB	SADDI	
	118	009B 20	17	pro. pro. pro. pr	BRA CLRB	COMP	
102 103	2R 4	009D 5F 009E 86		POS4	LDAA		
103		00A0 9B	8 B5		ADDA		
105		00A2 D9	P4		ADCB STAA		
106 107		00A6 D7	7 B4		STAB		
108		00A8 D1	. B2 ? AD (0059	Y	CMPB BHI	KDATA POSI1	
109 110		00AC 91	B3		CMPA		
111	7	00AE 22	2 A9 (0059		BHI BRA	POSI1 POS2	
112 113		00B0 20			BRA	POSS	
114	3R	00B4 D6	46	COMP	LDAB	STRLN SADDL	COUNTER STRING LENGTH ADDR. OF L INTO INDEX RE3
115 116		00B6 DE			STS	STPTR	SAVE STACK ADDRESS OF I INTO STACK
117	16	00BA 98	E BA		LDS DES	SADDI	POSITION STACK
118		00BC 34		NEXT	PULA		GET FIRST CHAR. OF STRING COMPARE TO 1ST IN IND.RES
120	29	OOBE A	1 00		CMPA BNE	TEST	FIND OUT WHICH IS BIGGER
121		0000 2/ 0002 5/			DECE		TEST NEXT CHARACTER
123		0003 2	7 05		BEQ	RESTR	END OF STRING
124	4 4R	0005 0	8 0 F5 (00B)	5)	INX	NEXT	
125 126		0008 2	2 04	TEST	BHI	EXCH	IDL SWITCH PLACES
12				RESTR	LDS	STPTR	NO SWITCH

SORT CONTO

129 130 131 132 133 134 135	3R 7 11 15 19 23	00CE 96 46 00D0 97 C2 00D2 DE BA 00D4 9E BC 00D6 34 00D7 32 00D8 E6 00	ST LI LI DE PULL PL LI	OS SADDL ES ULA DAB OO,X	GET STRING LENGTH PUT INTO COUNTER 1ST STRING ADDRESS (I) 2ND STRING ADDRESS(L) GET 1ST CHARACTER INTO A 2ND CHARACTER INTO B
136 137	34 38	OODA A7 OO OODC OS	S I	ΓΑΑ (005 X)	PUT A WHERE B CAME FROM.
138	42	00DD 37		NA SHB	MOVE INDEX POINTER PUT B WHERE A CAME FROM
139	46	00DE 31	IN	'	MOVE STACK POINTER
140	52	OODF 7A OOC2	DE		tion a resistant of the Till I for Till I for I'm I for
141	56	00E2 26 F3 (00D7)			NOT DONE YET
142	4R	OOE4 9E BE	LI		RESET STACK
143	7	00E6 96 B7	LI	DAA IDATA+1	•
144	10	00E8 D6 B6	LI	DAB IDATA	
145	13	OOEA DI BO		1FB MDATA	
146	17	00EC 22 06	BH		
147	21	00EE 27 02	BE		
148	25	00F0 20 AB (009D)			
149	ЗR	00F2 91 B1		1PA MDATA+1	•
150	7	00F4 22 04	BH		•
151	11	OOF6 27 BA (OOB2)			
152	15	OOFS 20 A3 (009D)			
153	2R	OOFA OC	SUB CL		
154	5	OOFB 90 B1		JBA MDATA+1	
155	8	OOFD D2 BO		BCB MDATA	
156	12	OOFF D7 B6	ST		
157	16	0101 97 B7		AA IDATA+1	
158	20	0103 20 AD (00B2)			
159		0105	EN	Ш	



use schmidt trigger 746514 or 746513.

THIS PROGRAM WILL PROVIDE A PITCH AT LINE & FROM THE PIA WHICH CORRESPONDS TO THE KEY PUSHED, ANY KEY OF THE MIDDLE ROW. IF I REMEMBER CORRECTLY, "A" (the key) GIVES A FAIRLY LOW MUSICAL "C", S GIVES C#, D GIVES THE NOTE D, F GIVES D#, ETC. THEY ARE ALL USED UP INDLUDING THE VERTICAL LINE, BUT NOT DELETE.

```
2000
         B6 LDA A $FØ43
 R2ØB2G
    2003
           84 AND A #SFB
 >
    2005
           B7 STA A $FØ43
                                   . . C
    2008
           86 LDA A #$Ø1
    200A
           B7 STA A %FØ42
                                 . • • B
           B6 LDA A : FØ43
    200D
    2010
           8A ORA A #$Ø4
                                   • •
    2012
           B7 STA A $FØ43
                                  .. C To here, initialize PIA
           F6 LDA B ;FØ41
                                 .. A key test ( should say, key down test)
 >
    2015
>
    2018
           C5 BIT B #$40
                                    . @
>
    201A
           27 BEQ
                     $F9
                              2015 '.
>
    201C
           F6 LDA B $FØ40
                                  .. 2 Load from PIA which key was pressed
    201F
           D7 STA B $CØ
    2021
           20 BRA
                     $02
                             2025 ..
>
    2023
           20 BRA
                     $FØ
                             2015 .. (island)
>
    2025
           C1 CMP B #$7C
                                       (Is it the rightmost key-vertical line)
    2027
           26 BNE
                     $05
                             202E &.
    2029
           CE LDX
                                  ..F Yes? LDX 46
                     #$0046
>
    202C
           20 BRA
                     $6E
                             209C .. And go to tone generator
    202E
           C1 CMP B #$7E
                                   •• Is it tilda?
           26 BN E
>
    2030
                     $05
                             2037 &.
>
    2032
           CE LDX
                                  ...J if so, LDX w/ 4A
                     #$004A
>
    2035
           20 BRA
                             209C ..
                     $65
                                         and go to tone generator
>
    2037
           CI CMP B #$3A
                                   • :
                                        Colon
>
    2039
           26 BNE
                     $Ø5
                             2040 &.
. >
   203B
          CE LDX
                     #$004F
                                  • • 0
                                        LDX w/ 4F ( the higher the #, the longer it takes
    203E
           20 BRA
                             209C .\
                     $ 5C
                                             to count down, so the lower the pitch)
   2040
          C1 CMP B #23B
                                   .;
>
   2042
                             2049 &.
          26 BNE
                     $05
   2044
          CE LDX
                     #$0054
                                  • • T
>
   2047
          20 BRA
                             209C .S
                     $53
>
   2049
          C1 CMP B #$4C
                                   • L
   204B
          26 BNE
                     $05
                             2052 &.
                                       (G#)
   204D
          CE LDX
                     #$0059
                                  • • Y
   2050
          20 BRA
                     $4A
                             209C .J.
   2052
          CI CMP B #$4B
                                   • K
>
   2054
          26 ENE
                     $05
                             205B &.
   2056
          CE LDX
                     #$005F
                                       (G)
   2059
                             209C .A
          20 BRA
                     $41
   205B
          CI CMP B #$4A
                                   • J
   205D
          26
              BNE
                      $05
                              2064 &.
>
   205F
          CE LDX
                     *$0064
   2062
          20 BRA
                     $38
                             209C .8
          C1 CMP B #$48
   2064
                                   • H
   2066
          26 BNE
                     $05
                             206D &.
   2068
          CE LDX
                     #$006A
   206B
          20 BRA
                     $2F
                             209C ./
          C1 CMP B #$47
   206D
                                   • G
>
   206F
          26 BNE
                     $05
                             2076 &.
   2071
          CE LDX
                     #$0071
   2074
          20 BRA
                     : 26
                             209C .&
   2076
          C1 CMP B #$46
                                   • F
   2078
          26 BN E
                     $05
                             207F &.
```

207A

CE LDX

#\$0077


Musical Tone Generator

```
207D
          20 BRA
                     $1D
                             209C ..
   207F
          C1 CMP B #$44
                                   • D
   2081
          26 BNE
                     SØ5
                             2088 &.
   2083
          CE LDX
                     #$0080
   2086
          20 BRA
                     $14
                             209C
   2088
          C1 CMP B #$41
   208A
          26 BNE
                     $05
   208C
          CE LDX
                     #$0090
   208F
          20 BRA
                     $0B
                             209C
>
   2091
          CI CMP B #$53
   2093
          S6 BNE
                    $05
                            209A &.
   2095
          CE LDX
                    #$0089
   2098
          20 BRA
                    $02
                            209C ..
   209A
          20 BRA
                    $87
                            2023 ..
   209C
          DF STX
                    SC1
                                     Begin the tone generator - store the starting no.
   209 E
         DE LDX
                    SCI
  20A0
         B7 STA A %F042
                                       Store A in the PIA - output
  20A3
         Ø9 DEX
                                       DEC X
  20A4
         26 BNE
                    $FD
                            20A3 &.
  20A6
         88 EOR A #$@1
                                       If A were high, go low, if low, go high; switches
  8A0S
         F6 LDA B %FØ40
                                            to form square wave output.
  20AB
         DI CMP B SCØ
  CAGS
         27 BEQ
                    $EF
                            209E .
  20AF
         7E JMP
                   1201C
```

```
B6 F0 43 84 FB B7 F0 43 86 01
                              B7 FØ 42 B6 FØ
8A 04 B7 F0 43 F6 F0 41 C5 40 27 F9 F6 F0 40 D7
CØ 20 02 20 FØ C1 7C 26 05 CE 00 46 20
                                       6E C1 7E
26 05 CE 00 4A 20 65 C1 3A 26
                              05 CE 00
C1 3B 26 Ø5 CE ØØ 54 20 53 C1
                              4C 26
                                    05 CE 00
20 4A C1 6B 26 05 CE 00 5F
                           20
                              41 C1
                                    4A
                                       26 05
00 64 20 38 C1 48 26 05 CE 00
                              6A 2Ø 2F
Ø5 CE ØØ 71 2Ø 26 C1
                     46 26 Ø5 CE ØØ 77
                                       20 ID C1
44 26 05 CE 00 80 20 14 C1 41
                              26 05 CE 00 90 20
ØB C1 53 26 05 CE 00 89 20 02 20 87 DF C1 DE C1
B7 F0 52
         09 26 FD 83 01 F6 F0 40 D1 C0 27 EF 7E
20 IC 00
```

3.0 SOFTWARE ARCHITECTURE

3.1 6809 PROGRAMMING MODEL
The 6809 contains four 8-bit registers and five 16-bit registers which are visible to the programmer:



The Double-Accumulator D consits of the two 8-bit accumulators concatenated A:B. The A-register is the MS byte of the pair while the B-register is the LS byte.

3.1.1 Accumulators (A, B & D)

The A and B registers are general purpose accumulators used for arithmetic calculations and data manipulation. With the exception of ABX, DAA and 16-bit operations, the two accumulators are completely interchangeable. In the catenated form the A-register is the MS byte of the pair thru forming the 16-bit Double Accumulator, or D-register.

3.1.2 Direct Page Register (DP)

The Direct Page register defines the MS byte to be used in the direct mode of addressing; the DP is catenated with the byte following the direct-mode op code to form a 16-bit effective address. The DP will be initialized to \$00 by $\overline{\text{RESET}}$ for 6800 compatibility.

3.1.3 Condition Code Register (CC)

The Condition Code register defines the state of the processor flags at any given time. The bits in the CC are:

B7	В6	B 5	B4	B3	B2	B1	B 0
E	F	H	I	N	Z	٧	C.

Bit 5 and bits 3-0 are set as the result of instructions that manipulate data; for details, see condition code section for each instruction.

3.1.4 Index Register (X, Y)

The index registers are used in indexed mode addressing. They provide a 16-bit address to be added to an optional offset (of up to 16-bits) for indexed instructions; the result of the addition is the effective address of the instruction. For more details see the section on addressing modes. The X and Y registers are essentially equivalent in usage and support the same instructions. Because automatic pre-increment and post-decrement options are available on indexed-mode operations, these registers may be used to easily implement software stacks, queues, and buffers.

3.1.5 Stack Pointers (U , S)

The stack pointer registers contain addresses that point to the top of a push-down/pop-up stack. and machine state can be pushed onto the stack (stored at the next memory address to that "pointed" to by the U or S) or pulled from the stack in a last-in first-out manner. Pushes decrement the stack pointer before the data is stored while pulls increment the stack pointer after the data is recovered; the stack pointers point at the last byte placed on the stack. The S is used by the hardware to automatically store subset or entire machine states during subroutines and interrupts. The User Stack (U) is controlled exclusively by the programmer and can be used to pass arguments to and from subroutines. Both the U and S have the same indexed-mode addressing capabilities as

3.1.5 (Continued)

the X and Y index registers; the stack pointers are enhanced index registers (although the operation as LEA is slightly different on the stack registers). This allows the 6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages.

3.1.6 Program Counter (PC)

The PC is used by the hardware to point to the next instruction to be executed by the processor. Limited indexed-mode addressing is available on the PC (i.e., auto-increment/decrement is not available). For notational convenience the description of each instruction assumes that the program counter points one location past the last byte of the op code, as it would after decoding the instruction. As additional bytes are used by the instruction the PC always points to the next unused byte.

EXAMPLE: The branch instructions are available in either short or long forms; in general the short form takes a one-byte opcode, while the long form takes two bytes. After decoding the opcode, the PC points at either a one- (short branch) or two-byte (long) immediate value, which is taken into the machine for addition to the PC. If the branch is not taken, the addition never happens and the PC remains pointing to the next instruction. Indexed-mode instructions also have variable length fields.

6809	INDEXE	D ADD	RESSING
-		1	111010557

		Non	1 - INDI		Т	IN	DIRECT		
TYPE	FORMS	SOURCE	POST- BYTE	ζ÷	+ #£	SOURCE	POST- BYTE	۲	+ + +
CONSTANT OFFSET	NO OFFSET	, R	1RR00100	0	0	•	IRR10100		0
FROM R	5-BIT OFFSET	h,R	ORRAMAN	١	0	defa	٥+ ٢١١١	8 - 6	,+
	8-BIT OFFSET	n, R	IRR01000	1	ı	[n, R]	IRR11000	4	1
	16-BIT OFFSET	n,R	1RR0 1001	4	2	[n,R]	IRR11001	7	2
ACCUMULATOR	A- REGISTER OFFSET	A,R	1RR00110	1	0	[A,R]	1RR10110	4	0
OFFSET FROM R	B- REGISTER OFFSET	B,R	IRR00101	1	0	[B,R]	IRRIOIOI	4	0
	D-REGISTER OFFSET	D, R	IRR01011	4	0	[D,R]	IRRIIOII	7	0
AUTO - INCREMENT/	INCREMENT BY I	,R+	IRR00000	2	0	not	allowed)	
- DECREMENT R	INCREMENT BY 2	1R++	IRR0 0001	3	0	[7 R++]	1 RR10001	6	0
	DECREMENT BY	,-R	1RR0 0010	2	0	not	allow	9	
	DECREMENT BY 2	,R	IRRO 0011	3	0	[,R]	IRRIOOII	6	0
CONSTANT OFFSET	8-BIT OFFSET	n, PCR	1XX01100	1	1	[h, PCR]	1X×11100	4	1
FROM PC	IG-BIT OFFSET	n, PCR	1XX 0 1101	5	2	[n, PCR]	1XX 1101	8	2.
EXTENDED		USE	non -ind	e x e	Ą	[n]	10011111	5	2

Figure 4: Indexed Addressing Modes. All instructions with indexed addressing have a base size and number of cycles. The thing and the columns indicate the number of additional cycles and bytes for the particular variation. The post byte opcode is the byte that immediately follows the normal opcode.

3.12 INDEXED-MODE POST-BYTE

POST BYTE REGISTER

BIT ASSIGNMENTS

	POST	-BY	ΓE RI	EGIS	TER	BIT		INDEXED ADDRESSING
7	6	5	4	3	2	1	0	MODE
1	χ	Х	Х	0	0	0	1	,R++
1	X	Х	0	0	0	0	0	, R+
1	Х	Х	0	0	0	1	0	, – R
1	Х	Χ	Х	0	0	1	1	,R
1	Х	Х	Х	0	1	0	0	EA=(R ± 0 OFFSET)
1	Х	Χ	Х	0	1	0	1	EA=(R ± ACCB OFFSET)
1	Х	χ	Х	1	0	0	0	EA=(R±7BIT OFFSET)
1	Х	χ	χ	- 1	0	0	1	EA=(R±15BIT OFFSET)
1	Х	Х	Х	1	1	0	0	EA=(PC±7BIT OFFSET)
1	X	Х	Х	1	1	0	1	EA=(PC±15BIT OFFSET)
0	Х	χ	Х	χ	χ	Х	χ	EA=(R±4 BIT OFFSET)
1	Х	χ	Х	0	1	ן	0	EA=(R±ACCA OFFSET)
1	Х	Х	Χ	1	0	7	1	EA=(R±D OFFSET)
1	X	Х	1	1	1	1	1	EA=(ADDRESS)
·	-	- >	← >>	-		?	→	
	•							ADDRESSING MODE FILE
		1						

ADDRESSING MODE FIELD

I FIELD

FOR P7 = 1: INDIRECT
FOR P7 = 0: SIGN BIT

REGISTER FIELD

00: R = IX 01: R = IY 10: R = US 11: R = SP

3.14 BRANCH GROUPS

Simple Conditional Branches

Condition		Complement
BEQ { Z=1 }	•	BNE
BMI { N=1 }		BPL
BCS { C=1 }		BCC
BVS { V=1}	•	BVC

Signed Conditional Branches

C	ondition /		Complement
	BGT $\{(\overline{N} \oplus \overline{V})\}$	^ Z=1}	BLE
	BGE $\{(\overline{N} \oplus V) =$:1}	BLT
	BEQ { Z=1 }		BNE
	BLE $\{(N \oplus V)\}$	✓ Z=1}	BGT
	BLT {(N ⊕ V)=	:1 }	BGE

Unsigned Conditional Branches*

Conditi	<u>ion</u>			Complement
вні	$\{(\overline{C} \wedge \overline{Z})=1\}$	• •		BLS
ВНЅ	{ \overline{C} = 1 }			BLO
BEQ	{ Z=1}		•	BNE
BLS	$\{C \lor Z=1\}$			BHI
BLO	{ C=1 }			BHS

^{*} Not useful, in general, after INC/DEC, LD/ST, TST/CLR/COM.

•	•
ABX	Add B-register to X-register unsigned
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ANDCC	And immediate with condition code register
ASLA, ASLB, ASL	Arithmetic shift left accumulator or memory
ASRA, ASRB, ASR	Arithmetic shift right accumulator or memory
BITA, BITB	Bit test memory with accumulator
CLRA, CLRB, CLR	Clear accumulator or memory
CMPA, CMPB	Compare memory with accumulator
COMA, COMB, COM	Complement accumulator or memory
DAA	Decimal Adjust A-accumulator
DECA, DECB, DEC	Decrement accumulator or memory
EORA, EORB	Exclusive or memory with accumulator
EXG R1,R2	Exchange R1 with R2
INCA, INCB, INC	Increment accumulator or memory
LDA, LDB	Load accumulator from memory
LSLA, LSLB, LSL	Logical shift left accumulator or memory
LSRA, LSRB, LSR	Logical shift right accumulator or memory
MUL	Unsigned multiply (8 bit x 8 bit = 16 bit)
NEGA, NEGB, NEG	Negate accumulator or memory
ORA,ORB	Or memory with accumulator
ORCC	Or immediate with condition code register
PSHS {register}	Push register(s) on hardware stack
PSHU {register}	Push register(s) on user stack
PULS {register}	Pull register(s) from hardware stack
PULU {register}	Pull register(s) from user stack
ROLA, ROLB, ROL	Rotate accumulator or memory left
RORA, RORB, ROR	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA,STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TSTA, TSTB, TST	Test accumulator or memory
TFR R1,R2	Transfer register R1 to register R2

FIGURE 1 8-BIT OPERATIONS

ADDD	Add to D accumulator
SUBD	Subtract from D accumulator
LDD	Load D accumulator
STD	Store D accumulator
CMPD	Compare D accumulator
LDX,LDY,LDS,LDU	Load pointer register
STX,STY,STS,STU	Store pointer register
CMPX, CMPY, CMPU, CMPS	Compare pointer register
LEAX, LEAY, LEAS, LEAU	Load effective address into pointer register
SEX	Sign Extend
TFR register, register	Transfer register to register
EXG register, register	Exchange register to register
PSHS (register)	Push register(s) onto hardware stack
PSHU (register) 8_0	Push register(s) onto user stack
PULS (register) $_0^8$	Pull register(s) from hardware stack
PULU (register)	Pull register(s) from user stack

FIGURE 2 16-BIT OPERATIONS

0., R	indexed with zero offset
[0,R]	indexed with zero offset indirect
,R+	auto increment by 1
,R++	auto increment by 2
[,R++]	auto increment by 2 indirect
, - R	auto decrement by 1
,R	auto decrement by 2
[,R]	auto decrement by 2 indirect
n,P	indexed with signed n as offset (n=5,8, or 16-bits)
[n,P]	indexed with signed n as offset indirect
A,R	indexed with accumulator A as offset
[A,R]	indexed with accumulator A as offset indirect
B , R	indexed with accumulator B as offset
[B,R]	indexed with accumulator B as offset indirect
D,R	indexed with accumulator D as offset
[D,R]	indexed with accumulator D as offset indirect

R = X, Y, U or S

P = PC, X, Y, U or S

FIGURE 3 INDEXED ADDRESSING MODES

BCC, LBCC	Branch if carry clear
BCS, LBCS	Branch if carry set
BEQ, LBEQ	Branch if equal
BGE, LBGE	Branch if greater than or equal (signed)
BGT, LBGT	Branch if greater (signed)
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BLE, LBLE	Branch if less than or equal (signed)
BLO, LBLO	Branch if lower (unsigned)
BLS, LBLS .	Branch if lower or same (unsigned)
BLT, LBLT	Branch if less than (signed)
BMI,LBMI	Branch if minus
BNE, LBNE	Branch is not equal
BPL, LBPL	Branch if plus
BRA, LBRA	Branch always
BRN, LBRN	Branch never
BSR, LBSR	Branch to subroutine
BVC, LBVC	Branch if overflow clear
BVS, LBVS	Branch if overflow set

FIGURE 4 RELATIVE SHORT AND LONG BRANCHES

CWAI	Clear condition code register bits and wait
•	for interrupt
NOP	No-operation
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SEX	Sign extend B-register into A-register
SWI,SWI2,SWI3	Software interrupts
SYNC	Synchronize with interrupt line

FIGURE 5 MISCELLANEOUS INSTRUCTIONS