



	Street, C. Short	A se pine tembril	1 43		2 C		3 (2		4) (Text		० ह	النسا	7 5		TOL			1
BIT	uF0416-3	Ö 3	PD416-3	0.0	uPD416-3	0	uPD416-3	0 0	uPO416-3	uP0	416-3	Ψ.	D416-3	o O	uPD416-3	0	0	O U		
- B17	uPD416-3	0 .	PD416-3	0	uPD416-3	0	uFD416-3	0:0	uPD416-3	uPD	16-3	υP	D416-3	0	uPD416-3	0	7 ⁴ 3	U1 1373		
PIT &	uPD416-3	0 7	PD416-3	0.	uPD416-3	0 0	и Р D416-3	0.0	uPD416-3	աբը Մ	•16-3 <u>=</u>	w	PD416-3	0	uPD416-3			U2		Ţ
S E C	uPD416-3	0 5 6	70416-3	0	uPD416-3	0.0	uPC416-3	0 0	uPD416-3	uPD	416-3	u L	PD416-3	0.0	uPD416-	(°)		2313	C	
- 11 A	uFD416-3	0 7	PD416-3	9.10	uPD416-3	0	uPD416-3	0,0	uPD416-3	o wPD	416-3	Ų	PD416-3	0.0	uPD416-	,	, 74	U3 18373		
~ H4	uPD416-3	0 0	PD416-3	0	uPD416-3	0	uPO416-3	0	uPD416-3	o uPD	16-3	U	PD416-3	0	uPD416-	3		U4.		
2 E C	uPD416-3	0 0	PD416-3	0	uPD416-3	0.0	uPD416-3	0 0	uPD416-3	upd e	416-3	щ	70416-3	े १	uPD416-3	0,0	- 1	8373		
7 B	uPD416-3	0,10	PD416-3	0.0	uFD416-3	0	uPD416-3	0	uPD416-3	uPI	416-3	u	PD416-3	3	uPD416-3	0	- 11			
BITE	uPD416-3	0 5	PD416-3	0	uPD416-3	0	uPD416-3	0	u20416-3	uPD	416-3		PD416-3	C. C	uPD416-	3 0		0/08		
o Bir 9	uPD416-3		LPD416-3	0 10	uPD416-3	00	uPD416-3	0,0	uFD416-3	uPD	416-3	e U	PD416-3	0.00	uPD416-3	(0)		0 (0"	0	
BIT 0 10	uPD416-3		PD416-3	0 0	uFD416-3	9 0	uPD416-3	0	uFD416-3	uPD	+16-3	о П	PD416-3	0	uPD416-	3	/o.	74.5		
8=	R1 1	. C B	2 1	0	R3 1	7	R4 1	C	R5 1:	R6	1	• R	7 1 22	C	R8 1		8	142 29		
10		-0. 00		a a	0.7	•		3		, e				CO						
RZ	015 748240	1	U16 748240	Ţ	U17 748240		015 745240	1	U19 745240	74	25,70 NSO .		U21 745240	1	U22 745240				a a	
33	R9 1		U23 '		R10 1 33		(J24	30	Rll 1	о 0 (25 T	C 0-	112		U26			Z UT	ر) ري	1
	33	0.0	7432	00	33	30	7432	0	33	30 7t	3		33	GO	74.32			o n	2	
. 8	R13 1	O NO	114 22	020	R15 1	Co	R16 22	100	R17 1	R18	22	O R	19 1 22		R20 1	600	8	745		
85 11 118	wp0416-3		uPD416-3	9	uPD416-3	0	uPD416-3	ď	uPD416-3	C UPD	416-3]	.PD416-	C	uPD416-	/o/\		38		
નું 12 18 હ	uPD416-3		uPD416-3				uFD416-3	9	uPD416-3	uPI	416-3	0 ; 0 ;	.PD416-	O S	uPD416-	00		7-7-		ľ
7 13 E	uFD416-		·		1 7 5 5 E			:=:	uPD416-3		المناه ويعرب		PD416-		uFD416-	3	. o	250	-0 -0	
14 1									uFD416-3				FD416-		uPD416-	-	a .	0 · 0		
15 15	uPD416-3					7	uPD416-				(30 P. 5		PD416-3		uP0416-	70		665		
0 BI	uPD416-	0	PD416-3		1.5		4.1		uPD416-3				PD416-3	0	uFD416-	3		வர (o. o		
17 BI	uPD416-	0.	uPD416-	0.0	uPD416_3	10	-		úP0416-3		0416-3		PDL16-3	6.0	upp416-		0 0	48373 **		
18 BI	uPD416	0	PD416-3	0.0	uPD416	<u> </u>	SECURE OF STREET	تغج	uF0416-3		REER	<u> </u>	PD416-	0	uPD416			U12 7483 73	ဂ္ဂ	
O				o.				:	uPD416-3		0416-3				uPD416	-0		v13	S C	
3 15 25	# uPDLIK_		14 DTUITE '	_				1	<u></u>			_		-	`	_				
BIT B	uPD416-		uPD416-3 uPD416-3	0.	11.04.12 -		and the second	9	******				pril 16	. O			0 7	48373		ſ
BIT BIT O B 19 20 2	uPD416-3		2PD416-3	0 0 0 0	uF0416-	3 0 0	uPD416-3		uFD416-3		0416-3	0 0	PD416-		uF0416-	9 0	%\ <u></u>	U14		
BIT BIT O BIT 19 20 21 20	uPD416-1 uPD416-1 uPD416-3		120416-3 120416-3		upo416-		uFD416- uFD416-		******				170416-		uFD416- uFD416-		7			

Main Memory





4164 RAM cycles.

System XXVI

Memory board isolation

SYSTEM XXVI MOS MEMORY BOARDS ARE GROUPED IN PAIRS. ONE BOARD IN A PAIR STORES HIGH ORDER MEMORY WORD BITS 0-21. THE OTHER BOARD IN THE PAIR STORES BITS 22-35, 6 ECC BITS, 1 WORD PARITY BIT AND HAS 1 SPARE BIT. THE BOARDS ARE DESIGNATED 0-15H AND 0-15L FOR HIGH AND LOW ORDER.

THERE ARE 16 PAIRS OF BOARDS POSSIBLE. EACH PAIR STORES 128K of MEMORY WORDS FOR A MAXIMUM OF 2048K OF STORAGE.

MEMORY WORD

ECC

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 1 2 3 4 5 WP SP

HIGH ORDER BITS

LOW ORDER BITS

TO ISOLATE A HARD ECC ERROR TO A BOARD PAIR, THE BINARY VALUE OF THE FAILING MEMORY ADDRESS MUST BE EXAMINED. THE SYSTEM XXVI HAS 21 BIT PHYSICAL MEMORY ADDRESSING. BITS 15-18 INDICATE THE FAILING BOARD PAIR.

16 K BOARD


MEMORY ADDRESS

15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 8 4 2 1

EXAMPLE:

A BINARY VALUE OF 1010 IN BITS 15-18 WOULD INDICATE BOARD PAIR 10 AS THE FAILING PAIR (BINARY 8+2=10). NOTE THAT COUNT STARTS WITH \emptyset . THIS WOULD INDICATE THE PAIR OF BOARDS IN SLOTS BO6 AND B24.

ONE OF THE BOARDS WOULD THEN BE SWAPPED WITH ANY OTHER BOARD. IF THE FAILING MEMORY ADDRESS REMAINS THE SAME, THEN YOU HAVE MOVED THE GOOD BOARD IN THE FAILING PAIR. IF THE MEMORY ADDRESS CHANGES, THEN YOU HAVE MOVED THE BAD BOARD.



MOS MEMORY CHIP LOCATOR

CHART 1

ADDRESS RANGE	ROW	BOARD PAIR	ADDRESS RANGE	ROW	BOARD PAIR
0000000-0037777 0040000-0077777 0100000-0137777 0140000-0177777 0200000-0237777 0240000-0277777 0300000-0337777	** 4 ** 5	0	2000000-2037777 2040000-2077777 2100000-2137777 2140000-2177777 2200000-2237777 2240000-2277777 2300000-2337777 2340000-2377777	** 1	4
040000-0437777 0440000-0477777 0500000-0537777 0540000-0577777 0600000-0637777 0640000-0677777 0700000-0737777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	1	240000-2437777 244000-2477777 2500000-2537777 2540000-2577777 2600000-2637777 2640000-2677777 2740000-2777777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	5
1000000-1037777 1040000-1077777 1100000-1137777 1140000-1177777 1200000-1237777 1240000-1277777 1300000-1337777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	2	300000-3037777 3040000-3077777 3100000-3137777 3140000-3177777 3200000-3237777 3240000-3277777 3340000-3337777	** 2 ** 3 ** 4	6
1400000-1437777 1440000-1477777 1500000-1537777 1540000-1577777 1640000-1637777 1700000-1737777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	3	340000-3437777 344000-3477777 350000-3537777 3540000-3577777 3640000-3677777 3740000-3777777	** 2 ** 3 ** 4	7

16 K BOARD

CHART 2

AUGMENT ENGINE

Memory board isolation

MOS MEMORY BOARDS ARE GROUPED IN PAIRS. ONE BOARD IN A PAIR STORES HIGH ORDER MEMORY WORD BITS 0-21. THE OTHER BOARD IN THE PAIR STORES BITS 22-35, 6 ECC BITS, 1 WORD PARITY BIT AND HAS 1 SPARE BIT. THE BOARDS ARE DESIGNATED 0-15H AND 0-15L FOR HIGH AND LOW ORDER.

THERE ARE 16 PAIRS OF BOARDS POSSIBLE. EACH PAIR STORES 512 K of MEMORY WORDS FOR A MAXIMUM OF 8 MEG OF STORAGE.

MEMORY WORD

ECC

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 1 2 3 4 5 WP S

HIGH ORDER BITS

LOW ORDER BITS

TO ISOLATE A HARD ECC ERROR TO A BOARD PAIR, THE BINARY VALUE OF THE FAILING MEMORY ADDRESS MUST BE EXAMINED. THE SYSTEM HAS 23 BIT PHYSICAL MEMORY ADDRESSING. BITS 13-16 INDICATE THE FAILING BOARD PAIR.

64 K BOARD


MEMORY ADDRESS

13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 8 4 2 1

EXAMPLE:

A BINARY VALUE OF 1010 IN BITS 13-16 WOULD INDICATE BOARD PAIR 10 AS THE FAILING PAIR (BINARY 8+2=10). NOTE THAT COUNT STARTS WITH Ø. THIS WOULD INDICATE THE PAIR OF BOARDS IN SLOTS BO6 AND B24.

ONE OF THE BOARDS WOULD THEN BE SWAPPED WITH ANY OTHER BOARD. IF THE FAILING MEMORY ADDRESS REMAINS THE SAME, THEN YOU HAVE MOVED THE GOOD BOARD IN THE FAILING PAIR. IF THE MEMORY ADDRESS CHANGES, THEN YOU HAVE MOVED THE BAD BOARD



64K BOARD

MOS MEMORY CHIP LOCATOR

CHART 1

ADDRESS RANGE	ROW	BOARD PAIR	ADDRESS RANGE	ROW	BOARD PAIR
0000000-00177777 200000-00377777 0040000-00577777 00600000-00777777 01000000-01177777 01200000-01377777 01400000-01577777 01600000-01777777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	0	10000000-10177777 10200000-10377777 10400000-10577777 10600000-10777777 11000000-11177777 11200000-11377777 11400000-11577777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	4
02000000-02177777 02200000-02377777 02400000-02577777 02600000-02777777 03000000-03177777 03200000-03377777 03400000-03577777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	1	12000000-12177777 12200000-12377777 12400000-12577777 02600000-02777777 13000000-13177777 13200000-13377777 13400000-13577777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	5
0400000-04177777 04200000-04377777 04400000-04577777 04600000-04777777 05000000-05177777 05200000-05377777 040000-05577777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	2	1400000-1417777 14200000-14377777 14400000-14577777 14600000-1477777 15000000-15177777 15200000-15377777 15400000-15577777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	6
0600000-06177777 06200000-06377777 06400000-06577777 06600000-06777777 07000000-07177777 07200000-07377777 07400000-07577777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	3	1600000-16177777 16200000-16377777 16400000-16577777 166000000-16777777 17200000-17377777 17400000-17577777 17600000-17777777	** 0 ** 1 ** 2 ** 3 ** 4 ** 5 ** 6 ** 7	7

64 K BOARD

CHART 2

STATUS BIT INTERPRETATION FOR FINDING A BAD BIT VIA THE MONITOR USE THE LAST 2 OCTAL DIGITS FOR THE CORRECT CORRESPONDENCE

ECC CODE == STATUS BITS -- BAD BIT (26-MONITOR)

00 == 77NO ERROR 01 == 76ECC 5 02 == 75ECC 4 03 == 7432 04 == 73ECC 3 05 == 7227 06 == 7117 07 == 70MULTIPLE 10 == 67ECC 2 11 == 6624 12 == 6514	ERRORS	41 42 43 44 45 46 47 50 51		37 ECC 0 3621 3511 3433 334 3228 3118 30MULTIPLE 271 2625 2515	ERRORS
13 == 6435 14 == 637		53 54	==	24MULTIPLE 238	
15 == 6230				22MULTIPLE	
16 == 6120				21MULTIPLE	
17 == 60MULTIPLE	ERRORS			20MULTIPLE	ERRORS
20 == 57 ECC 1		-		170	
21 == 5622				1623	
22 == 5512				1513	
23 == 5434				14MULTIPLE	ERRORS
24 == 535				136	
25 == 5229				12MULTIPLE	
26 == 5119		66	==	11MULTIPLE	ERRORS
27 == 50MULTIPLE	ERRORS	67	==	10MULTIPLE	ERRORS
30 == 472		70	==	073	
31 == 4626		71	==	06NO BOARD	RESPONDED
32 == 4516		72	==	05MULTIPLE	ERRORS
33 == 44MULTIPLE	ERRORS	73	==	04MULTIPLE	ERRORS
34 == 439		74	==	0310	
35 == 42MULTIPLE		75	==	0231	
36 == 41MULTIPLE		76	==	O1MULTIPLE	ERRORS
37 == 40MULTIPLE	ERRORS	77	==	00MULTIPLE	ERRORS

DESIGN CONSIDERATIONS FOR A DEMAND PAGED ENVIRONMENT:

The Processor of the 26KL has been designed to provide:

- 1. Efficient program working set management and demand paging.
- 2. Extensive sharing of data and programs on a page-by-page basis.

These facilities are provided through a combination of micro-code and hardware henceforth referred to as the KL pager. The KL pager performs all virtual to physical address translations. The majority of the pager has been implemented in micro-code to allow future enhancements and improvements in performance to be loaded rather than requiring hardware modification.

Advantages of Paged Memory Management:

- Execution of programs larger than physical core available during execution.
- · Improved programmer productivity by removing core size constraints.
- · Execution of large jobs during prime time.
- Efficiency reduction only to programs with large core requirements.
- · Sharing of information for simultaneous usage on a pageby-page basis by multiple users.
- · Development of large core systems for future core size upgrading without physical memory available.
- Efficient use of all system resources.
- · Memory protection to small portions which require security.
- · Simultaneous operation of batch and interactive processes which may share common data bases.
- · Only a portion o the monitor need tie up physical core.
- Three pointer types (Immediate, Shared, and Indirect) enhance the sharing of pages by making two references equivalent.
- · Dynamic changes in users address space as size requirements change during execution.

Conquences of KL Style Paging:

- · Page tables require 1 full page of 512 page pointers.
- Each page pointer requires 36 bits to represent a physical page reference.
- · Reference to any page is inhibited by any of the access bits encountered duting virtual to physical address translation.
- · Page pointers are used to address both memory and data which may be stored on some other medium.

SECTIONING OF VIRTUAL MEMORY

Each user's virtual address space consists of 32 equal sections of 256K words per section (512 pages of 512 words per page). A section is represented by one of 32 section pointers found in the User Process Table (UPT). For EXEC sections, the 32 section pointers are in the EXEC Process Table (EPT). The monitor may divide the EXEC address space into per-process and per-job areas through the use of indirect pointers and therefore no such division is built into the pager.


A section pointer will eventually address a page table which represents each page of a 256K virtual address space. The section pointer may be either:

immediate,
shared, or
indirect


but must yield a physical address of a page table. This page table represents each page of the section.

The format of a page pointer may be found in Figure A and is divided into three parts:

- 1. Type Code
- 2. Access Bits
- 3. Storage Address



PAGE POINTER



BIT meaning of 0 in bit position

P = PUBLIC - reference only from

concealed or kernel mode

W = WRITE - write references not allowed

C = CACHE - data from page may not be

placed in cache

P and C ignored on 26KL

STORAGE ADDRESS

*This example is the most elementary type pf page mapping.

The Section Pointer points through the SPT to a page table.


VIRTUAL TO PHYSICAL PAGE MAPPING

FIGURE A

First follow through the basic pointer interpretation presented in Figure A. It is important at this point to realize only the sequence of steps taken.

- Step 1 Virtual memory reference addresses a section pointer in the User Process Table (UPT) or EPT for EXEC references.
- Step 2 The section pointer is used to fetch an entry from the Special/Shared Pages Table. (This is a pointer to a page table).
- Step 3 The SPT entry points to a location within a page table representing 512 pages by one page pointer for each page.
- Step 4 The page table holds the physical page number required to complete the virtual to physical address mapping.

These steps are a description of the most elementary and immediate type of reference. The complexity of other types requires a discussion of pointer types.



LAYOUT OF KL PAGING

FIGURE B

PAGE POINTER

The pointer type is encoded in bits 0-2 of the page pointer (Refer to Figure A). The types are:

Code

- 0 No Access
- 1 Immediate or Private
- 2 Shared
- 3 Indirec
- 4-7 Not Used, Reserved for future use by DEC

The <u>immediate pointer</u> holds a 13 bit physical page number in bits 23-25. This is also called a private pointer since it is private to the page table containing the pointer. This should not be confused with the Public bit which describes the type of access allowed.

α	01 PW C	#0=> in co	ore MBZ	if core		·
0	2 3 4 5 6	12	17 18	22	23	35
	IMMED	IATE PO	DINTER	. (CC	DDE=1)	


The <u>shared pointer</u> contains an index which addresses into the Special/Shared Pages Table (SPT). The SPT base register, SBR, (reserved AC block) points to the beginning of the SPT. The sum of the SBR and SPT index (SPTX) points to a word containing the storage address of the desired page. The line number from the virtual address is used to complete the reference.

010 FW C	SPT INDE (SPTX)	X
0 23456	18	35

SHARED POINTER (CODE=2)

Regardless of the number of page tables holding a particular shared pointer, the physical address is recorded only once in the SPT. Hence, the monitor may move the page with only one address to update.

The <u>indirect pointer</u> indentifies both another page table and a new pointer within that page table. This allows one page to be exactly equivalent to another page in a separate address space. The object page is located by using the SPT index.





INDIRECT POINTER (CODE=3)


The SPT index, like a shared pointer, allows the physical address of the page to be stored in only one place. If the associated page is in memory, the page number field of the indirect pointer is used to select a new pointer word from the page table. This pointer may be any of the three types or no access and the access bits are ANDed with the access bits of the indirect pointer. The indirect chaining may be arbitrary in depth but is limited by the requirement to service a priority interrupt in the case of long indirect chains or indirect loops.

Study the examples which follow. Remember that TOPS-20 uses shared and indirect section pointers. This complete pointer tracing is performed at each reference. A flow chart is provided in Figure D to aid in working through the examples.

EXAMPLE 1 POINTER INTERPRETATION (NORMAL SECTION POINTER-SHARED)








< IMMEDIATE POINTER (CODE = 1)>

C(UBR 'USECT + SECTION#) contains Shr PTR with SPTX
C(SBR + SPTX) contains page table page number N
C(N'M) contains Imm PTR with storage address of desired page (assume page is in core)


EXAMPLE 2 POINTER INTERPRETATION (INDIRECT SECTION POINTER)





(Assume Page in Core)

EXAMPLE 3 POINTER INTERPRETATION (INDIRECT PAGE POINTER)

See EXAMPLE 1 Page table pointer now indirect instead of immediate. From example 1 the UPT addressed page table 1. Now since page table pointer is indirect, we go back through the SPT again for a new page table 2.







 V M A
 P M A

 O O 5 O O 3 2 3
 O O 1 O 7 3 2 3


which is now equivalent to a VMA of

00 210 323


 \emptyset

with SPTX' = 127

(assume page in core)



CORE STATUS TABLES (Each addressed by page number)



CST ENTRY UPDATING

Figure C KL Core Status Tables

SPECIAL/SHARED PAGES TABLE (SPT)


The SPT contains the physical addresses of pages which are shared by many page tables or of pages used in a special way, e.g., as page tables. They are stored in one common location to allow modification to these pages by changing a single entry. The SPT index is added to the SPT base address to form a physical address of the associated entry.


(SPT Base Address=reserved AC block 6 word 3)


NOTE: Under TOPS-20 each section pointer points to a page table and as such it requires a special/shared pages tables entry. The virtual to physical address translation from the UPT must therefore include the SPT translation process.

CORE STATUS TABLE (CST)

Virtual Memory management requires information about memory references generated by each user's processes. Adding the CST base register (AC block 6, word 2) to the physical page number from a storage address allows the monitor to address and update information regarding the page reference. Figure C shows the flow of updating and using a CST Entry. This allows pages to be ordered by "age" (time of last reference) and classified by the type of process referencing the page. The reference indication is carried by assigning one bit to each active process. By placing a 1 in that bit position in the pager data word, when a reference is made, the one is placed in the CST word in the bit position assigned to the process making the reference. The Modified Bit (B35) will be set if the page is modified. This allows the monitor to eliminate the swapping out of pages to which only read references are made.







HARDWARE SUPPORT FOR PAGING

The paging hardware is designed to be transparent to the user. All memory both virtual and physical in both user and monitor space is divided into pages. The two main justifications for a paged monitor are:

- 1. To protect the monitor from unwarranted modifications and
- 2. To allow efficiency in memory usage by requiring only a portion of the monitor to be core resident.

The virtual address consists of 18 bits; 9 high order bits for virtual page number and 9 low order bits (word number) which addresses the location within the page. The virtual page number is first used as an index into a hardware page table. This hardware page table contains up to 512 direct virtual to physical address translations. (See Cached Paging Data). If the 13 bit physical address is found in the hardware page table, a 22 bit physical address is formed by concatenating this 13 bit physical address with the 9 bit line number. If the entry does not exist in the hardware page table, a sequence of translations are initiated to locate a page table in memory which contains a physical address for the virtual page if one exists.

The number 512 in the above statement is for the KL. For the 26KL that value would change to 4 K.

INSTRUCTIONS RELEVANT TO PAGING (PAG device 10 octal)

1. Load UBR (DATAO PAG,)
Sets up the paging hardware according to the contents of E.

If B2=1 loads the physical page number in which the processor will find the User Process Table.

2. Load EBR (CONO PAG,)
This is an immediate instruction. It
always clears the hardware page table.

Bit 21 determines the type of paging to be used, however on the 26 KL it will always be KL. Bits 23-25 High Order 13 bits of the physical address of the Executive Process Table are loaded here.

- 3. Clear paging Memory (DATAO PAG, CONO PAG,) First set the UBR then clear the hardware page table.
- 4. Clear Paging Memory entry for monitor Virtual Address E (CLRPT E)
- 5. Paging ON/OFF (CONO PAG,)
 Set Bit 22 to 1 to turn on traps and paging.
 When 0 traps are not permitted and all addresses are physical.
- 6. Deposit values for paging constants into locations in reserved AC block (SPT base address; CST base address; CSTMSK: CSTDATA).
- 7. Hardware Page Table Invalidate (BLKO PAG,)
 The half word E is interpreted as follows:

Bit	Symbol	Description
18	UPI	1 =>invalidate a user page
19-21	MBZ	0 =>invalidate an executive page Must be zero
23-35	VPN	Virtual Page Number whose entry
		in the page table will be
		invalidated.

8. BLKI PAG, E

E = special 26KL functions see recode listings.

CACHED PAGING DATA

The hardware page table referred to at the beginning of this section is effectively a cache of paging data which has been accumulated by previously fetching this data from memory or by previous pointer interpretation. A virtual address is first checked against the current contents of this hardware pager and if found returns without delay a physical address. (This function was implemented by associative memory on the KI). If the physical address is not found, the pointer interpretation flow chart in Figure D fetches information from memory to resolve the virtual address. When completed, this translation may be placed in the hardware page table forming the cache of recently used page addresses.

This hardware page table is handled by the micro-code in KI style. It should not be confused with the memory cache of a 1080 system, which is normally referred to as the "cache". the paging cache is implemented as 4 K entries, one for each page of a users virtual address space. The EXEC and USER share the same 4 K entries but are offset from each other. Therefore, the paging cache at any given time will hold translation information about most of the active pages. It cannot be guaranteed that the 4 K most recently used pages will be addressed by the paging cache but the least recently used page will always be there.

When the monitor takes any action which would invalidate information about existing virtual-to-physical address translation, the paging cache must be either partially or completely cleared.

Examples of such instances are:

- 1. Change of User Process Clear entire paging memory (entire user address space has changed).
- 2. One Page Removed from core Clear entire paging mamory cause (several Shared and Indirect pointers may have used the page).
- 3. Pointer is Removed from UPT clear entire paging memory (association for many pages through UPT is changed).
- 4. Monitor Mapped Page to EXEC space for local use only one entry cleared (when page is unmapped only that one pointer must be cleared. Since this facility is provided by the pager, it may be used to reduce reload overhead).

If the paging data is not found, the flow in Figure D must be followed. A special trap is initiated and the micro-code saves vulnerable EBox data before starting on the pointer tracing algorithm. If the Algorithm is successful, the resolved pointer and associated information are loaded into the paging memory, the EBOX registers are restored, and the memory request is again issued. The micro-code must also handle the first write request trap, inhibiting the write until the modified bit can be set (see Core Status Table). The pager must maintain this modified bit. The micro-code implements this as follows:

On a paging memory reload, the write access (W) bit is set in the paging memory only if the current memory reference is a write (and a write is legal for the page). Thus if the first reference to a page is read, the W bit in the corresponding paging memory entry will be set to 0, and a subsequent write reference will cause another trap to the micro-code. On this second trap, the pointer interpretation will be repeated and the paging memory reloaded, this time with the W bit set.

BASE REGISTERS AND PROCESS TABLES (see Figure E)

The User Base Register (UBR) and Executive Base Register (EBR) are used to locate the User Process Table (UPT) and Executive Process Table (EPT). These base registers are privileged registers which contain the physical page number of the UPT or EPT in bits 14-26.

The UPT differs from the KI in the following locations:

<u>Location</u>	<u>Usage KL</u>	<u>Usage KI</u>
420	User & Exec Page Fail Word	User page failure trap instruction
426	PC Word of Page Fail	EXEC Page Fail Word
427	Page Fail New PC Word	User Page Fail Word
•	inates usage of any t pon page fail)	rap instruction
500	Prev. Context Section and CWSX	n .

The EPT differs from the KI in locations 0-0137 and 60-177.

Locations 0-037 are used for built-in channels with a quad-word block reserved for each of the eight channels.

Word	<u>Definition</u>
0	Internal Channel Command Word (CCW)
1	Error Status and Command List Pointer
	on errors
2	Last Word Count and Address
3	Reserved for future use by DEC

Locations 60-77 compries a block of 4 quad-words one for each DTE20. The block contains an "in byte pointer", "out byte pointer", an "interrupt vector" and one reserved for future use. The KI allows software to use locations 60-177. The KL reserves the use of locations 100-177 for future hardware usage.

Further information on the UPT and EPT will be givin in Book 5 Monitor.

Summary of Paging Word Formats (see Figure F)

PAGE FAIL DATA

The following information is made available upon a page fail trap:

- 1. Virtual Address of Reference
- 2. User bit, Public bit, Write Reference bit
- 3. Page Fail Code

A Page Failure code will be stored by any of the following conditions:

- 1. Proprietary Violation
- 2. Refill Error
- 3. Address Compare
- 4. Page Table parity error
- 5. Memory Data parity error

All other Page Fail conditions cause only address, User, Public and Write data to be stored for software interpretation.

Figure E TOPS-20 Process Table Configuration


Extended USER PROCESS TABLE

RESERVED NOTE: ASTERISKS INDICATE LOCATIONS WHOSE USE DIFFERS FROM THOSE IN THE SINGLE-SECTION PROCESS TABLE LISTED ON THE NEXT PAGE. 417 420 ADDRESS OF LUUO BLOCK 421 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION 422 USER STACK OVERFLOW TRAP INSTRUCTION 423 USER TRAP 3 TRAP INSTRUCTION 424 425 MUUO PLAGS MUUO OP CODE, A 426 427 MUUO PROCESS CONTEXT WORD 430 KERNEL NO TRAP MUUO NEW PC 431 USER TRAP MUUO NEW PC 432 SUPERVISOR NO TRAP MUUO NEW PC 434 435 CONCEALED TRAP MUUO NEW PC 436 437 PUBLIC TRAP MUUO NEW PC 438 439 PUBLIC TRAP MUUO NEW PC 430 PAGE FAIL WORD PAGE FAIL WORD PAGE FAIL WORD PAGE FAIL NOUD PC 500 PAGE FAIL NEW PC 501 VERR PROCESS EXECUTION TIME 506 USER MEMORY REFERENCE COUNT 517 USER SECTION 0 RESERVED 537 USER SECTION 17 500 RESERVED	۰ ۲					
RESERVED USE INFORM THE LOCATIONS WHOSE USE DIFFERS FROM THOSE IN THE SINGLE-SECTION PROCESS TABLE LISTED ON THE NEXT PAGE. 417 420 ADDRESS OF LUUO BLOCK 421 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION 422 USER STACK OVERFLOW TRAP INSTRUCTION 423 USER TRAP 3 TRAP INSTRUCTION 424 MUUO FLAGS MUUO OP CODE, A 425 MUUO PLAGS MUUO OP CODE, A 426 E OF MUUO 427 MUUO PROCESS CONTEXT WORD 430 KERNEL NO TRAP MUUO NEW PC 431 KERNEL TRAP MUUO NEW PC 432 SUPERVISOR NO TRAP MUUO NEW PC 433 SUPERVISOR TRAP MUUO NEW PC 434 CONCEALED TRAP MUUO NEW PC 435 CONCEALED TRAP MUUO NEW PC 436 PUBLIC NO TRAP MUUO NEW PC 437 PUBLIC TRAP MUUO NEW PC 438 PUBLIC TRAP MUUO NEW PC 439 PAGE FAIL WORD 440 450 PAGE FAIL WORD 551 PAGE FAIL NEW PC 552 PAGE FAIL NEW PC 553 PAGE FAIL NEW PC 554 USER MEMORY REFERENCE COUNT 557 USER SECTION 0 477 RESERVED 577 USER SECTION 17	1					
RESERVED USE INFORM THE LOCATIONS WHOSE USE DIFFERS FROM THOSE IN THE SINGLE-SECTION PROCESS TABLE LISTED ON THE NEXT PAGE. 417 420 ADDRESS OF LUUO BLOCK 421 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION 422 USER STACK OVERFLOW TRAP INSTRUCTION 423 USER TRAP 3 TRAP INSTRUCTION 424 MUUO FLAGS MUUO OP CODE, A 425 MUUO PLAGS MUUO OP CODE, A 426 E OF MUUO 427 MUUO PROCESS CONTEXT WORD 430 KERNEL NO TRAP MUUO NEW PC 431 KERNEL TRAP MUUO NEW PC 432 SUPERVISOR NO TRAP MUUO NEW PC 433 SUPERVISOR TRAP MUUO NEW PC 434 CONCEALED TRAP MUUO NEW PC 435 CONCEALED TRAP MUUO NEW PC 436 PUBLIC NO TRAP MUUO NEW PC 437 PUBLIC TRAP MUUO NEW PC 438 PUBLIC TRAP MUUO NEW PC 439 PAGE FAIL WORD 440 450 PAGE FAIL WORD 551 PAGE FAIL NEW PC 552 PAGE FAIL NEW PC 553 PAGE FAIL NEW PC 554 USER MEMORY REFERENCE COUNT 557 USER SECTION 0 477 RESERVED 577 USER SECTION 17	į		A.	ł		
RESERVED USE DIFFERS PROM THOSE IN THE SINGLE-SECTION PROCESS TABLE LISTED ON THE NEXT PAGE. 417 420 ADDRESS OF LUUG BLOCK 421 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION PROCESS TACK OVERFLOW TRAP INSTRUCTION 422 USER STACK OVERFLOW TRAP INSTRUCTION 423 USER TRAP 3 TRAP INSTRUCTION 424 MUJO FLAGS MUJO OP COOE, A 425 MUJO GLO PC 426 E OF MUJO 427 MUJO PROCESS CONTEXT WORD 428 KERNEL NO TRAP MUJO NEW PC 430 KERNEL TRAP MUJO NEW PC 431 KERNEL TRAP MUJO NEW PC 432 SUPERVISOR NO TRAP MUJO NEW PC 433 SUPERVISOR TRAP MUJO NEW PC 434 CONCEALED TRAP MUJO NEW PC 435 CONCEALED TRAP MUJO NEW PC 436 PUBLIC NO TRAP MUJO NEW PC 437 PUBLIC TRAP MUJO NEW PC 438 PUBLIC TRAP MUJO NEW PC 439 PAGE FAIL WORD 501 PAGE FAIL WORD 501 PAGE FAIL WORD 502 PAGE FAIL NEW PC 503 PAGE FAIL NEW PC 504 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 517 USER SECTION 0 517 USER SECTION 0 517 USER SECTION 17	!	***		i		
THOSE IN THE SINGLE-SECTION PROCESS TABLE LISTED ON THE NEXT PAGE. 417 420 ADDRESS OF LUUD BLOCK 421 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION 422 USER STACK OVERFLOW TRAP INSTRUCTION 423 USER TRAP 3 TRAP INSTRUCTION 424 425 MUUD FLAGS MUUD OP COOE, A 426 427 MUUD PROCESS CONTEXT WORD 430 KERNEL NO TRAP MUUD NEW PC 431 SUPERVISOR TRAP MUUD NEW PC 432 SUPERVISOR TRAP MUUD NEW PC 433 CONCEALED NO TRAP MUUD NEW PC 434 435 CONCEALED TRAP MUUD NEW PC 436 PUBLIC NO TRAP MUUD NEW PC 437 PUBLIC TRAP MUUD NEW PC 438 439 440 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL WORD 502 PAGE FAIL NOW PC 503 PAGE FAIL NEW PC 504 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 517 USER SECTION 0 RESERVED 517 USER SECTION 0 RESERVED	!		LOCATIONS WHOSE	İ		
SINGLE-SECTION PROCESS TABLE LISTED ON THE NEXT PAGE. 417 420 ADDRESS OF LUUG BLOCK 421 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION USER TRAP 3 TRAP INSTRUCTION 424 425 MULIO FLAGS MULIO OP CODE, A 426 427 MULIO PROCESS CONTEXT WORD 428 429 420 KERNEL NO TRAP MULIO NEW PC 430 KERNEL TRAP MULIO NEW PC 431 SUPERVISOR TRAP MULIO NEW PC 432 SUPERVISOR TRAP MULIO NEW PC 433 SUPERVISOR TRAP MULIO NEW PC 434 435 CONCEALED NO TRAP MULIO NEW PC 436 PUBLIC NO TRAP MULIO NEW PC 437 PUBLIC TRAP MULIO NEW PC 438 439 440 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL WORD 502 PAGE FAIL NEW PC 503 USER PROCESS EXECUTION TIME 505 USER MEMORY REFERENCE COUNT 517 USER SECTION 0 RESERVED 517 FUSER SECTION 17 600 RESERVED	,	MESERVED				
PROCESS TABLE LISTED ON THE NEXT PAGE. 417 420 ADDRESS OF LUUO BLOCK 421 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION 422 USER STACK OVERFLOW TRAP INSTRUCTION 424 425 MUUO FLAGS MUUO OP CODE, A 426 E OF MUUO 427 MUUO PROCESS CONTEXT WORD 430 KERNEL NO TRAP MUUO NEW PC 431 SUPERVISOR NO TRAP MUUO NEW PC 432 CONCEALED TRAP MUUO NEW PC 433 SUPERVISOR TRAP MUUO NEW PC 434 CONCEALED TRAP MUUO NEW PC 435 CONCEALED TRAP MUUO NEW PC 436 FUBLIC NO TRAP MUUO NEW PC 437 PUBLIC TRAP MUUO NEW PC 438 PUBLIC TRAP MUUO NEW PC 439 PAGE FAIL WORD PAGE FAIL NORD PAGE FAIL NEW PC 500 PAGE FAIL NEW PC 501 USER PROCESS EXECUTION TIME 502 SUPERVISOR 503 PAGE FAIL NEW PC 504 USER MEMORY REFERENCE COUNT 517 USER SECTION 0 RESERVED 517 PAGE SECTION 0 RESERVED	ļ			i		
ADDRESS OF LUUO BLOCK 121 122 123 124 124 125 126 127 128 128 129 129 129 129 129 120 129 120 120 120 121 121 122 122 123 124 124 125 125 126 127 128 128 129 129 120 120 121 121 121 122 123 124 124 125 125 126 127 128 129 129 120 120 121 121 121 122 122 123 124 125 125 126 127 128 129 129 129 120 120 120 121 121 122 123 124 125 126 127 128 128 129 129 129 129 129 129 129 129 129 129	I					
417 420 AODRESS OF LUUO BLOCK 421 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION 422 USER STACK OVERFLOW TRAP INSTRUCTION 423 USER TRAP 3 TRAP INSTRUCTION 424 MUUO FLAGS MUUO OP CODE, A 425 MUUO PLAGS MUUO OP CODE, A 426 E OF MUUO 427 MUUO PROCESS CONTEXT WORD 430 KERNEL NO TRAP MUUO NEW PC 431 SUPERVISOR NO TRAP MUUO NEW PC 432 SUPERVISOR TRAP MUUO NEW PC 433 SUPERVISOR TRAP MUUO NEW PC 434 CONCEALED TRAP MUUO NEW PC 435 CONCEALED TRAP MUUO NEW PC 436 PUBLIC NO TRAP MUUO NEW PC 437 PUBLIC TRAP MUUO NEW PC 438 440 RESERVED 477 500 PAGE FAIL WORD PAGE FAIL WORD 90 PAGE FAIL NEW PC 501 VSER PROCESS EXECUTION TIME 505 USER MEMORY REFERENCE COUNT 517 USER SECTION 0 RESERVED 527 S17 USER SECTION 17 600 RESERVED	- 1			i		
ADDRESS OF LUUO BLOCK 121 USER ARITHMETIC OVERFLOW TRAP INSTRUCTION 122 USER STACK OVERFLOW TRAP INSTRUCTION 123 USER TRAP 3 TRAP INSTRUCTION 124 MUUO FLAGS MUUO OP CODE, A 125 MUUO OLD PC 126 E OF MUUO 127 MUUO PROCESS CONTEXT WORD 128 MUUO PROCESS CONTEXT WORD 129 USERNEL NO TRAP MUUO NEW PC 131 SUPERVISOR NO TRAP MUUO NEW PC 132 CONCEALED NO TRAP MUUO NEW PC 133 SUPERVISOR TRAP MUUO NEW PC 144 145 CONCEALED TRAP MUUO NEW PC 147 150 PUBLIC TRAP MUUO NEW PC 177 170 170 171 170 171 171 171 171 171	1		NEXT PAGE.	i		
USER ARITHMETIC OVERFLOW TRAP INSTRUCTION USER STACK OVERFLOW TRAP INSTRUCTION USER TRAP 3 TRAP INSTRUCTION MUJO FLAGS MUJO OP CODE, A MUJO PLAGS MUJO OP CODE, A E OF MUJO MUJO PROCESS CONTEXT WORD KERNEL NO TRAP MUJO NEW PC SUPERVISOR NO TRAP MUJO NEW PC SUPERVISOR TRAP MUJO NEW PC CONCEALED TRAP MUJO NEW PC CONCEALED TRAP MUJO NEW PC CONCEALED TRAP MUJO NEW PC PUBLIC NO TRAP MUJO NEW PC A37 PUBLIC TRAP MUJO NEW PC A47 FUBLIC TRAP MUJO NEW PC TONCEALED TRAP MUJO NEW PC WESERVED A77 MUJO PAGE FAIL WORD PAGE FAIL WORD PAGE FAIL NEW PC USER PROCESS EXECUTION TIME USER MEMORY REFERENCE COUNT S37 USER SECTION 0 RESERVED ARSERVED	417			İ		
USER STACK OVERFLOW TRAP INSTRUCTION USER TRAP 3 TRAP INSTRUCTION MUJO FLAGS MUJO OP COOE, A MUJO FLAGS MUJO OP COOE, A E OF MUJO MUJO PROCESS CONTEXT WORD KERNEL NO TRAP MUJO NEW PC SUPERVISOR NO TRAP MUJO NEW PC SUPERVISOR TRAP MUJO NEW PC CONCEALED NO TRAP MUJO NEW PC CONCEALED NO TRAP MUJO NEW PC CONCEALED TRAP MUJO NEW PC PUBLIC NO TRAP MUJO NEW PC ATT PUBLIC TRAP MUJO NEW PC PAGE FAIL WORD PAGE FAIL WORD PAGE FAIL NEW PC USER PROCESS EXECUTION TIME SOF MESERVED TOTAL SUPERVISOR SOF PAGE FAIL OLD PC PAGE FAIL NEW PC USER MEMORY REFERENCE COUNT SOF MESERVED ASSERVED ASSERVED RESERVED ASSERVED	420 [ADDRESS OF LUVO BL	OCK	١.		
423 USER TRAP 3 TRAP INSTRUCTION 424 MUUO FLAGS MUUO OP CODE, A 425 MUUO GLO PC 426 E OF MUUO 427 MUUO PROCESS CONTEXT WORD 430 KERNEL NO TRAP MUUO NEW PC 431 KERNEL TRAP MUUO NEW PC 432 SUPERVISOR NO TRAP MUUO NEW PC 433 SUPERVISOR TRAP MUUO NEW PC 434 CONCEALED NO TRAP MUUO NEW PC 435 CONCEALED TRAP MUUO NEW PC 436 PUBLIC NO TRAP MUUO NEW PC 437 PUBLIC TRAP MUUO NEW PC 438 PUBLIC TRAP MUUO NEW PC 439 PAGE FAIL WORD 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL NEW PC 503 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 507 510 750 USER SECTION 0 7517 USER SECTION 37 600	421	USER ARITHMETIC OV	ERFLOW TRAP INSTRUCTION	1		
MUJO FLAGS MUJO OP CODE, A 425 MUJO OLD PC 426 E OF MUJO 427 MUJO PROCESS CONTEXT WORD 430 KERNEL NO TRAP MUJO NEW PC 431 KERNEL TRAP MUJO NEW PC 432 SUPERVISOR NO TRAP MUJO NEW PC 433 SUPERVISOR NO TRAP MUJO NEW PC 434 CONCEALED NO TRAP MUJO NEW PC 435 CONCEALED TRAP MUJO NEW PC 436 PUBLIC NO TRAP MUJO NEW PC 437 PUBLIC TRAP MUJO NEW PC 440 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL NEW PC 503 USER PROCESS EXECUTION TIME 506 USER MEMORY REFERENCE COUNT 517 USER SECTION 0 RESERVED 537 540 USER SECTION 17 660	422	USER STACK OVERFLO	W TRAP INSTRUCTION	1		
MUJO OLD PC 426 E OF MUJO 427 MUJO PROCESS CONTEXT WORD 428 KERNEL NO TRAP MUJO NEW PC 431 KERNEL TRAP MUJO NEW PC 432 SUPERVISOR NO TRAP MUJO NEW PC 433 SUPERVISOR TRAP MUJO NEW PC 434 CONCEALED NO TRAP MUJO NEW PC 435 CONCEALED TRAP MUJO NEW PC 436 PUBLIC NO TRAP MUJO NEW PC 437 PUBLIC TRAP MUJO NEW PC 477 400 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL NEW PC 504 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 510 737 540 USER SECTION 0 757 757 758 USER SECTION 17 600 760 RESERVED		USER TRAP 3 TRAP INS	TRUCTION			
### E OF MUIO ### MUIO PROCESS CONTEXT WORD ### WIOO PROCESS CONTEXT WORD ### KERNEL NO TRAP MUIO NEW PC ### SUPERVISOR NO TRAP MUIO NEW PC ### CONCEALED NO TRAP MUIO NEW PC ### CONCEALED TRAP MUIO NEW PC ### CONCEALED TRAP MUIO NEW PC ### PUBLIC NO TRAP MUIO NEW PC ### PUBLIC TRAP MUIO NEW PC #	424	MUUO FLAGS	MUUQ OP CODE, A	•		
MUJO PROCESS CONTEXT WORD KERNEL NO TRAP MUJO NEW PC KERNEL TRAP MUJO NEW PC SUPERVISOR NO TRAP MUJO NEW PC SUPERVISOR TRAP MUJO NEW PC CONCEALED NO TRAP MUJO NEW PC CONCEALED TRAP MUJO NEW PC PUBLIC NO TRAP MUJO NEW PC PUBLIC TRAP MUJO NEW PC ATT PAGE FAIL WORD PAGE FAIL FLAGS PAGE FAIL NEW PC USER PROCESS EXECUTION TIME SOF RESERVED RESERVED ARSERVED ARSERVED RESERVED ARSERVED ARSERVED ARSERVED RESERVED ARSERVED		MUUO OLD PC		•		
A30 KERNEL NO TRAP MUJO NEW PC 431 KERNEL TRAP MUJO NEW PC 432 SUPERVISOR NO TRAP MUJO NEW PC 433 CONCEALED NO TRAP MUJO NEW PC 434 CONCEALED TRAP MUJO NEW PC 436 PUBLIC NO TRAP MUJO NEW PC 437 PUBLIC TRAP MUJO NEW PC 438 PUBLIC TRAP MUJO NEW PC 439 PAGE FAIL WORD 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL NEW PC 503 USER PROCESS EXECUTION TIME 506 RESERVED 537 USER SECTION 0 RESERVED 537 USER SECTION 17 600 RESERVED	426	E OF MUUO		•		
431 KERNEL TRAP MUJO NEW PC 432 SUPERVISOR NO TRAP MUJO NEW PC 433 SUPERVISOR TRAP MUJO NEW PC 434 CONCEALED NO TRAP MUJO NEW PC 435 PUBLIC NO TRAP MUJO NEW PC 436 PUBLIC NO TRAP MUJO NEW PC 437 PUBLIC TRAP MUJO NEW PC 440 46 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL NEW PC 503 USER PROCESS EXECUTION TIME 506 USER MEMORY REFERENCE COUNT 510 607 510 740 USER SECTION 0 7517 USER SECTION 17 600 7517 USER SECTION 17	427	MUUO PROCESS CONTE	EXT WORD	1		
SUPERVISOR NO TRAP MULIO NEW PC 333 SUPERVISOR TRAP MULIO NEW PC 434 CONCEALED NO TRAP MULIO NEW PC 435 CONCEALED TRAP MULIO NEW PC 436 PUBLIC NO TRAP MULIO NEW PC 437 PUBLIC TRAP MULIO NEW PC 440 477 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL FLAGS 504 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 510 737 USER SECTION 0 748 RESERVED 577 USER SECTION 17 600 757 RESERVED	430	KERNEL NO TRAP MUL	O NEW PC	•		
433 SUPERVISOR TRAP MUUD NEW PC 434 CONCEALED NO TRAP MUUD NEW PC 435 CONCEALED TRAP MUUD NEW PC 436 PUBLIC NO TRAP MUUD NEW PC 437 PUBLIC TRAP MUUD NEW PC 440 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL NEW PC 4550 USER PROCESS EXECUTION TIME 506 USER MEMORY REFERENCE COUNT 510 RESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED	431	KERNEL TRAP MUUO N	IEW PC	١.		
434 CONCEALED NO TRAP MUUO NEW PC 435 CONCEALED TRAP MUUO NEW PC 436 PUBLIC NO TRAP MUUO NEW PC 437 PUBLIC TRAP MUUO NEW PC 440 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL NEW PC 45504 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 510 RESERVED 537 540 USER SECTION 0 RESERVED 600 RESERVED	432					
435 CONCEALED TRAP MUUD NEW PC 436 PUBLIC NO TRAP MUUD NEW PC 437 PUBLIC TRAP MUUD NEW PC 440 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL OLD PC 503 PAGE FAIL NEW PC 504 USER PROCESS EXECUTION TIME 506 478 510 610 611 612 613 613 614 615 615 616 617 618 618 618 618 618 618 618 618 618 618	433	SUPERVISOR TRAP MUUO NEW PC				
436 PUBLIC NO TRAP MUUD NEW PC 437 PUBLIC TRAP MUUD NEW PC 440 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL OLD PC 503 PAGE FAIL NEW PC USER PROCESS EXECUTION TIME 505 USER MEMORY REFERENCE COUNT 510 RESERVED 537 540 USER SECTION 0 757 758 759 759 750 7510 7510 7517 7510	434	CONCEALED NO TRAP	MUUO NEW PC	١.		
437 PUBLIC TRAP MUUO NEW PC 440 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL OLD PC 503 PAGE FAIL NEW PC 504 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 510 RESERVED 537 540 USER SECTION 0 757 758 759 759 750 750 751 751 751 752 753 754 755 755 755 756 757 758 758 758	435	CONCEALED TRAP MUUO NEW PC				
A40 RESERVED 477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL OLD PC 503 PAGE FAIL NEW PC 504 USER PROCESS EXECUTION TIME 506 USER MEMORY REFERENCE COUNT 510 RESERVED 537 540 USER SECTION 0 RESERVED 757 758 759 759 759 759 759 759	436	PUBLIC NO TRAP MUU	NEW PC	١.		
RESERVED 477 500 PAGE FAIL WORD 901 PAGE FAIL FLAGS 502 PAGE FAIL OLD PC 503 USER PROCESS EXECUTION TIME 505 USER MEMORY REFERENCE COUNT 507 510 RESERVED 537 540 USER SECTION 0 9858RVED 7858RVED	437	PUBLIC TRAP MUUO NI	EW PC	۱.		
477 500 PAGE FAIL WORD 501 PAGE FAIL FLAGS 502 PAGE FAIL OLD PC 503 PAGE FAIL NEW PC USER PROCESS EXECUTION TIME 505 USER MEMORY REFERENCE COUNT 510 RESERVED 537 540 USER SECTION 0 757 USER SECTION 17 600 RESERVED	440			1		
PAGE FAIL WORD 901 PAGE FAIL FLAGS 902 PAGE FAIL OLD PC 903 PAGE FAIL NEW PC 905 USER PROCESS EXECUTION TIME 907 910 RESERVED 937 940 USER SECTION 0 97 97 98 98 98 98 98 98 98 98		RESERVED		i		
501 PAGE FAIL FLAGS 502 PAGE FAIL OLD PC 503 PAGE FAIL NEW PC 504 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 507 510 FRESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 FRESERVED FRESERVED FRESERVED FRESERVED	477			1		
502 PAGE FAIL OLD PC 503 PAGE FAIL NEW PC 504 USER PROCESS EXECUTION TIME 505 506 USER MEMORY REFERENCE COUNT 510 RESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED	500	PAGE FAIL WORD		١.		
PAGE FAIL NEW PC USER PROCESS EXECUTION TIME USER MEMORY REFERENCE COUNT SOT SIT ACSERVED SIT USER SECTION 0 RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED	501	PAGE FAIL FLAGS		٦.		
904 USER PROCESS EXECUTION TIME 505 USER MEMORY REFERENCE COUNT 507 510 RESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED	502	PAGE FAIL OLD PC]•		
SOS USER PROCESS EXECUTION TIME SOC USER MEMORY REFERENCE COUNT SOC RESERVED SOC USER SECTION 0 SOC USER SECTION 17 GOO RESERVED RESERVED RESERVED	503	PAGE FAIL NEW PC]•		
505 506 USER MEMORY REFERENCE COUNT 510 RESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED	504	HEED ADOCEST THESE	TION TIME	1		
506 USER MEMORY REFERENCE COUNT 507 510 RESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED	505	OPEN MOCEPS EXECU	HUR TIME	1		
507 510 RESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED	- 1	INCO MENORY OFFI	SUCE COLUET	1		
510 RESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED		USEN MEMUNT REFER	ENCE COUNT	1		
RESERVED 537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED				1		
537 540 USER SECTION 0 577 USER SECTION 17 600 RESERVED	3.0			1		
540 USER SECTION 0 577 USER SECTION 37 600 RESERVED	ì	RESERVED		i		
540 USER SECTION 0 577 USER SECTION 37 600 RESERVED				!		
577 USER SECTION 17 600 RESERVED	537			1		
AESERVED	540	USER SECTION 0		1		
AESERVED	1	1		1		
RESERVED	577	USER SECTION 37		1		
	600			1		
777 I	ŧ	RESERVED		!		
	111			J		

EXECUTIVE PROCESS TABLE


	THE PROPERTY OF THE PARTY OF TH
	EIGHT CHANNEL LOGOUT AREAS
i	EACH: 0 INITIAL CHANNEL COMMAND
i	1 GETS CHANNEL STATUS WORD
İ	2 GETS LAST UPDATED COMMAND
L	3 RESERVED
	RESERVED
	STANDARD PRIORITY INTERRUPT INSTRUCTIONS
1	FOUR CHANNEL BLOCK FILL WORDS
۲ ا ,	RESERVED
٥t	FOUR OTEZQ CONTROL BLOCKS
1 o 1 1 o 1 o	RESERVED
,	EXECUTIVE ARITHMETIC OVERFLOW TRAP INSTRUCTION
22	EXECUTIVE STACK OVERFLOW TRAP INSTRUCTION
23	EXECUTIVE TRAP 3 TRAP INSTRUCTION
24 	RESERVED
37	
10	TIME BASE
11	
12	PERFORMANCE ANALYSIS COUNT
13	TO WITCOMET INSTRUCTION
14	INTERVAL COUNTER INTERRUPT INSTRUCTION
15	
37	
	EXECUTIVE SECTION 0
37 40 377	

SECTION POINTER





NORMAL SECTION POINTER (CODE=2)

PAGE POINTERS




INDIRECT SECTION POINTER (CODE=3)






SHARED POINTER (CODE=2) SBR+SPTX=PHYSICAL ADDRESS OF WORD HOLDING ADDRESS OF PAGE




PAGE NUMBER IS NEW DISPLACEMENTANOTHER PAGE TABLE

SPT ENTRY



CORE STATUS TABLE ENTRY



All CSTs are indexed into by the page number.


SUMMARY
PAGING WORD FORMATS
FIGURE F

B 32-34 reserved by DEC.

B 35 modified bit.

All unused bits are reserved for future use by DEC

Figure G TOPS-20 Virtual Address Space and Process Table Layout



KL PAGING

REF.

1080, 2040, 2060 ENGINEERING FUNCTIONAL SPEC. -CHAP 2.8 BY DEC TITLE: KL10 PAGING-REV 2

DECSYSTEM 20 UPDATE COURSE STUDENT GUIDE BOOK 4: KL HARDWARE

KL10 SYSTEM OPERATIONS SECTION 3 PAGES 3-20 THROUGH 3-43

HISTORY REF A DOCUMENT OF THE KI10 THE KI10 AS A PAGING MACHINE

ADDRESS ENGINE

The address engine is the logic that furnishes memory addresses for MOS MEMORY. These addresses must be put through the "MAP" and converted to physical memory addresses (PMA). Normally the addresses are used for fetching instructions, fetching data for an instruction, or storing data for an instruction.

The Map also has another input from the TYBUS that supplies memory addresses for "DMA" transfers on the TYBUS.

All logic is based on the maximum use of MOS Memory. The memory has five basic types of cycles.

Each cycle type has a priority of it's own. Zero is the highest priority.

Memory Cycle Types

Priority ----Cycle Type

0 Refresh * Special Cycles. CPU cannot use

*

1 DMA read * Memory during these cycles

*

DMA Write

2 CPU Read-----Data Fetch and instruction Fetch CPU Write-----Data Store

Cycle TYPE address source.....

TYPE ADDRESS SOURCE ****

REFRESH----GENERATED BY INTERNAL MEMORY HARDWARE

DMA READ----TYBUS I/O ADDRESS LINES


DMA WRITE----TYBUS I/O ADDRESS LINES


CPU READ


(DF)----EA MUX/MAP (IF)----PPC OR JPPC


CPU WRITE


(DS)---EA MUX/MAP (DATA STORE)




















DRAWING NUMBER

1 of 2

BIT ASSIGNMENTS


00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25
ENB EA LEFT	ENB EA FROM OBUS	LD MA	IDISP RO	MEM WAIT	SEL AA FROM MA	PARO	SPARE 1	CARRY IN		ALU SRC			ALU FUN			ALU DST		ALU1 SEL	LD AR			G			


																	60	

LITERAL FIELD

62	63	64	.65	66	67	68	69	70	7.1	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87
								- 1																	
İ																									- 1
																									į
İ																				l				ı	1
İ																				l					ł
						2		41				<u>ب</u> ـ								ĺ	-	,			_ [
İ		F-0	5			ARE		Š	Š			SEL									į	<u>ו</u>		8	8
		Ľ	ı			SP.		Š				AC				-	.			l	?	5		F	4
														l .						ı					

	A	नितासार साह	MIS
SCALE:		DRAWN BY HRK	
DATE:	6-28-82	C.D. MARTIN	REVISED 7-9-82
	2	26 MICROWORD	
	ВІТ	ASSIGNMENTS	2 of 2





	, , , ,	1 1-1-	יפופי	काटा	3161	= 1	181	1919	गद्वा	۽ اءِ	\$ 15	ाड्डा	el a	12	igi;	121	ना	es ; es	: ee i	04 . 64	. 00	ee : er	66 (6	H ; 10	: •• ; •	2. 18	81:	e 1 e	्र ह	§1 €	81	1 9 1	318	15	§ 1 g 1		191	€	9 3	151	3	1813	3	ğ 1 g	1315	B 8	§ 31	818	П	7
38	1						ľ			-	٦				٤٠		1				000	MOR CONTR	OL 8			.	-				• •																			
7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		A A		2 3	8	8 5	5		9			ţ	1		¥				5	1 1	13		e i		1	5			NOT BUZZ			20				5		SPARE 2		¥00¥		ž v			•			5	8	8
00000		9 -	11111					81 25	in	24 26	-	1=	-	•	P	• •		-	Ħ	= -		-	-	F	T	-	-	- 42	63 (4 5	7	7 50		F	17 64	"	1	-	= -	H	79 71	11		77 70	7	-	80 80		Ħ	哥
	\coprod	Ш	Ш	$\perp \! \! \! \! \! \! \! \! \perp$	41	$\bot \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	_	Ц	\coprod	_	-	$\downarrow \downarrow$	-	\perp	-	4	4	+	H	+	H	+	dash	+	H	╀	H	╀	H	+	\vdash	H	+	H	+	+	H	+	H	H	+	H	H	╁	╁┼	+	+	H	+	-
		Ш	Ш	Ш	Ш			Ц	$\perp \downarrow$	\perp	Ц	Ш		\perp		\perp	\coprod	\downarrow	\coprod	_	\prod	1	\sqcup		\sqcup	\downarrow	H	4	Н	\mathbb{H}	4	\mathcal{H}	+	H	+	+	H	+	\vdash	H	+	₩	H	+	H	\mathbb{H}	+	H	+	\dashv
		Ш		Ш		$\perp \mid$			Ш	\perp	Ц	Ш	Ц.	\perp	Ц			\downarrow	\coprod	\downarrow	\sqcup	_		\perp	Ц	\downarrow	\coprod	\bot	Ц	\perp	Н	\coprod	4	\sqcup	\bot	4	\coprod	+	Н	H	\perp	H	H	+	H	\mathbb{H}	+	ightarrow	\mathcal{H}	4
									Ш		Ц				Ц		Ц	ļ	Ц		Ц	\perp	Ц		Ц	\perp	\coprod	\downarrow	Ц	\perp	Ц	\sqcup	4	\sqcup	\bot	4	\coprod	4	Ц	\coprod	\downarrow	\coprod	$\downarrow \downarrow$	4	\sqcup	\dashv		Н	\sqcup	H
															Ц			\perp	Ц	1	Ц		Ц		Ц	L	Ц	\perp	Ц		Ц	Ш	1	Ц	\perp	Ц	\coprod	_	Ц	Ц	1	\coprod	\sqcup	\perp	\coprod	Ц	\perp	Ц	$\perp \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$	
																					Ц		Ц		Ц		Ц	\perp	Ц		Ц	Ц		Ц			\coprod		Ц	Ш	\perp	Ц	\sqcup	\perp	Ш	Ш		Ц	Ш	
																					Ш				Ц		Ц				Ц		\perp	Ц			\coprod		Ц	Ц		Ц	Ц	\perp	Ц	Ш		Ц		Ц
																					Ц				Ц		Ц	_	Ц		Ц	Ц		Ш	\perp	Ц	\coprod		Ц	\coprod	\perp	Ш	Ц		Ц	Щ		Ц	ot	
						$\cdot \ $		\prod																								Ш		Ц			\coprod		Ц	Ш	\perp	\coprod	Ц	\perp	Ц	Ш		Ц	ot	Ц
	111								\prod						П			1																																Ш
	111							П	\prod						П			T						T	П																									Ш
	111		$\dagger \dagger \dagger$			\top		\sqcap	\Box		\prod				П					T	П		П	T	П			T	П		П			П		П	\prod											П		
	111	†††						Ħ	$\dagger \dagger$		$\dagger \dagger$			1	\sqcap			T	П		П			T	П	1	П	T	П		П	П		П		П		T	П	П		П			П	\prod		П		П
	+++	111	+++		\top	\dagger	+	H	$\dagger \dagger$	\top	H	T		1	H		Н	Ť		1	Π			\dagger	П	T		T	П			Π	T	Ħ		T	П			П		П			П			\prod	7	П
	+++	111		11	++	$\dagger \dagger$		H	$\dagger \dagger$	\top	H			1	\dagger	+		†	\sqcap	1	П			T	П		\sqcap	T	П			П	T	П			П		П	П		П	П		П	Т	T	П	П	П
1111	+++	+++	+++	+++	- -	+	+	H	\forall	+	$\dagger \dagger$	+	\vdash	+	H	\dagger	H	\dagger	Ħ	十	H	+	H	+	11	\dagger	H	+	H		H	$\dagger \dagger$	\dagger	H	T	+	$\dagger \dagger$	\dagger		П	\dagger	Ħ	П	\top	\prod	\top	\top	\sqcap	7	П
1++++	+++	+++	+	H	$\dashv \dagger$	+	+	H	+	+	H	+	\vdash	+	H	+	\dashv	+	Н	+	-	+	H	+	$\dagger \dagger$	\dagger	H	+	+	\dagger	+	H	十	$\dag \dag$	$\dagger \dagger$	+	††	\dagger	$\mid \uparrow \mid$	$\dagger \dagger$	+	H	$\dagger \dagger$	+	$\dagger \dagger$	\dagger	+	$\dag \uparrow$	+	П
1111	+++	+++	+	H	++	+	+	H	+	+	H	+	\vdash	╁	H	+	H	+	H	+	H	+	H	+	H	\dagger	H	+	H	\dagger	\dagger	$\dagger \dagger$	十	H	$\dagger \dagger$	\dagger	$\dagger\dagger$	+	\dagger	$\dagger \dagger$	\dagger	$\dagger \dagger$	$\dagger \dagger$		Ħ	\dagger	+	$\dagger \dagger$	\forall	H
H + H	+++	+++	+++	+	\dashv	+	+	H	H	+	\forall	+	\vdash	+	╫	+	\dashv	+	Н	+	H	+	H	十	H	+	H	+	+	$\dagger \dagger$	+	$\dagger \dagger$	+	$\dag \dag$	\forall	\dagger	$\dagger\dagger$	十	\vdash	$\dagger\dagger$	\dagger	H	H	\top	11	\dagger	\top	$\dagger \dagger$	\dagger	П
 	+++	+++	+++		+	╫	\dashv	₩	+	+	H	+	+	+	H	+	+	+	Н	+	Н	+	H	+	H	+	H	+	H	$\dagger \dagger$	\top	H	\dagger	H	$\dagger \dagger$	\dagger	$\dagger\dagger$	\dagger		$\dagger\dagger$	\dagger	11	H	+	$\dagger\dagger$	\top	1	$\dagger \dagger$	#	
	+++	+++	+	$\left \cdot \right $	+	+	+	₩	H	+	\vdash	+	+	+	H	+	H	+	H	+	H	+	${\mathbb H}$	+	H	+	H	+	H	+	\vdash	H	+	╁	+	H	$\dagger\dagger$	+	+	$\dagger\dagger$	+	H	$\dagger \dagger$	+	$\dagger\dagger$	+	+	H	+	H
	+++	+++	+		-++	+	+	H	+	+	H	+	+	+	\vdash	+	\dashv	+	Н	+	H	+	H	+	H	+	H	+	+	+	+	H	+	H	+	+	$\dagger\dagger$	+	+	$\dagger\dagger$	+	$\dagger \dagger$	H	+	$\dagger\dagger$	+	+	H	+	+
, 111	44	+++			4	\dashv	-	-	+	+	-	+	+	\perp	\parallel	\perp	+	+	H	+	-	+	+	+	H	+	╟	+	+	+	+	┼┤	+	╁	+	+	+	+	+	+	+	+	+	+	+	+	+	H	+	
a, 01 22 03 0	34 04 04 0	00 00				. . .	10 10	,	, , ,	7. 7.	,,,			• • • •	•• •	. 4		m 1,	-			., .,					• 0•	,	13	4 4		,	64 60		., .				•• ,]		1	. ,.		+	•0 •1	07 03	١		

GLOSSARY OF TERMS FOR MICROWORD

ENB EA LEFT - Enables left half of EAMUX ENB EA From OBUS - Allows OBUS thru EAMUX LD MA - Allows MA reg.loaded from EA BUS - Instruction Dispatch Request. Takes a Cour CMPSE I DISP-RQ Dispatch to (2*OPCODE) + Dispatch Base Reg. 6002 15 (AC) The +1 mars. MEM WAIT - Inhibits Gated Clock - Selects MA for the Address Adder SEL AA FROM MA PAR O - Parity Bit for Microword - Not Used SPARE 1 CARRY IN - Bit Added to ALU ALU SRC - ALU SOURCE NOTE: - ALU FUNCTION ALU FUN See Table For 2901C - ALU DESTINATION ALU DST - SELECTS THE 2nd ALU GROUP ALU1 SEL LD AR - ENABLES LOADING OF AR REG J COND - CONDITION FIELD FOR MICROWORD JUMP REV - REVERSE CONDITION OF JCOND. - MULTIPLE FUNCTION MAPF SPC - SPECIAL FUNCTIONS JADR - ADDRESS FOR MICR MEMORY TO JUMP TO)-=(ONE IN THE SAME) I DISP CONTROL) - INSTRUCTION DISPATCH CONTROLS IF NOT A JUMP CYCLE - NOT USED ALWAYS ZERO X MODE CND ABRT (02) - 02 Bit of Condition Abort Dispatch IDX CY - INDEX CYCLE TRAP ON INDEX BITS IND ENB - INDIRECT ENABLE CMD ABRT FLAG - CONDITION ABORT FLAG JUMP FLAG - JUMP

NOT CND ABRT (10)- 10 BIT OF CONDITION ABORT DISPATCH

GLOSSARY OF TERMS FOR MICROWORD

NOT CND ABORT (04) - BIT OF CONDITION ABORT DISPATCH

DISP FROM MEM - EA MUX SOURCE DURING INSTRUCTION DISPATCH (JADR 09)

FIELD 46 BIT (N/U)-INDICATES AN INDIRECT CYCLE (NOT USED)

EOI I DISP - END OF INSTRUCTION

PRINCIPLE I DISP - MOST DISPATCHES ARE PRINCIPLE

HOLD PC

- HOLD PROGRAM COUNT

ROT SIZE - ROTATES D BUS LEFT BY VALUE

MASK SIZE - NUMBER OF BITS ON, RIGHT JUSTIFIED

_ CAN SPECIFY RIGHT OR LEFT MASK

DEST - SPECIFIES WHERE OUTPUT OF ALU IS TO GO.

SPARE 2 - NOT USED

J CODE - TYPE OF JUMP

- SPECIFIES WHAT ADDRESSES THE AC INSIDE THE ALU. AC SEL

- SPECIFIES WHAT IS TO BE PUT ON THE D BUS D

CYLEN - SPECIFIED CYCLE LENGTH

IF RQ * - SPECIFIES INSTRUCTION FETCH REQUEST

- SPECIFIES DATA FETCH FROM MAIN MEMORY DF RQ *

^{*} NOTE BITS ARE INVERTED

JCOND Field

JCOND+REV	=	0	OBUS NOT EQUAL O
JCOND+REV	=	1	OBUS EQUAL O
JCOND+REV	=	2	OBUS LESS THAN O
JCOND+REV	=	3	OBUS NOT LESS THAN O
JCOND+REV	=	4	OBUS NOT GREATER THAN O
JCOND+REV	=	5	OBUS GREATER THAN O
JCOND+REV	=	6	TO BE ADDRESSED
JCOND+REV	=	7	TO BE ADDRESSED
JCOND+REV	=	10	OBUS18
JCOND+REV	=	11	NOT OBUS18
JCOND+REV	=	12	Q0-35, BIT SHIFTED INTO Q36
JCOND+REV	dir.	13	NOT Q0-35, NO BIT SHIFTED INTO Q36
JCOND+REV	=	14	CRYO
JCOND+REV	=	15	NOT CRYO
JCOND+REV	=	16	HALF
JCOND+REV	=	17	NOT HALF
JCOND+REV	=	20	MM-ACC-COND (FOR DEPOSITING MICRO MEM)
JCOND+REV	=	21	-MM-ACC-COND(FOR DEPOSITING MICRO MEM)
JCOND+REV	=	22	TO BE ADDRESSED
JCOND+REV	=	23	TO BE ADDRESSED
JCOND+REV	=	24	TO BE ADDRESSED
JCOND+REV	=	25	TO BE ADDRESSED
JCOND+REV	=	26	TO BE ADDRESSED
JCOND+REV	=	27	TO BE ADDRESSED

JCOND+REV	=	30	TO BE ADDRESSED
JCOND+REV	=	31	TO BE ADDRESSED
JCOND+REV	=	32	TO BE ADDRESSED
JCOND+REV	=	33	TO BE ADDRESSED
JCOND+REV	=	34	MAPF = O NO-MAPF
JCOND+REV	=	35	TO BE ADDRESSED
JCOND+REV	=	36	TO BE ADDRESSED
JCOND+REV	=	37	TO BE ADDRESSED
JCOND+REV	=	40	BYTE-OVF (LOOKS AT PTR ON EA)
JCOND+REV	=	41	NOT BYTE-OVF
JCOND+REV	=	42	INTRPT
JCOND+REV	=	43	NOT INTRPT
JCOND+REV	=	44	MA < 20
JCOND+REV	=	45	MA > =20
JCOND+REV	=	46	AC EQUAL O
JCOND+REV	=	47	AC NOT EQUAL O
JCOND+REV	=	50	EA<20
JCOND+REV	=	51	EA > =20
JCOND+REV	=	52	USER
JCOND+REV	=	53	EXEC
JCOND+REV	=	54	TO BE ADDRESSED
JCOND+REV	=	55	TO BE ADDRESSED
JCOND+REV	=	56	MAPF = 10 R-M-W, USED FOR READ MODIFY
			WRITE DURING D (MEM) CYCLE
JCOND+REV	=	57	MAPF = O NO-MAPF

.JCOND+REV	=	60	TO BE ADDRESSED
JCOND+REV	=	61	TO BE ADDRESSED
JCOND+REV	=	62	TO BE ADDRESSED
JCOND+REV	=	63	TO BE ADDRESSED
JCOND+REV	=	64	TO BE ADDRESSED
JCOND+REV	=	65	TO BE ADDRESSED
JCOND+REV	=	66	LAST-COND
JCOND+REV	=	67	NOT LAST-COND
JCOND+REV	=	70	CONTINUE (FORCES .+1 REGARDLESS OF JCODE
JCOND+REV	=	71	TO BE ADDRESSED
JCOND+REV	=	72	TO BE ADDRESSED
JCOND+REV	=	73	TO BE ADDRESSED
JCOND+REV	=	74	TRUE (DEFAULT)
JCOND+REV	=	75	FALSE
JCOND+REV	=	76	TO BE ADDRESSED
JCOND+REV	=	77	TO BE ADDRESSED

MAPF Field

MAPF	=	0	NO-MAPF
MAPF	=	1	TO BE ADDRESSED
MAPF	=	2	TO BE ADDRESSED
MAPF	=	3	TO BE ADDRESSED
MAPF	=	4	TO BE ADDRESSED
MAPF	=	5	TO BE ADDRESSED
MAPF	=	6	TO BE ADDRESSED
MAPF	=	7	TO BE ADDRESSED
MAPF	=	10	R-M-W, USED FOR READ MODIFY WRITE DURING
MAPF	=	10 11	R-M-W, USED FOR READ MODIFY WRITE DURING D(MEM)CYCLE TO BE ADDRESSED
			D(MEM)CYCLE
MAPF	=	11	TO BE ADDRESSED CYCLE
MAPF	=	11 12	TO BE ADDRESSED TO BE ADDRESSED
MAPF MAPF	=	11 12 13	TO BE ADDRESSED TO BE ADDRESSED TO BE ADDRESSED
MAPF MAPF MAPF	= =	11 12 13 14	TO BE ADDRESSED TO BE ADDRESSED TO BE ADDRESSED TO BE ADDRESSED

JCODE Field

JCODE	=0	JUMP, SEE JADR
JCODE	=1	JUMPLC, JUMP TO JADR IF LAST CONDITION
JCODE	=2	LBJUMP, JUMP TO JADR=1 IF TRUE CONDITION ELSE JADR
JCODE	=3	LBJUMPLC, JUMP TO JADR+1 IF LAST CONDITION ELSE JADR
JCODE	=4	PUSHJ, JUMP TO JADR AND SAVE MIC ON STACK
JCODE	=5	PUSHJLC, JUMP TO JADR IF LAST CONDITION AND SAVE MIC ON STACK
JCODE	<•> =6	IDISP (SEE IDISP CONTROLS)
JCODE	=7	CONT, CONTINUE AND SELECT MI-BA FROM JADR (DEFAULT)
JCODE	=10	POPJ, PULL NEXT MICRO-INSTRUCTION ADDRESS OFF STACK
JCODE	=11	POPJLC ()
JCODE	=12	LBPOPJ ()
JCODE	=13	LBPOPJLC ()
JCODE	=14	@JADR ()
JCODE	=15	@JADRLC ()
JCODE	=16	ODISP, BRANCH TO LOCATION ON OBUS 00:13 (SKIP DISP)
JCODE	=17	CONTI, CONTINUE BUT SELECT MI-BA FROM JMEM

SPC Field

SPC	=	0	NO-SPEC (DEFAULT)
SPC	=	1	AMEM-P-DECR (DECREMENT AMEM PDL ADDR. CNTR.)
SPC	=	2	MU-PUSH (INCREMENT JMEM PDL ADDR. CNTR.)
SPC	=	3	MU-POP (DECREMENT JMEM PDL ADDR. CNTR.)
SPC	=	4	MM-ACCESS (RD/WRT MM SECTION MAPF AT LOCATION JADR)
SPC	=	5	PC=PC+1
SPC	=	6	MA-FROM-MEM (FORCES EAMUX TO SELECT MEM)
SPC	=	7	AMEM-P-INCR (INCREMENT AMEM PDL ADDRESS COUNTER)
SPC	=	10	LD-LOOP (LOAD LOOP-CTR FROM EOBUS, DEST MUST BE 0)
SPC	=	11	MU-INDEX (MICRO INDEX)
SPC	=	12	MAP-ENABLE
SPC	=	13	MAP-DISABLE
SPC	=	14	REENABLE-TRAP1
SPC	=	15	NOP
SPC	=	16	UHS-ENABLE (TURN ON MICRO HISTORY SYSTEM)
SPC	=	17	USH-DISABLE (TURN ON MICRO HISTORY SYSTEM
SPC	=	20	SUPPRESS-FETCH-TRAPS
SPC	=	21	MHS-DISABLE (TURN OFF MACRO HISTORY SYSTEM)
SPC	=	22	MHS-ENABLE (TURN ON MACRO HISTORY SYSTEM
SPC	=	23	CLR-DMA-ERR
SPC	=	24	FAKE-DFWAIT (D O AND D 1 READ PORTIONS OF TRAPPED MA)
SPC	=	25	NOP .
SPC	=	26	NOP
SPC	=	27	NOP

-1-

SPC	=	30	IOB-IN
SPC	=	31	IOB-OUT
SPC	=	32	PMASTAT-SELO
SPC	=	33	PMASTAT-SEL1
SPC	=	34	PMASTAT-SEL2
SPC	=	35	SEL-PMA-STAT
SPC	=	36	TO BE ADDRESSED
SPC	==	37	SEE D
SPC	=	40	CLR-DEV-FROM-INTR
SPC	- Common of the	41	CLR-PC-TRAP-FLAGS
SPC	=	42	CLR-AROV-TRAP-FLAGS
SPC	=	43	CLR-HALF
SPC	=	44	SET-PC-FLAGS (SET PC FLAGS FROM ALU RESULT)
SPC	=	45	TO BE ADDRESSED
SPC	=	46	CLR-MAP-SR (DOES SET PC FLAGS, MUST DO D+O TO PREV. CRYS)
SPC	=	47	BUS RESET (DOES SET PC FLAGS, MUST DO D+O TO PREV CRYS)
SPC	=	50	CLR-DEV-FROM-INTER
SPC	=	51	CLR-PC-TRAP-FLAGS
SPC .	=	52	CLR-AROV-TRAP-FLAG
SPC	=	53	CLR-HALF
SPC	=	54	SET-PC-FLAGS (SET PC FLAGS FROM ALU RESULT)
SPC	=	55	TO BE ADDRESSED
SPC	= .	56	CLR-MAP-SR (DOES SET PC FLAGS, MUST DO D+0 to PREV. CRYS)
SPC	=	57	BUS-RESET (DOES SET PC FLAGS, MUST DO D+O TO PREV. CRYS)

SPC	=	60	TO BE ADDRESSED
SPC	=	61	TO BE ADDRESSED
SPC	=	62	TO BE ADDRESSED
SPC	=	63	TO BE ADDRESSED
SPC	==	64	TO BE ADDRESSED
SPC	=	65	TO BE ADDRESSED
SPC	=	66	TO BE ADDRESSED
SPC	=	67	TO BE ADDRESSED
SPC	=	70	TO BE ADDRESSED
SPC	=	71	TO BE ADDRESSED
SPC	=	72	TO BE ADDRESSED
SPC	=	73	TO BE ADDRESSED
SPC	=	74	TO BE ADDRESSED
SPC	=	75	TO BE ADDRESSED
SPC	=	76	TO BE ADDRESSED
SPC	=	77	TO BE ADDRESSED

ROT SIZE Field

ROTATER	SIZE	=	0	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	1	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	2	TNOBIDN			
ROTATER	SIZE	=	3	TNIRIBN			
ROTATER	SIZE	=	4	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	5	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	6	TNODOBN			
ROTATER	SIZE	=	7	TNIROBN			
ROTATER	SIZE	=	10	TNIROBNI	20		
ROTATER	SIZE	=	11	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	12	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	13	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	14	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	15	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	16	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	17	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	20	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	21	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	22	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	23	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	24	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	25	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	26	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	27	ROTATED	ву	THIS	VALUE

ROTATER	SIZE	=	30	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	31	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	32	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	33	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	34	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	35	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	36	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	37	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	40	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	41	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	42	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	43	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	44	ROTATED	ву	THIS	VALUE
ROTATER	ŚIZE	=	45	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	46	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	47	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	50	USE ROT	SI	ZE RE	GISTER
ROTATER	SIZE	=	51	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	52	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	53	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	54	ROTATED	BY	THIS	VALUE
ROTATER	SIZE	=	55	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	56	ROTATED	BY	THIS	VALUE
ROTATER	SIZE	=	57	ROTATED	ву	THIS	VALUE

ROTATER	SIZE	=	60	ROTATER	DIS	SABLED	(DEFAULT)
ROTATER	SIZE	=	61	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	62	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	63	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	64	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	65	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	66	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	67	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	= '	70	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	71	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	72	ROTATED	вч	THIS	VALUE
ROTATER	SIZE	=	73	ROTATED	ВУ	THIS	VALUE
ROTATER	SIZE	=	74	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	75	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	35	76	ROTATED	ву	THIS	VALUE
ROTATER	SIZE	=	77	ROTATED	ву	THIS	VALUE

MASK Field

MASK	=	01	SEE MASKER VALUE
MASK	=	02	SEE MASKER VALUE
MASK	=	03	SEE MASKER VALUE
MASK	=	04	SEE MASKER VALUE
MASK	=	05	SEE MASKER VALUE
MASK	=	06	SEE MASKER VALUE
MASK	=	07	SEE MASKER VALUE
MASK	=	10	SEE MASKER VALUE
MASK	=	11	SEE MASKER VALUE
MASK	=	12	SEE MASKER VALUE
MASK	=	13	SEE MASKER VALUE
MASK	=	14	SEE MASKER VALUE
MASK	=	15	SEE MASKER VALUE
MASK	=	16	SEE MASKER VALUE
MASK	=	17	SEE MASKER VALUE
MASK	=	20	SEE MASKER VALUE
MASK	=	21	SEE MASKER VALUE
MASK	=	22	SEE MASKER VALUE
MASK	=	23	SEE MASKER VALUE
MASK	=	24	SEE MASKER VALUE
MASK	=	25	SEE MASKER VALUE
MASK	=	26	SEE MASKER VALUE
MASK	=	27	SEE MASKER VALUE

MASK	=	30	SEE MASKER VALUE
MASK	=	31	SEE MASKER VALUE
MASK	=	32	SEE MASKER VALUE
MASK	=	33	SEE MASKER VALUE
MASK	=	34	SEE MASKER VALUE
MASK	=	35	SEE MASKER VALUE
MASK	=	36	SEE MASKER VALUE
MASK	=	37	SEE MASKER VALUE
MASK	=	4 0	SEE MASKER VALUE
MASK	=	41	SEE MASKER VALUE
MASK	æ	41	SEE MASKER VALUE
MASK	=	4 3	SEE MASKER VALUE
MASK	=	44	SEE MASKER VALUE
MASK	=	45	SEE MASKER VALUE
MASK	=	4 6	SEE MASKER VALUE
MASK	=	47	SEE MASKER VALUE
MASK	=	50	USE MASK SIZE REGISTER
MASK	=	51	SEE MASKER VALUE
MASK	=	52	SEE MASKER VALUE
MASK	=	53	SEE MASKER VALUE
MASK	=	54	SEE MASKER VALUE
MASK	=	55	SEE MASKER VALUE
MASK	=	56	SEE MASKER VALUE
MASK	==	57	SEE MASKER VALUE

MASK		=	60	SEE MASKER VALUE
MASK		=	61	SEE MASKER VALUE
MASK		= :	62	SEE MASKER VALUE
MASK		=	63	SEE MASKER VALUE
MASK		=	64	SEE MASKER VALUE
MASK		=	65	SEE MASKER VALUE
MASK		=	66	SEE MASKER VALUE
MASK		=	67	SEE MASKER VALUE
MASK		=	7 0	NO-MASK (DEFAULT)
MASK	(ENDCONN)	=	71	ACO_SIGN, Q35_0
MASK	(ENDCONN)	=	72	ACO_0,Q35_0
MASK	(ENDCONN)	=	73	ACO_OVF#SIGN, Q35SIGN
MASK		=	74	SEE MASKER VALUE
MASK		=	7 5	SEE MASKER VALUE
MASK		=	76	SEE MASKER VALUE
MASK			77	SEE MASKER VALUE

DEST Field

DEST =	= 0	TO BE ADDRESSED
DEST =	= 1	JMEM-MIC, DATA IS MICROINSTRUCTION COUNTER
DEST =	= 2	JMEM, DATA IS EOBUS
DEST =	= 3	JMEM-P, LOADS JMEM STACK PTR FROM OBUSO:9
DEST =	= 4 SPARE 2	= 0 NOT USED
DEST =	= 5	AMEM-P, LOADS AMEM STACK PTR FROM OBUSO:9
DEST =	= 6 SPARE 2	= 0 NOT USED
DEST =	= 7	COND-AC-STO, FORCE 2 BIT OF ALU DST IF AC ADD <> 0
DEST =	= 10	VA-MODE, ADDRESS ENGINE MA SOURCE CONTROL
DEST =	= 11	CPU-MODE, XMODE AND ECC INHIBIT AND MAP ON
DEST =	= 12	IDISP-REG, INTERPRETER BASE ADDRESS
DEST =	= 13	SELECT-HOLD, CAUSES HOLD TO APPEAR ON MEM BUS
DEST =	= 14	SELECT-MB, CAUSES MB TO APPEAR ON MEM BUS
DEST =	= 15 SPARE 2	e = 0 NOT USED
DEST =	= 16 SPARE 2	e o not used
DEST =	= 17 SPARE 2	2 = 0 NOT USED
DEST =	= 20	MAP-EXEC-SR
DEST =	= 21	PC-FLAGS, JUST THE FLAGS
DEST =	= 22	ROTR, ROT SIZE REGISTER
DEST =	= 23	DEV-ADR, DEVICE ADDRESS REGISTER
DEST =	= 24	MASKR, MASK SIZE REGISTER
DEST =	= 25	TO BE ADDRESSED
DEST =	= 26	MAP-MA, HALF OF MAP MEMORY
DEST =	= 27	MAP-TAG, HALF OF MAP MEMORY

DEST	=	30	EXEC-CTXT, ONE OF TWO
DEST	=	31	USER-CTXT, ONE OF TWO
DEST	=	32	HS-ADR, MACRO BREAK COMPARISON ADDRESS
DEST	=	33	HS-CTRL, MACRO BREAK CONTROL FLAGS AND RECORD ADDRESS
DEST	=	34	HS-COUNT, MACRO BREAK HIT COUNTER AND BREAK DELAY
DEST	=	35	MERGE, CAUSES EA03:17 TO BE MERGED WITH EA18:35
DEST	=	36	CLR-ECC-ERR
DEST	=	37	TO BE ADDRESSED
DEST	=	40	AMEM O
DEST	=	41	AMEM 1
DEST	=	42	AMEM 2
DEST	=	43	AMEM 3
DEST	=	44	AMEM 4
DEST	=	45	AMEM 5
DEST	=	46	AMEM 6
DEST	=	47	AMEM 7
DEST	=	50	AMEM 10
DEST	=	51	AMEM 11
DEST	=	52	AMEM 12
DEST	=	53	AMEM 13
DEST	=	54	AMEM 14
DEST	=	55	AMEM 15
DEST	=	56	AMEM 16
DEST	=	57	AMEM 17


DEST	=	60			IR-ALL, LOADS OF THE IR
DEST	=	61			LD-IR-23, LOADS IR13:35
DEST	=	62			IR-ADR, LOADS IR18:35
DEST	=	63			LD-PC
DEST	=	64			HOLD, LOAD HOLD REG WITHOUT STARTING MEMORY CYCLE
DEST	=	65			IOD
DEST	=	66	SPARE	2	= O NOT USED
DEST	=	67			MEMSTO, STORE INTO HOLD REG AND START WRITE CYCLE
DEST	=	70			TO BE ADDRESSED
DEST	=	71			NO-DEST (DEFAULT)
DEST	=	72			STR-WRT, START WRITE WITHOUT LOADING HOLD
DEST	=	73			FORCE-MMAD SQ, FORCE IDISP TO USE SQ MM AD FOR MM AD
DEST	=	74			AMEM@P, ADDRESS AMEM VIA AMEM-P
DEST	=	75			TO BE ADDRESSED
DEST	=	76			TO BE ADDRESSED
DEST	=	77			MM-PRE-WRT, WRITE INTO MICRO MEMORY ON NEXT CYCLE


D Field

D	=	0	EOBUS ONTO D MUX (HS-ADR)
D .	=	1	EOBUS ONTO D MUX (HS-CTRL)
D	=	2	EOBUS ONTO D MUX (HS-COUNT)
D	=	3	EOBUS ONTO D MUX (MAP-MA)
D	=	4	EOBUS ONTO D MUX (MAP-TAG)
D	=	5	EOBUS ONTO D MUX (DMA-STATUS, ERROR DATA FOR TYBUS)
ď	=	6	EOBUS ONTO D MUX (MB-STATUS)
D	=	7	EOBUS ONTO D MUS (MUHS-CNT)
D	=	10	EOBUS ONTO D MUX (AMEM-P 00:09 LC 10 MBFF 11)
D	=	11	EOBUS ONTO D MUX (LOOP-CTR)
D	=	12	EOBUS ONTO D MUX (MI-BA, WHERE WE WOULD GO IF
			BRANCH)
D	=	13	EOBUS ONTO D MUX (JMEM-P)
D	=	14	EOBUS ONTO D MUX (PC-FLAGS)
D	=	15	EOBUS ONTO D MUX (DEVADR, INTADR, USER SR)
D	=	16	ENABLE DBUS FROM MASK
D	=	17	TO BE ADDRESSED
D	=	20	TO BE ADDRESSED
D	=	21	TO BE ADDRESSED
D	=	22	TO BE ADDRESSED
D	=	23	TO BE ADDRESSED
D	=	24	TO BE ADDRESSED
D	=	25	TO BE ADDRESSED
D	=	26	TO BE ADDRESSED
D	=	27	TO BE ADDRESSED


D	=	30	AR (DEFAULT)
D	=	31	MEM, POSSIBLY HOLD REGISTER
D	=	32	LITERAL VALUE (000030266022) INTO D MUX
D	=	33	CONSTANT VALUE INTO D MUX FROM MASK (000000000 22
D	=	34	PC
D	=	35	MA
D ,	=	36	IOD
D	=	37	IR
D	=	40	AMEM O
D	=	41	AMEM 1
D	=	42	AMEM 2
D	=	43	AMEM 3
D	=	44	AMEM 4
D	=	45	AMEM 5
D	=	46	AMEM 6
D	=	47	AMEM 7
D	=	50	AMEM 10
D	=	.51	AMEM 11
D	=	52	AMEM 12
D	=	53	AMEM 13
D	=	54	AMEM 14
D	=	55	AMEM 15
D	=	56	AMEM 16
D	=	57	AMEM 17


D	=	60	AMEM-ABS (ABSOLUTE AMEM ADR, SEE JADR)
D	=	61	TO BE ADDRESSED
D	=	62	TO BE ADDRESSED
D	=	63	TO BE ADDRESSED
D	=	64	TO BE ADDRESSED
D	=	65	TO BE ADDRESSED
D	=	66	TO BE ADDRESSED
D	=	67	TO BE ADDRESSED
D	=	7 0	AMEM@P (ADR AMEM VIA AMEM-P)
D	=	71	TO BE ADDRESSED
D	=	72	TO BE ADDRESSED
D	=	73	TO BE ADDRESSED
D	=	74	TO BE ADDRESSED
D	=	75	TO BE ADDRESSED
D	=	76	TO BE ADDRESSED
D	=	77	TO BE ADDRESSED








			M	íMB •	MM	ÍΑ		יוא
JADR 12,13 DEST[20,40] JADR 8,9,10,11 JADR 4,5,6,7 JADR 0,1,2,3 MASK SIZE [10,4,2,1] MASK SIZE[40,20] ROT SIZ[2,1]	13–46 15 17 19 21 23 25	13-35 15 17 19 21 23 25	13-24 15 17 19 21 23 25	13–13 15 17 19 21 23 25	13 15 17 19	9-36 11 13 15 17 19 21	9-18 11-18 13-18 15-18	9–9 11–9 13–9 15–9
ROT SIZ[40,20,10,4] SPC [10,4,2,1] IF, DF CYLEN [2,1] D [2,1] CYLEN[10,4] D [40,20,10,4] AGSEL [4,2,1] DEST [10]	25 27 31 33 36 40–46	25 27 31 33 36 40–35	25 27 31 33 36 40–24	25 27 31 33 36 40–13	23	23 25 27 31 33–36	25–18 27–18 31–18 33–18	25-09 27-09 31-09 33-09
BANK #	7	6	5	4	3	2	1	Ø
JCOND [4,2,1,R] JCOND [20,10] SPC[40,20] JCODE [10,4,2,1] DEST [4,2,1] SPARE MAPF [10,4,2,1]	50–46 52 54 56 58	50–35 52 54 56 58	50-24 52 54 56 58	50–13 52 54 56 58	54 56 58	50–36 52 54 56 58	54-18 56-18	54-09 56-09
ALUDST[4] ALU FUN[4,2,1] ALU SRC[4,2,1] CARRY IN AA from MA-MEM WAIT-PAR-SP1 IDISP RQ,LD MA, END EA LEFT	60 62 64 66 68–48	60 62 64 66 68–35	60 62 64 66 68-24	60 62 64 66 66 68–13	1	60 62 64 66 68–36	62-18 64-18 66-18 68-18	62-09 64-09 66-09 68-09
	. See See See See See See See See See Se		<u> </u>					
		·	·MMAD 13 H	•				
BANK # JCOND [4,2,1,R] JCOND [20,10] SPC[40,20] JCODE [10,4,2,1] DEST [4,2,1] SPARE MAPF [10,4,2,1] ALUDST [2,1] ALU1 SEL LD AR ALUDST [4] ALU FUN[4,2,1] ALU SRC[4,2,1] CARRY IN AA from MA-MEM WAIT-PAR-SP1	40-46 7 50-46 52 54 56 58 60 62 64 66	40-35 6 50-35 52 54 56 58 60 62 64 66	50-24 52-54 56-58 60-62-64 68-24	40-13 4 50-13 52 54 56 58 60 62 64 66	33–46 3 50–46 52 54 56 58 60 62 64 66	33–36 2 50–36 52 54 56 58 60 62 64 66	33-18 1 54-18 56-18 62-18 64-18 66-18 68-18	33-0 \$\phi\$ 54-0 56-0 62-0 64-0 66-0 68-0












MICROCODE ALU FIELD



ALU CONTROL

	DST	FUN	Ch	SRC R S
Ø	FTOBUS	R+S	(+1)H	A, Q
1	F-→OBUS ©	S–R	(-1)L	A , B
2	A →OBUS F →AC(B)	R-S	(-1)L	Ø,Q
3	F OBUS AC(B)	R V S		Ø,B
4	F-OBUS F/2+AC(B) Q/2+Q	RAS	®	Ø , A (A)
5	F→OBUS F/2→AC(B)	ĀΛS		D, A
6	F→OBUS 2F→AC(B) 2Q→Q	R₩S		D,Q
7	F→OBUS 2F→AC(B)	R₩S		D,Ø



NOTES:

- 1. The ALU DST, FUN, SRC Controls are 3 lines each for a total o 9 lines. They relate directly to the 9 bits in the microcode "ALU" field.
- 2. An "ALU" field value of 144 would do the following:
 - A. Select"Ø"as R source (Ø means R source is unused)
 Select"A" output of AC as S source
 - B. Perform R∧S function (passes "A" through S selector since R is unused)
 - C. Passes "A" output of AC through F and onto OBUS.

 \wedge = AND \vee = OR \forall = EXCLUSIVE OR

MICROCODE

ACSEL Field

4 2 1

The AM2901B accumulators (ACS) are numbered 0-17 for a total of 16 registers.


The ACS have two sets of address lines (A&B) and two 36 bit data outputs (A&B). There is also one data input (Din).

"A" addresses are read only. "B" addresses may be read or write depending on the ALU "DST" microcode field.


Any two accumulators addressed by A&B address lines may be displayed simultaneously on the A&B data outputs or if the ALU "DST" field is octal 2-7. then the AC addresses by "A" address lines will be displayed on the "A" data output and the AC addressed by the "B" address will be written into via "Din".


"A"&"B" addresses may be the same. The octal code in the microcode ACSEL field specifies the source for "A"&"B" accumulator addresses.


	ADDRESS SOURCES										
Value (octal)	A		В								
0	MA 32:35		IR 09:12								
1	IR 09:12	8	MA 09:12								
2	IR 14:17		IR 14:17								
3		IR 09:12+1	L								
4		IR 02:05									
5		IR 09:12									
6	D 10:01		AMEM-P								
7	D 10:01		DEST 10:01								




MPR-005














• !	7		6	8	4]	2 1	
CCSTAT.DHG								
STW	TUS BYTE 8		STATUS	BYTE 1	STATUS	BYTE 2	STATUS BYTE 3	
E 21 21						* * * * *	58 81 82 83 85 86 86 87 24 25 26 27 20 25 20 21	
HI HI SEL	HE HE HE HEN SHEET LD HAIT RO HA	MI HI HI HI FROM EA DST FOODUS LEFT (4)	41 HI HI 20 AZU AZU 00 PUN PUN 13 (23 E43	MI MI MI AZU CA SRC SRC SRC (1) (2) (4)	MI HI HI HI HI HERRES CONDUCONDUCONDUCONDUCONDUCONDUCONDUCONDU	MI ALUI ALU ALUI ALUI ALUI ALUI ALUI ALUI	SPC SPC SPC SPC SPC SPC JCONSJCONS	
rnor		OBUS LEPT (4)	" "					
STW	TUS BYTE 4		STATUS	BYTE 5	STATUS	BYTE 6	STATUS BYTE 7	
	31 31 37	31 33 33	3 3	11 15 11	27 43 43 23 23		85 61 82 87 84 65 65 67 85 87 88 89 60 61 62 62 ME ME ME ME ME ME ME ME	
HE HE HE	MI MI MI PCOSE JCOSE JCOSE (013 CO23 CO43	HI HI HI JCODE SP IF C103 02 R0	HI JABR JABR	MI JABR JABR J. 04 04	HI HI HI HI HI JABE GE GE GE GE GE GE GE GE GE GE GE GE GE	MI MI MI MI MI JABR 10 11 12 13	2011 2011 2011 2011 2011 2011 2011 COLD COLD COLD COLD COLD COLD COLD COLD	
								
STA	ATUS BYTE 8		STATUS	BYTE 9	STATUS	BYTE 10	STATUS BYTE 11	
2 2 2	67 60 69		7,1 7,4 7,8	32 33 33	77 60 61 62 63 79 60 61 62 93 HIC HIC HIC HIC HIC	84 85 86 87	89 89 99 91 92 92 94 95 MC MC MC MC MC MC MC MC MC	
ACCOUNT 145 145 145 146 146 146 146 146 146 146 146 146 146	(103 (043 (033	MI MC MIC H	ot es es	HIC HIC HIC	MIC MIC MIC MIC MIC 11	HIC NIC -HI -CPU		
STW	TUS BYTE 12		STATUS	BYTE 13		S BYTE 14	STATUS BYTE 15	
90 01 02 94 97 90 M1 M2 M1	99 100 101 99 100 HI	102 103 104 1	95 196 197 HI HI HI	HE HE NC	87 88 81 82 83 111 112 112 114 111 NC NC NC NC NC	116 117 119 119 NC NC NC NC	120 121 122 123 124 125 126 127 126 127 127 128 128 127	
MI MI MI MASK MASK SIZE SIZE SIZE C401 C203 C103	MASK MASK MASK SIZE SIZE SIZE CO43 CO23 CO13	ROT R SIZE S (40) C	OT ROY ROT IZE SIZE SIZE 103 [103 [043	ROT ROT SIZE SIZE (023 (013			C103 C043 C033 C013 C103 C043 C023 C013 C013 C013 C013 C013 C013 C013 C01	
							MACDONNELL DOUGLAS	2
							TITLE	
							CC STATUS LOOP	· · · · · ·
							B CODE NUMBER	RE
							1 1 1	
















AUGMENT ENGINE


DISK DRIVE DAISY CHAIN CONFIGURATION






Disk Control Card Block Diagram


Disk Controller Micro Instruction Flow Chart




Page 1



Page 2





THIS FILE IS DCTRL.DOC --- DESCRIPTION OF DISK CONTROLLER

DISK CONTROLLER OPCODES I.E. PDP-10 I/O INSTRUCTION CODES

|--|

۰	7 7 E		
1	715	READ	CMD

716 READ MA

717 READ DA

READ ECC 720

721 LOAD CMD

LOAD MA 722

723

LOAD DA LOAD ECC 724

LOAD ECC

=======

PRIMARILY CLEARS ERROR CORRECTING CODE LOGIC. ALSO, DOES SPECIAL FUNCTION DEPENDING ON CONTENTS OF E.

CONTENTS OF E FUNCTION

START A COMMAND

INITIALIZE CONTROLLER (SEND BEFORE STARTING CMD)

LOAD DA, READ DA

LOAD AND READ DISK ADDRESS. SELECT UNIT.

В	Ι	T	S	(2	0	1	V	T	E	ľ	Ī	T	S	,

04-06 UNIT NUMBER

07 SELECT UNIT

THIS BIT MUST BE CLEARED, THEN SET, TO SELECT UNIT

08-19 CYLINDER NUMBER

20-27 HEAD NUMBER

28-35 SECTOR NUMBER

```
DETAIL FOR LOAD CMD:
BIT #
       FUNCTION
=====
       _____
       USE SECTOR COUNTER
15
                FOR ROTATIONAL POSITION SENSING - TELLS CONTROLLER
                TO LISTEN TO SIGNALS FROM DRIVE TO TELL WHERE IT IS.
16
       RELEASE
                RELEASE DRIVE FOR USE BY ANOTHER COMPUTER
17
       RECALIBRATE
                SIDE EFFECT: RESETS SEEK ERROR
18
       FAULT CLEAR
                SIDE EFFECT: RESETS SEL UNIT FAULT
                USE BITS 17,18 WITH COMMAND=4
        DATA STROBE LATE
19
20
       DATA STROBE EARLY
---
        SERVO OFFSET MINUS
21
22
        SERVO OFFSET PLUS
                BITS 15-22 ARE 0 BY DEFAULT
                BITS 19-22 ARE FOR READING MARGINAL DATA
23
       CMD FROM MEMORY
                COMMAND SENDS DATA FROM MEMORY TO DISK
                (USE WITH WRITE COMMANDS)
24
        CMD 0
25
        CMD 1
        CMD 2
26
                BITS 24-26 ARE DISK CONTROLLER SEQUENCER START ADDRESS
27
        32 BIT MODE
       ***
28
        ***
29
30
       ANY ATTENTION INTERRUPT ENABLE
                ALLOWS INTERRUPT WHEN ANY UNIT IS AT ATTENTION
31
32
       DONE INTERRUPT ENABLE
___
        ***
33
        ***
34
        ***
35
DETAIL FOR CMD (BITS 24-26)
        CMD
                FN
        ---
                -
                READ
        0
                WRITE
        1
        3
                WRITE ALL
                                         (SECTOR + FORMAT DATA)
        4
                CONTROL FUNCTIONS
                                         (RECAL, FAULT CLEAR)
                (WILL BE 'SEEK')
```

```
DETAIL FOR READ CMD:
BIT #
        FUNCTION
=====
        =======
        SELECT ERROR
0.0
                IF O, SUCCESSFULLY TALKING TO A DISK UNIT
                IF 1, BITS 01-06 NOT VALID.
01
        SEL UNIT WRITE PROTECTED
02
        -SEL UNIT READY
                -READY LIGHT ON DRIVE
        SEL UNIT ON CYLINDER
03
                SEEK COMPLETE
04
        SEL UNIT SEEK ERROR
                DETECTED BY DRIVE
0.5
        SEL UNIT FAULT
                DETECTED BY DRIVE
06
        SEL UNIT ATTENTION
                SET BY LEADING EDGE OF BIT 03
                                                (ON CYL)
07
        HEADER COMPARE ERROR
                SECTOR COUNTER /= SECTOR HEADER
                (FOR USE WITH ROTATIONAL POSITION SENSING)
08
        NOT BUSY
                DISK CONTROLLER SEQUENCER IS STOPPED
09
        FIFO EMPTY -- SHOULD BE ON AFTER NORMAL READ OR WRITE
        ***
10
        READ OVERRUN ERROR
11
----
12
        WRITE OVERRUN ERROR
13
        SECTOR OVERRUN ERROR
14
        INTERNAL PARITY ERROR
                BITS 11-14 ARE DETECTED BY CONTROLLER
15-17
       (SAME AS LOAD CMD)
       (SAME AS LOAD CMD)
18-20
---
21-23
       (SAME AS LOAD CMD)
                                      2
24-26
        (SAME AS LOAD CMD)
27
        (SAME AS LOAD CMD)
28
        ANY ERROR
                OR OF ALL ERROR BITS EXCEPT 14 (INTERNAL PARITY)
29
        ANY ATTENTION
                AY UNIT IS AT ATTENTION
---
30
        (SAME AS LOAD CMD)
31
        -ACTIVE
                SEQUENCER STOPPED AND FIFO EMPTY (ON INPUT TO MEMORY)
32
        (SAME AS LOAD CMD)
---
33
        READ COMPARE ERROR
                CONTROLLER COMPARES MEMORY TO DISK (NOT IMPLEMENTED)
34
        TIMOUT ERROR
                *** NOT IMPLEMENTED ***
```

35

MEM PAR ERR

BYTE PACKING BY HARDWARE:

!

1ST 4 BYTES GO TO (OR COME FROM) WORD N, BITS 0-31. NEXT BYTE GETS SPLIT 4 BITS TO WORD N, BITS 32-35, AND 4 BITS TO WORD N+1, BITS 32-35. LAST 4 BYTES TO WORD N+1, BITS 0-31.


32 BIT MODE: DATA TAKEN FROM HIGH ORDER 4 BYTES ONLY.

FORMAT DISC FROM EDDT


Load U Disc Test (DT) MT File 6 MG 140 Start Mos.Mem. CTYEDDT RD Esc G Prints Information Help ESC G **Unit/ -1 O LF ** = Changeable for another unit *<u>CYL# / -1 1777</u> LF *HEAD # / -1 17 LF * = must be reset *<u>SECTOR #/</u>-1 7 LF each run. MAXCYL #/ 0 1777 LF MAXHED #/ O 17 LF MAXSEC #/ O 7 LF MINCYL #/ O LF MINHED #/O LF MINSEC #/ O LF MINSAF #/ O LF MAXSAF #/ O 1777 LF BAT1CY #/ O LF BAT1HD #/ O LF BAT2SC #/ 0 4 LF BAT2CY #/ O LF BAT2HD #/ O LF BAT2SC #/ 0 4 LF FMT ESC G Not Read Only CTR T Indicate where format is

PS=SYSTEM STRUCTURE


UNIT, CYL HEAD, SECTOR, & COMMAND




FORMATTER BLOCK FJRW



INTERFACE BLOCK



uP BLOCK



KENNEDY WRITE AMP DESKEW

After a write channel card is changed the electronic write deskew must be adjusted for. The 4 channel write board contains the write deskew circuitry for tracks P,0,1,2 (P has no switch settings).

S1 is for track 0.

S2 is for track 1.

S3 is for track 2.

The 5 channel write board contains the write deskew circuitry for tracks 3,4,5,6,7.

S1 is for track 3.

S2 is for track 4.

S3 is for track 5.

S4 is for track 6.

S5 is for track 7.


The correct switch settings should have been placed on a sticker. To set a track to proper deskew remove the write channel amp. Find the switch setting on top of the card cage. If you wanted to set a switch to 7 the switch would look like the example below.


	1	2	3	4	
o n	X	X	x		
				x	


The value of this switch is 7.
The switches are in binary.
1 is the 1's column.
2 is the 2's column.
3 is the 4's column.
4 is the 8's column.

4 is the 8's column.

As the head wears these switches may have to be changed. This can be done with an extender card.







TYMSHARE | Network Technology Division |

Hardware Configuration Specification LSI-11 Based TYMBASE

Author...J.M.Stammers. Date....Sep 18 1980 Update...9/15/82;DRE



The following is a list of components which can be integrated into TYMBASE configurations.

2.1 Processors

Three processor boards can be used in a TYMBASE configuration, two are revisions of the KD11 module and the third is the KDF11 module. These are the M7264 quad height board with on board memory, the M7275 dual height board, and the M8186 dual height board. All three are described in the 1979-80 edition of "Microcomputer Processor Handbook" by Digital Equipment Corporation.

2.2 Bootstraps

The bootstrap board used in a TYMBASe configuration is the BDV11-AA (M8012).

The BDV11 board is described in the 1978-1979 edition of "Memories and Peripherals".

The bootstrap has a prom developed by Tymshare which resides on the board. This bootstrap allows the down line loading of the TYMBASE from TYMNET using LOADII or equivalent program, or from a connected host. Hosts currently supported are:-

- 1. DEC-2020 Tymcom-X
- PDP-11 RSX-11M 2.
- 3. PDP-11 RSTS
- 4. F3 Tenex
- 5. F4 Tenex

The BDV11 is a quad height board.

2.3 Memory

The TYMBASe is provided with a 64K byte dual height MSV11-D (M8D44) or MSV11-E (M8045) 18 bit MOS memory board.

The MSV11 memory is described in the 1978-1979 edition of "Memories and Peripherals".

3 **C**onfigurations

There are two possible configurations that can be supported by the TYMBASE software. These are detailed below.

3.1 Large Box

The modules in the large box are inserted as follows:-

- 1. KD11 or KDF11 processor
- 2. MSV11 memory board
- 3. G-2 DPV (or DUV11) synchronous serial interfaces
- 4. 1-5 DLV11-J asynchronous serial interfaces
- 5. 0-4 DZV11 asynchronous multiplexors
- 6. 1-2 DRV11 parallel interfaces
- 7. EDV11 bootstrap board (with prom)

+			+	
1	KD11		1	1.
	MSV11		1	2.
	DPV11			3.
	DPV11	/ DLV11-J	Ì	4 •
	DLV11-J /	DZV11 / DRV11	1	5.
	DLV11-J /	DZ V11 / DR V11	1	6.
	DLV11-J /	DZV11 / DRV11	1	7•
	DLV11-J /	DZV11 / DRV11	1	8•
	В	DV11	1	9.
+			•	

The DPV11(s) (or DUV11(s)) must be installed in the bus closest to the processor because it is the most time critical device. The DRV11(s) must be installed last in the bus (but before the BDV11) in order for the node to perform well. The BDV11 acts as bus terminator, so it must always be inserted in the last slot after the other boards. (i.e. there must not exist any holes between interrupting devices in the bus; the BDV11 is not an interrupting



2 Small box

The insertion of boards in the small box (with expander) is as follows:-

- 1. KD11 or KDF11 processor
- 2. MSV11 memory module
- 1-2 DPV11 (or DUV11) synchronous serial interfaces 3.
- 1-5 DLV11-J 4 SLU module 4 .
- 0-4 DZV11 asynchronous multiplexors 5.
- 1-2 DRV11 parallel interface
- 7. 1 G bus expander

+			+
1 H	(D11	MSV11	1.
	DLV11-J	DPV11	1 2.
j (2	× DLV11	-J) / DZV11	3.
•		*	4.
	:::::: ∋nder::		+
+-:::::	:::::::	DLV11-J	5.
1	DZV11	/ DRV11	6.
	DZV11	/ DRV11	7.
	BD	v11	8.
+			+

All boards must be contiguous from slot 1. The DPV11(s) must installed in the slot(s) closest to the processor because it is the most time critical device. The DRV11(s) must be installed last the bus (but before the BDV11) in order for the node to perform well. If no bus expander is provided, then the BDV11 must be inserted into slot 4, and the DPV11 in slot 2 (right side).

LSI-11 TYMBASE Hardwa	re Config.	Spec.	Sept.	15 1982	Pa	age	9
Configuring the Board	S						

		176650	210
		176660	220
		176670	230
DLV11	5	176700	240
		176710	250
		176720	260
		176730	270

These addresses and vectors MUST be observed for consistency.

E21 switches are set as follows:-

					£ 2:	1					
	+									-+	
		0	1	٥	1 0	1	1	ı	1	1	
	+-									-+	
		1		2	3		4		5		
0 n	(Closed	•)	=	1,	Of.	f	(0)	er	1)	=	0

E15 switch settings are as follows:-

						_	15									
1	1	ı	1	i	0	1	0	1	1	1	0	į	0	ı	0	1
	_		2		_		_		_				_		8	- •

Address and vector switches are set to the standard values.

						-	38	-								
l	0	i	0	ł	٥	ı	٥	1	0	ı	0	1	0	١.	x	i
									5							- •

E39 ------| x | x | 1 | 0 | 0 | 0 | x | x | 4 5 6 7 2 3 1 E38-8 => 1 for DUV11 number 4 => 0 else E39-1 => 1 for DUV11 number 2 and 3 else => 0 E39-2 => 1 for DUV11 number 1 and 3 => 0 else E39-3 => 1 for all DUV11s => 0 else E39-7 => 1 for DUV11 number 3 and 4 else => 0 E39-8 => 1 for DUV11 number 2 and 4 else => 0

D is the off or open position; 1 is the on or closed position of the switch.

Switch E55 is on the "handles" end of the board, E38 at the "fingers" end, and E39 is in between.

Configuring the Boards

6 DLV11-J (M8043) and DZV11 (M7957) Asynchronous Interfaces

To set up the standard addresses and vectors for the 4 ports on the DLV11-J, it is necessary to jumper the board accordingly.

Adaress selection 1.

- o A12 => X to 1
- o A11 => x to 1
- o A10 => x to 1
- c A9 => X to 0
- o A8 => X to 1
- o A7 => remove jumper for DLV11 1 and 2 otherwise install jumper.
- o A6 => remove jumper for DLV11 3 and otherwise install jumper.
- o A5 => X to 0 for DLV11 1, 3 and 5 otherwise X to 1.

2. Vector selection

- o V7 => Installed for DLV11 1, 2, 4 and 5 otherwise removed
- o V6 => Installed for DLV11 1 , 2 and 3 otherwise removed
- o $V5 \Rightarrow X$ to 0 for DLV11
 - V5 => X to 1 for DLV11 2 3 and 5 otherwise removed

3. Console selection

- o C1 => X to 1 for DLV11 1 otherwise X to 0
- o C2 => X to 1 for DLV11 1 otherwise X to 0
- o Break selection (B X H) => Remove jumper

4. Channel parameters

For channels 0 through 3;

4.6.2 DZV11

Addresses and vectors for DZV11s are set up as follows:-

1. Address selection


E30 10101C101011101x1x1 1 2 3 4 5 6 7 8 9 10 $E30-9 \Rightarrow 1 \text{ for } DZV11 \text{ number } 3 \text{ and } 4$ else => 0 $E30-10 \Rightarrow 1$ for DZV11 number 2 and 4 else => 0

2. Vector selection


E 2 | 1 | 0 | 0 | 1 | x | x | 0 | 0 | 1 2 3 4 5 6 7 8

 $E2-5 \Rightarrow 1$ for DZV11 number 3 and 4 else => 0 $E2-6 \Rightarrow 1$ for DZV11 number 2 and 4 else $\Rightarrow 0$


D is the off or open position; 1 is the on or closed position of the switch.




KDF11-AA Jumper Locations (Rev. C)




MSV11-D, MSV11-E Switch and Jumper Locations



BDV11 Switch and Jumper Locations




DLV11 Jumper Locations




DLV11-J Jumper Locations

DUV11



DUV11 (M7951) Major Components



DRV11 Jumper Locations

- o E => Y to 0
- $o D \Rightarrow X to 1$
- o S => X to 0
- o P => X to 1

5. Speed selection

- o U = 150 Baud
- o T = 300 Baud
- o V = 600 Baud
- o W = 1200 Baud
- o Y = 2400 Baud
- o L = 4800 Baud
- o N = 9600 Baud
- o K = 19200 Baud
- o Z = 38400 Baud

Jumper from 0, 1, 2 or 3 to one of the above to select appropriate clock rate.

4.5 DRV-11 (M7941) Parallel Interface

To set up the standard addresses and vectors on the DRV11. it is necessary to install and/or remove several wire straps.

4.5.1 Address Selection

The DRV11 address is encoded in 10 address straps A12 through A3, A12 being the most significant.

A3 0 0 0 0 A9 o o A10 A4 0 0 A5 0 0 0 0 A11 A6 0 0 o---o A12 A7 0 0 0 8A

o A3 => install jumper for DRV11 2 and 4 o A4 => install jumper for DRV11 3 and 4

o A12 => install jumper for all DRV11s

4.5.2 Vector selection

Vector selection is accomplished by installing and/or removing straps between v7 through v3.

V4 0 0 0---0 V5

V3 0 0 o V6 0 o V7 0

o V3 => install jumper for DRV11 2

o V4 => install jumper for DRV11 2 and 3

o V5 => install jumper for DRV11 1

o V6 => install jumper for DRV11 2, 3 and

o V7 => install jumper for DRV11 2, 3 and 4

4.4 DPV-11 (MS020) and DUV-11 (M7951) Synchronous Interfaces

The DPV11 is now the DEC standard synchronous interface board for the LSI-11. It is configured using wire-wrap straps. The following are standard straps that are factory set and need only be checked.

w1-W2

W3-W4

W5-W6

W8-W9

W18-W20

W19-W21

W22-W23

W24-W26

W25-W26

W27-W26

W28-W26

The following are addressing straps and are unique for each DPV11.

W29-W35 for DPV 1 and 3

W29-W34 for DPV 2 and 3

W29-W37 for DPV 4

W43-W46 for all DPVs

W45-W46 for DPV 2 and 4

W44-W46 for DPV 3 and 4

W31, W32, W33, W36, W38, W39, W40, W41, W42 should not be connected to anything.

The DUV11 is an older synchronous serial interface supported for compatibility. The following defines the switch settings that must be used.

Option switches are set to allow single character synchronizing unless the connection is Micro-node to Micro-node (Remote nodes).

E 55 11 | 0 | 0 | x | 0 | 0 | 0 | 0 | 1 2 3 4 5 6 7 8


x <= 1(on) if connection is to TYMNET otherwise 0 (off).

4.3 BDV-11 (M8012) Dootstrap

- 1. Remove jumper W5
- 2. Install jumper W13

(If W13 does not exist on, your board, carefully install the jumper as indicated in the DEC installation guide).

- Install the EPROM in the socket indicated (49). 3.
- Configure both switches as indicated.



•• O Configuring the Boards

This section describes the way in which the component boards must be configured to make them work in a TYMBASE.

It is assumed that the reader has nearby a copy of the relevant DEC reference handbook.

4.1 Processor board

The processor must be configured to jump to location 173000 upon power-up. This is done by the insertion of jumper W5 and the removal of jumper W6. On the LSI-11/23 the jumpers W4 and W7 must be removed and the jumper W8 must be installed.

1.2 External Interfaces

The following is a list of "standard" addresses and vectors that can be assigned to various interface boards in a TYMBASE configuration.

Device	Address	Vector
======		======
DR V11 1	167770	330
DRV11 2	167760	40
DRV11 3	167750	50
DRV11 4	167740	70
DPV11 1	160010	400
DPV11 2	160020	410
DPV11 3	160030	420
DPV11 4	160040	430
DUV11 1	160010	400
DUV11 2	160020	410
DUV11 3	160030	420
DUV11 4	160040	430
DZV11 1	160100	440
DZV11 2	160110	450
DZV11 3	160120	460
DZV11 4	160130	470
DLV11 1	176500	300
	176510	310
	176520	320
(cty)	177560	60
DLV11 2	176540	340
	176550	350
	176560	360
	176570	370
DLV11 3	176600	140
	176610	150
	176620	160
	176630	170
DLV11 4	176640	200

device). The line time clock must be enabled (i.e., jumper W1 on the backplane must be installed).

2.4 Asynchronous Interfaces

Two serial asynchronous port options can be used in a TYMBASE. These are the DLV11-J (M8043) and the DZV11 (M7957).

The DLV11-J is a dual height module with 4 separate serial units (SLU). A DLV11 SLU interfaces one asynchronous serial line I/O device (either 20ma or EIA) to the LSI-11 bus (without modem control). One DLV11 port must be configured as a console terminal (cty).

A DZV11 multiplexes asynchronous serial line I/O for 4 devices. is a quad height module and has full modem control.

2.5 Synchronous Interfaces

Two synchronous serial line interfaces are available for the TYMBASE configuration, the DPV-11 (M8020) and the DUV-11 (M7951).

The DPV-11 is a dual height board and the DUV-11 is a quad height board described in the 1978-1979 edition of "Memories and Peripherals".

2.6 Backplanes

Two boxes can be used for the TYMBASE configuration, the BA11-N or large 9 slot, and the PDP-11/03 or small 4 slot box (BA11-M) with an optional expansion box (BA11-ME). These boxes are described in the 1979-1980 edition of "Microcomputer Interfaces Handbook".

For the 9 slot box, the slots serviced by the Q-bus, are the leftmost two (as viewed from the rear of the box). The rightmost two slots do not interface to the bus.

All slots in the 4 slot box (and the expansion box), are serviced by the Q-bus.

L.D Introduction

This document describes the hardware configuration specification for the TYMBASes based on LSI-11 computers.

It is assumed that the reader is familiar with the architecture of the LSI-11 and that the appropriate DEC hardware manuals are at hand and available for reference.

MICRONODE

FAILURE RECOVERY PROCEDURES

October 1980 Journal Number 75427

Office Automation Division
Tymshare, Inc.
20705 Valley Green Drive
Cupertino, California 95014

INTRODUCTION

The document tells you how to bring up a micronode, also called an LSI11, that is down. The procedure documented here is very simple, but very important, for the micronode is what connects the System XXV (a "Foonly" machine) to TYMNET, the network that attaches users to hosts and hosts to each other. All information passed to and from the System XXV and the other AUGMENT hosts, as well as all interaction with individual users at their terminals, must go through TYMNET and thus must be fed through the micronode.

There is one exception to this rule. While virtually everything communicates with the System XXV by going through TYMNET to the micronode and then through the micronode to the System XXV. the console terminal is wired directly to the System XXV. This means the console terminal and the System XXV communicate with each other without going through the micronode and TYMNET. Thus they can continue to interact even when TYMNET and the micronode are not functioning correctly.

System XXV calls the micronode TYMBASE and uses a software module called TYMSRV to connect to it. Thus, when you see the term "TYMBASE" in a console message, it means the micronode; the term TYMSRV means the System XXV program that communicates with the micronode.

HOW TO TELL IF THE MICRONODE IS DOWN

There is no one sure way to tell if the micronode is down, but the following symptoms probably mean it is not functioning properly.

- 1) The console is printing messages indicating problems with TYMBASE or TYMSRV. For example, "TYMBASE APPARENTLY DISABLED" or "TYMSRV: FAILED TO RESYNC WITH NODE".
- 2) You are getting irate calls from users who cannot reach the System XXV or have been detached.
- 3) The RUN light is off.

BRINGING UP THE MICRONODE

Introduction

The micronode is what connects users to the System XXV and allows them to use it. For this reason, you should never bring up the micronode and open the system to users unless you are sure the system is in good shape. If you are recycling the micronode after a system crash, make sure the system has come up correctly as described in the document "System XXV AUGMENT Host Failure Recovery Procedures", in the section called "Normal Bringup".

The following procedure for bringing up the micronode (also referred to as "rebooting") has two parts. First, you actually bring up the micronode. This is described in steps I through 18 of the "Procedure Summary". The process is not complicated; however, the procedure may not always work the first time. If you try to bring up the micronode and do not succeed, simply retry the same procedure several times. If you still do not succeed, you may want to have the micronode examine its memory for hardware problems. To find out how to do this, see the section titled "Repeated Failure" under the heading "Errors and Recoveries".

Once you are successful in bringing up the micronode, you then need to check the micronode and TYMNET by attempting to log in to a different AUGMENT host. This procedure is documented in steps 19 through 21 in the "Procedure Summary".

Procedure Summary

- 1) Make sure the switch on the side of the console terminal is at the position marked "Foonly" and type a few carriage returns. You should see the prompt "E" or "!". If you get "E", you are not enabled. Type "ena<CR>" to enable yourself; you should then get the "!" prompt.
- 2) Type "<CTRL e>tymnet<SP>off<CR>".
- 3) Check the power light, the right light on the front of the micronode, to ensure that the micronode has power. When the power is on, the power light is lit. If the light is off, turn on the power switch on the back of the micronode.
- 4) Put off (down) the three switches on the front of the micronode.
- 5) Put the switch on the side of the console terminal to the position marked "micronode". (This is usually down.)
- 6) Put on (up) LTC, the switch on the right.
- 7) Put on (up) HALT, the switch on the left.

- 8) Put on INIT, the middle switch. The RUN light (the left light on the front of the micronode) should light.
- 9) Type a few carriage returns on the console terminal. You should get "\$", the prompt for the micronode's Command Processor.
- 10) Type "DOCCR>": "O" here is a zero. Note that all commands to the micronode must be capitalized.
- 11) Turn the switch on the side of the console to the position labeled "Footly". (This is usually up.)
- 12) Type a few carriage returns; you should then get the prompt *!*.
- 13) Type "run<SP><system>nodebo<ESC><CR>".
- 14) When you see "MICRONODE IMAGE FILENAME >", type "<ESC><CR>".
- 15) You will get messages that the System XXV (Foonly) is trying to reset, load, and start the micronode. If this process is successful, you will get the message "NODE BOOTSTRAP COMPLETED SUCCESSFULLY" followed by some system messages.
- 16) When the system messages are over and you get the "!" prompt, type "<CTRL e>tymnet<SP>on<CR>".
- 17) You may get some more system messages, and a few minutes later, you should see your last message, "TYMBASE UP".
- 18) If you do not get "TYMBASE UP", or you get the message "MUST REPEAT ENTIRE REBOOT PROCEDURE", something has gone wrong. Turn the power off and back on, and begin again with step 1.
- 19) Once the micronode comes up, push the switch on the side of the console to the position marked "micronode" (usually down) and type a few carriage returns. If you then see "Please log in:", the micronode is OK. If you are NOT asked to log in, the micronode has come up wrong. Push the switch on the side of the console terminal to the position marked "Foonly", and start the bringup procedure again from step 1.
- 20) If the micronode is good and you are asked to log in, try to log in to another AUGMENT host. If you succeed, TYMNET is OK. Log out from the other AUGMENT host, push the switch on the side of the console terminal to the position marked "Foonly" (usually up), and again type a few carriage returns. Once you get the "!" prompt, the console terminal is again communicating with the System XXV.
- 21) If you do not succeed in logging in to another AUGMENT host. try again. If you cannot log in within five minutes, something may be wrong with TYMNET. Call the TYMNET Network Control Center and report the problem.

Procedure Description

The NEXILIS micronode connects the System XXV (or Foonly) to the TYMNET network. which in turn connects it to other AUGMENT hosts and to AUGMENT users. The micronode then funnels information to and from the System XXV, allowing users and other hosts to interact with the system. To do this, the micronode runs a program stored in its memory. When the micronode goes down, this program is lost and must be reloaded from the System XXV where it is permanently stored. The micronode bringup procedure first prepares the micronode to receive this program and then instructs the System XXV to send it over. Once the program has been successfully transmitted and the micronode is running it. the System XXV must resynchronize with the micronode so they can pass information back and forth. If the System XXV succeeds in synchronizing with the micronode, then the micronode has probably come up correctly. Once the micronode is up, to make sure that the micronode and TYMNET really are all right, try to use them to log in to another AUGMENT host. If you can do this, then you know the bringup procedure has worked.

You begin the micronode bringup by making sure that you are at the AUGUST Operating System's EXEC, and that you are enabled. Make sure the switch on the side of the console terminal is at the position marked "Foonly", and type a few carriage returns. If you get the prompt "!", you are already enabled. If your prompt is "@", you are not enabled. Since you must be enabled to bring up the micronode, if you get the "@" prompt, enable yourself by typing "ena<CR>" at the EXEC. When you enable, you tell the system that you are a person with special powers who should be allowed to do things normal users cannot do. After you enable, you will be prompted with "!".

You now prepare the System XXV and the micronode for rebooting. Since you do not want the System XXV to use the micronode as you reboot it, you begin by typing "<CTRL e>tymnet<SP>off<CR>".

This tells the System XXV that TYMNET is no longer available.

Next, check the micronode itself to make sure it has power. The right light on the front of the micronode is lit when the power is on. If this light is off, turn on the power switch at the back of the micronode. Now you need to reset the micronode before bringing it up; put off (down) the three switches on the front of the micronode. Finally, so that you can communicate with the micronode, put the switch on the console teletype to the position marked "micronode" (usually down). Doing this connects the console terminal to the micronode instead of the System XXV.

You now are ready to begin bringing up the micronode. You do this by putting on the three switches on the front of the micronode. Make sure that you put on these switches in the proper order; putting them on in the wrong order, can cause serious damage. First, put on (up) the right switch on the micronode labeled "LTC". This switch turns on the line clock timer, an internal timer that makes sure computer procedures

happen at the correct intervals and are synchronized. Next, put on (up) the left switch on the micronode labeled "HALT". Last, put on the middle switch on the micronode labeled "INIT".

When you put on the "INIT" switch, the RUM light (the right light on the micronode) should come on. The micronode is now running a small Command Processor. Type a few carriage returns on the console; you should get a "\$", the Command Processor's prompt. If you get an "@" prompt instead of the "\$", check to make sure the switch on the console terminal is pushed to the position marked "micronode". If the switch accidentally has been left at the position marked "Foonly", then the "@" you are getting is the prompt for the EXEC in AUGUST. Push the switch to the position marked "micronode", and again try typing a few carriage returns; you should now get the "\$" prompt. If the switch was already set correctly when you got the "@" prompt, you have accidentally entered the micronode's debugger. This is a serious problem; immediately start the bringup procedure again with step 4.

Once you get the "\$" prompt, the micronode is ready and waiting to be rebooted. Type "DOCCR>". Note that "O" is zero, and that all commands to the micronode must be capitalized. The DO command tells the micronode that it should prepare to take its reboot program from the System XXV. To tell the System XXV to deliver the reboot program, put the switch on the side of the console to the position marked "Foonly". This reconnects the console terminal with the System XXV. When you get the AUGUST Exec prompt "!", type "run<SP><system>nodebo<CR>". The System XXV will then run the micronode booting program. This program will feed the micronode the program it needs to run.

Once the System XXV has loaded the micronode booting program, it will print, "MICRONODE IMAGE FILENAME >". The System XXV is asking you for the name of the image file it should give the micronode. An image file is a file that can be read directly into memory. In this case, it is like a snapshot of the memory as it should be for the micronode to operate correctly. When you see "MICRONODE IMAGE FILENAME >", type "<ESC>". The program will then fill out the name of the correct image file followed by the comment "[Old Version]". Type a carriage return to confirm this.

The System XXV will now attempt to deliver the micronode image file to the micronode and to bring it up. As it attempts this, the System XXV will print various messages about its progress, such as, "resetting the micronode", "loading the micronode", or "starting the micronode". If and when this process is finished, the System XXV tell you "NODE BOOTSTRAP COMPLETED SUCCESSFULLY".

Once the micronode has the program it needs to run, the System XXV can use TYMNET. To tell this to the System XXV, type "<CTRL e>tymnet<SP>on<CR>". The System XXV will then try to synchronize itself with the micronode and attempt to send and

receive TYMNET information. If this is successful, you will see some more system messages, and after a while, "TYMBASE UP".

After waiting several minutes, if you do not get the message "TYMBASE UP", or if you get the message "MUST REPEAT ENTIRE REBOOT PROCEDURE", something is wrong with the way the micronode came up. Either the System XXV did not deliver the image file successfully, or it could not resynchronize with the micronode. At this point, simply restart the bringup procedure with step 1.

Once the micronode does come up and you see the message "TYMBASE UP", you still need to make sure the micronode and TYMNET really are functioning correctly. To do this, you use the console terminal and micronode as if you were a regular user trying to log in to an AUGMENT host. Turn the switch on the side of the console to the position marked "micronode". This connects the console terminal to the micronode instead of connecting it directly to the System XXV. Next, type a few carriage returns. The micronode should notice the existence of the console terminal, treat it just like any other terminal, and assume it must be waiting to log in. Thus, you should see "please log in:". If this happens, the micronode has come up correctly. you are not asked to log in, there is still something wrong. Push the switch on the side of the console terminal to the position marked "micronode", and again begin the bringup procedure at step 1.

If the micronode does correctly ask you to log in, you now want to find out if this micronode can communicate with the rest of TYMNET. Test this by trying to log in to another AUGMENT host. If you can log in to another AUGMENT host, the micronode bringup has been completely successful. If after five minutes all attempts to reach another AUGMENT host have failed, call the TYMNET Network Control Center, and report the problem to them.

If you can log in to another AUGMENT host without any trouble, you know that the micronode is fine, that the connection with TYMNET is good, and that information is successfully passing between the micronode and the network. Log out from the AUGMENT host where you just logged in, and push the switch on the console terminal back to the position marked "Foonly". This once again connects the console terminal directly to the System XXV, and you should see the AUGUST EXEC prompt, either "I" or "@". Once you have done this, you have completed the procedure of bringing up the micronode and testing it.

Errors and Recoveries

"Must Repeat Entire Reboot Procedure"

If you get this error message, repeat the entire procedure.

Repeated Failure to Reboot the Micronode

Introduction

If the System XXV repeatedly fails to reboot the micronode, it may mean that the micronode itself has a memory problem. To determine if this is the case, you run a short program that checks the memory of the micronode.

Procedure Summary

- 1) Repeat steps 1 though 9 of the regular recovery procedure.
- 2) At step 10, where you would normally type "DO<CR>". instead type "XM<CR>". Note that all commands to the micronode must be capitalized.
- 3) The micronode will now examine its memory. If it types out a series of numbers, there is something wrong with the memory. Call Tymshare Maintenance.
- 4) If the micronode does not type out anything, the memory is good, but you may still have a hardware problem. Push the switch on the side of the console terminal to the position marked "Foonly" and retry the entire procedure from step 1. Do this a couple of times; if you still are not successful, notify Tymshare Maintenance.

ARPANET BACKPLANE WIRING FOR THE F4 ON THE I/O PANEL

ANSLEY 26 PIN CONNECTOR ON THE I/O PANEL

!	14	1	-
1			!
-	26	13	1
1.			1

COLOR		(IMP CONTROLLOR SLOT)
WHITE	1	C 2A 2 C
BLUE	1 4	C 2B 2 O
WHITE	2	C2 A1 9
BLUE	15	C2B19
WHITE BLUE	16	C2A18 C2B18
WHITE BLUE	1 7	C2A17 C2B17
	6+ 1 9+	
WHITE	7	C 2 A 3 5
BLUE	2 °	C 2 B 3 6
WHITE	5	C 2 A 2 2
BLUE	2 2	C 2 B 2 2
WHITE-	1 °	C 2 A 2 3
BLUE	2 3	C 2 B 2 3
WHITE BLUE	11 24	C2A25 C2B25
WHITE	12	C 2 A 2 4
Blue	25	C 2 B 2 4
WHITE	13	G N D
BLUE	26	G N D

ALL PINS WITH A + FOLLOWING THE PIN NUMBER SHOULD BE JUMPERED TOGETHER

ARPANET CABLE WIPE LIST

FOONLE' FOONLE' ======	Y END	IMP E	END	
COLOR	PIN	COLOR	FIN	SIGNAL NAME
BROWN	1	BROWN	17	LAST IMP RIT (+)
TAN	2	BL ACK	35	LAST IMP BIT (-)
RED	3	RE D	19	DATA: IMP TO HOST (+)
TAN	4	PLACK	37	DATA: IMP TO HOST (-)
ORANGE	5	ORANGE	15	THERE IS YOUR IMP BIT (+)
TAN	6	PLACK	33	THERE IS YOUR IMP BIT (-)
YELL OW	7	YELLOW	13	PEADY FOR NEXT HOST BIT (+)
TAN	8	BLACK	32	READY FOR NEXT HOST BIT (-)
PLUE	11	GREEN	11	HOST MASTER READY
TAN	12	PLACK	12	HOST READY TEST
VIOLET	13	BL UE	9	IMP READY TEST
TAN	14	PLACK	15	IMP MASTER READY
PHITE	18	HIJE	21	REABY FOR NEXT IMP RIT (±)
BLACK	19	YELLOW	, 6	THERE IS YOUR HOST BIT (+)
TAN Brown	20 21	RED GREEN	25 7	THERE IS YOUR HOST BIT (-) LAST HOST BIT (+)
TAN	22	RED	26	LAST HOST BIT (+)
RED	23	PLUE	9	DATA: HOST TO IMP (+)
TAN	24	RED	27	DATA:HOST TO IMP (-)
TAN	26	DRAIN	22	SHIELD PIG TAIL FROM SHIELD

FOONLEY END OF ARPANET CABLE CONNECTOR

1	1	2	i
ļ			1
1			1
ì			Ì
ļ			ļ
1			1
i	25	26	Ì
1.			-

DOCUMENT FOR THE WIRING OF THE "CTY" CONN ON THE F4 I/O PANEL

BUSS ON LEFT COLUMN OF I/O HEADERS

ANSLEY 26 PIN CONNECTOR

114	1	1
:		ŧ
1		i
1		!
1		1
1		ŀ
:		1
1		ŀ
1		1
1		;
126	13	:
1		1

FROM ANSLEY, PIN NO.:

TO "A" SECTION PIN NO.:

1 2 3 7 8 JUMPERED TO 20 ON ANSLEY

GND : TWISTED PAIR A23C3A10 : A23C3A11 : TWISTED PAIR GND :

VERSATEC. I/O-CONN (ALL SIGNALS TWISTED PAIR)

26 PIN	CONN. 1		CONN. 2		CONN. 3	
1.) 2.) 4.) 5.) 7.) 9.) 11.) 12.) 13.) 14.) 15.) 17.) 18.) 21.) 23.) 24.)	IN01 RET IN02 IN03 IN04 IN05 IN06 IN07 IN08 CLEAR PICLK	C3B17 C3B18 C3B15 C3B16 C3B13 C3B14 C3B11 C3B12 C3B07 C3B07 C3B08 C3B05 C3B05 C3B05 C3B04 C3B21{*SWAP C3B22{*SWAP C3B22) READY) PRINT) PAREN) SPP) RESET) REOTR) REOTR) RLTER	C3A15 C3A16 C3C14{* C3C15{* C3C17{* C3B23{* C3B23{* C3B34{* C3C10{* C3C11{* C3C11{* C3B31{* C3B32{* C3B32{* C3A09 C3A03 C3A04)))))))))))))))))))	C3B25 C3B26 C3B27 C3B28 C3B29 C3B30 C3C12 C3C13 C3A14 C3A11 C3A12 C3A07 C3A08 C3A05 C3A06
26.)		: SLOT E	305			!

TAPE. I/O-CONN



KENNEDY TAPE DRIVES

ON EACH I/O CONN, SOLDER BUSS STRIP ON I/O CONN PINS 14-26, AND RUN A WIRE TO BACKPLANE GROUND.

I/O 28

FROM BACKPLANE PIN:	TO I/O CONN PIN:
A23C3C21	1
C5C58	2
C3C23	3
(C3)C24	4
C25	6
C26	7
C27	8
A35	9
A28	10
A30	11
A32	12
A34	13

I/O 29

FROM BACKPLANE PIN:	TO I/O CONN PIN:
A23C3B9	1
B10	2
B11	3
B12	4
B13	5
B14	6
B15	7
B2	8
B35	9
B28	10
B30	11
B32	15
B34	13

1/0 30

FROM E	BACKPLANE	PIN:	TO	I/O	CONN	PIN:
A23	303050				1	
	C22				2	
	C28				3	
	C29				4	
	C30				5	
	C2C25				7	
	C2C26				8	
	C2C27				9	
	C3A27				10	
	A29				1.1	
	A31				12	
	A33				13	

I\0 3I

FROM BACKPLANE PIN:	TO I/O CONN PIN:
A23C3B16	1
B17	2
B18	3
B19	4
B20	5
B21	6
B22	7
C10	8
B27	9
B29	10
B31	11
B33	12

TYMNET. I/O-CONN LIST

BUSS ON LEFT COLUMN OF I/O HEADERS

BACKPL	ANE CONN A23	I/O CONN II2
A2302	B17	2
11	B18	5
**	B21	18
ti .	B22	19
et ,	B23	20
TT.	B24	21
##	B20	9
11	B25	10
	B26	23

QND PINS: 17, 6, 8, 22

(TO BACKPLANE GROUND)

		I/O CONN I13
A23C2	B27	14
11	B28	2
**	B29	15
11	C24 TWISTED PAIR	16
U	B30 (USE GND FROM GND PINS BEL	OW) 17
41	B31	· 5
tf	B32	18
41	C17 TWISTED PAIR	19
et '	B19 (USE GND FROM GND PINS BEL	OW) 20
11	B19	21
**	B33 TWISTED PAIR	23
	(USE GND FROM GND PINS BELLOW)	

GND PINS: 1, 3, 4, 6, 7, 8, 9, 10 (TO BACKPLANE GROUND)

I/O CONN I14

A2302	B34	TWISTED PAIR	2
"	A19	(USE GND FROM GND PINS BELOW)	3
u	A19		4
11	C55	TWISTED PAIR	5
11	A32	(USE GND FROM GND PINS BELOW)	6
11	A31		19
11	0EA		7
11	C19	TWISTED PAIR	8
"	A29	(USE GND FROM GND PINS BELOW)	9
11	A28		55
tt .	A27		10

GND PINS: 17, 18, 20, 21, 23 (TO BACKPLANE GROUND)

I/O CONN I15

A23C2	A26	1
44	A25	14
11	A20	15
**	A24	3
11 -	A23	4
#1	A22	5
11	A21	6
n	A18	19
ti	A17	22

GND PINS: 2, 7, 8, 9, 10, 16, 18 (TO BACKPLANE GROUND) DOCUMENT FOR THE WIRING OF THE "DISK CONTROL" CONNS ON THE F4 I/O PANEL 0 BUSS ON LEFT COLUMN OF I/O HEADERS

ANSLEY 26 PIN CONNECTOR

114	1 !
1	ŧ
}	:
1	1
1	;
1	ŧ
1	i
1	;
1	:
!	1
126	13!
!	

THESE ARE ALL DIFFERENTIAL PAIRS AND AS SUCH, DON'T GET THEIR LEFT COLUMN PINS GROUNDED.

26 PIN ANSLEY CONNECTOR: SLOT A7:

DC 1:

		•
IN: _ {WHITE} 14 {BLUE}	PIN: A7C1B13 {WHITE} A7C1B12 {BLUE}	SIGNAL NAME: SET CYCLE + SET CYCLE +
2 {WHITE} 15 {BLUE}	A7C1B15 {WHITE} A7C1B14 {BLUE}	SET HEAD - SET HEAD +
3 {WHITE} 16 {BLUE}	A7C1B17 {WHITE} A7C1B16 {BLUE}	CONTROL - CONTROL +
4 {WHITE} 17 {BLUE}	A7C1B19 {WHITE} A7C1B1B {BLUE}	BUS 0 - BUS 0 +
5 {WHITE} 18 {BLUE}	A7C1B21 (WHITE) A7C1B2O {BLUE}	BUS 1 - BUS 1 +
6 {WHITE} 19 {BLUE}	A7C1B23 (WHITE) A7C1B22 (BLUE)	BUS 2 +
7 {WHITE} 20 {BLUE}	A7C1B25 {WHITE} A7C1B24 {BLUE}	BUS 3 - BUS 3 +
8 {WHITE} 21 {BLUE}	A7C1B27 {WHITE} A7C1B26 {BLUE}	BUS 4 - BUS 4 +

9 {WHITE}	A7C1B29 {WHITE} A7C1B28 {BLUE}	
	A7C1B31 {WHITE} A7C1B3O {BLUE}	
DC 2:		
1 {WHITE}	PIN: A7C1B33 {WHITE} A7C1B32 {BLUE}	BUS 7 - BUS 7 +
	A7C1B35 {WHITE} A7C1B34 {BLUE}	BUS 8 - BUS 8 +
3 {WHITE} 16 {BLUE}	A7C1C3 {WHITE} A7C1C2 {BLUE}	BUS 9 - BUS 9 +
4 {WHITE} 17 {BLUE}	A7C1C10 {WHITE} A7C1C9 {BLUE}	DEV ENABLE - DEV ENABLE +
	A7C1A7 {WHITE} A7C1A6 {BLUE}	UNSAFE +
6 {WHITE} 19 {BLUE}	A7C1A9 {WHITE} A7C1A8 {BLUE}	SEEK ERROR - SEEK ERROR +
<pre>{WHITE}</pre>	A7C1A11 {WHITE} A7C1A10 {BLUE}	ON CYCLE - ON CYCLE +
8 (WHITE) 21 (BLUE)	A7C1A3 {WHITE} A7C1A2 {BLUE}	INDEX +
	A7C1A13 {WHITE} A7C1A12 {BLUE}	UNIT READY - UNIT READY +
10 {WHITE} 23 {BLUE}	A7C1A17 {WHITE} A7C1A16 {BLUE}	ADDRESS MARK DLT - ADDRESS MARK DLT +
DC 3:		
PIN: 1 SKIP 14 SKIP	PIN: NONE NONE	BUSY - BUSY +
2 {WHITE} 15 {BLUE}	A7C1B11 {WHITE} A7C1B10 {BLUE}	SEL ENABLE - SEL ENABLE +
3 {WHITE} 16 {BLUE}	A7C1B9 {WHITE} A7C1B8 {BLUE}	SELECT 0 - SELECT 0 +

4 {WHITE} (BLUE)	A7C1B7 {WHITE} A7C1B6 {BLUE}	SELECT 1 - SELECT 1 +
5 {WHITE} 18 {BLUE}	A7C1A5 {WHITE} A7C1A4 {BLUE}	SECTOR MK - SECTOR MK +
6 {WHITE} 19 {BLUE}	A7C1B5 {WHITE} A7C1B4 {BLUE}	SELECT 2 - SELECT 2 +
7 {WHITE} 20 {BLUE	A7C1B3 {WHITE} A7C1B2 {BLUE}	SELECT 3 - SELECT 3 +
8 (WHITE) 21 (BLUE)	A7C1A15 {WHITE} A7C1A14 {BLUE}	WRITE PROTECT -
9 {WHITE} 22 {BLUE}	NO CONNECTION NO CONNECTION	SEQ IN HOLD
10 {WHITE} 23 {BLUE}	A7C1A35 {WHITE} A7C1A34 {BLUE}	BUS 10 - BUS 10 +

```
PART OF ANSLEY 26 PIN CONNECTOR:
         PIN #:
         1 TO-4 AND TO GROUND
         4 TO-
         15 TO- DAISY CHAIN ALL TOGETHER,
         18 TO-
         7 TO-
         21 TO-
         11 TO-
         25 TO-GROUND
                                                   CONNECTOR:
                  26 PIN ANSLEY CONNECTOR:
                                                   I/O 9:
 SIGNAL NAME:
                PIN #:
                                                   DD 1:
 SERVO CLOCK
                2 (WHITE)
                                                   A7C2C30 {WHITE}
 SERVO CLOCK
                 14 (BLUE)
                                                   A7C2C29 (BLUE)
 READ DATA - 3 {WHITE}
READ DATA + 16 {BLUE}
                                                   A7C3A24 {WHITE}
                                                   A7C3A23 {BLUE}
 READ CLOCK 5 {WHITE}
READ CLOCK 17 {BLUE}
                                                   A7C3A22 {WHITE}
                                                   A7C3A21 {BLUE}
 WRITE CLOCK
               6 {WHITE}
                                                   A7C3A34 {WHITE}
 WRITE CLOCK
                 19 (BLUE)
                                                 A703A33 (BLUE)
WRITE DATA 8 {WHITE}
( TITE DATA 20 {BLUE}
                                                   A7C3B35 {WHITE}
                                                   A7C3A35 {BLUE}
            9 (BLUE)
                                                   A7C3A26 (WHITE)
 SELECTED -
 SELECTED +
                                                   A7C3A25 {BLUE}
 SEEK END
                 10 (WHITE)
                                                   A7C3A28 {WHITE}
                 23 (BLUE)
                                                   A7C3A27 {BLUE}
 SEEK END
 PART OF ANSLEY 26 PIN CONNECTOR:
         PIN #:
         1 TO 4 AND TO GROUND.
         4 TO-
         15 TO- DAISY CHAIN ALL TOGETHER,
         18 TO-
         7 TO-
         21 TO-
         11 TO-
         25 TO GROUND.
```

CONNECTOR:
ANSLEY 26 PIN CONNECTOR:
I/O 10:
SIGNAL NAMES: PIN #:
DD 2:
SERVO CLOCK 2 {WHITE}
SERVO CLOCK 14 {BLUE}

CONNECTOR:
A7C3B22 {WHITE}
A7C3B21 {BLUE}

READ DATA -		A7C3B26 {WHITE}
DATA +	16 {BLUE}	A7C3B25 {BLUE}
READ CLOCK		A7C3B24 {WHITE}
READ CLOCK	17 (BLUE)	A7C3B23 {BLUE}
WRITE CLOCK		A7C3C3 {WHITE}
WRITE CLOCK	19 (BLUE)	A7C3C2 {BLUE}
WRITE DATA	8 (WHITE)	A7C3C10 {WHITE}
WRITE DATA	20 (BLUE)	A7C3C9 (BLUE)
SELECTED -	22 {WHITE}	A7C3B28 {WHITE}
SELECTED +	9 (BLUE)	A7C3B27 {BLUE}
SEEK END	10 {WHITE}	A7C3B3O {WHITE}
SEEK END	23 (BLUE)	A7C3B29 {BLUE}
PART OF ANSLEY PIN #:	26 PIN CONNECTOR:	
1 TO 4 4 TO-	AND TO GROUND.	

15 TO- DAISY CHAIN ALL TOGETHER,

18 TO-

7 TO-

21 TO-11 TO-

25 TO GROUND.

SERVO CLOCK	ANSLEY 26 PIN CONNECTOR: PIN #: 2 {WHITE} 14 {BLUE}	CONNECTO I/O 11: DD 3: A7C3C12 A7C3C11	{WHITE}
READ DATA - READ DATA +	3 (WHITE) 16 (BLUE)	A7C3C15 A7C3C15	
READ CLOCK READ CLOCK	5 {WHITE} 17 {BLUE}	A7C3C14 A7C3C13	
WRITE CLOCK WRITE CLOCK	6 (WHITE) 19 (BLUE)	A7C3C26 A7C3C25	
WRITE DATA WRITE DATA	8 {WHITE} 20 {BLUE}	A7C3C28 A7C3C27	
SELECTED +	22 {WHITE} 9 {BLUE}	A7C3C18 A7C3C17	(BLUE)

SEEK END

10 (WHITE)

23 (BLUE)

A7C3C2O {WHITE}
A7C3C19 {BLUE}

PART OF THE ANSLEY 26 PIN CONNECTOR:

PIN #:

1 TO 4 AND GROUND.

4 TO-

15 TO- DAISY CHAIN ALL TOGETHER,

18 TO-

7 TO-

21 TO-

11 TO-

25 TO GROUND.

CUMENT FOR THE WIRING OF THE "IMP" CONN ON THE F4 I/O PANEL NO BUSS ON LEFT COLUMN OF I/O HEADERS

ANSLEY 26 PIN CONNECTOR

114	1 :
ŀ	1
1	;
1	1
1	;
:	;
i	1
;	1
1	1
1	1
126	131
!	

WIRING FOR IMP CONNECTOR 3-25-81 (ALIAS ARPANET)

26 PIN ANSLEY CONNECTOR: SLOT A19

10 (WHITE)

11 {WHITE}

24 (BLUE)

23 (BLUE)

C2A23 (WHITE)

C2B23 {BLUE}

C2A25 {WHITE}

C2B25 {BLUE}

PIN: 1 {WHITE} {BLUE}	{WHITE}
2 (WHITE) 15 (BLUE)	(WHITE)
3 {WHITE} 16 {BLUE}	 {WHITE}
4 {WHITE} 17 {BLUE}	 {WHITE}
6! JUMPER TOGETHER	
7 (WHITE) 20 (BLUE)	 (WHITE)
9 (WHITE)	 (WHITE)

12 (WHITE)

C2A24 {WHITE}
C2B24 {BLUE}

13 {WHITE}

26 (BLUE)

TO NEAREST GROUND (WHITE)
TO NEAREST GROUND (BLUE)

DOCUMENT FOR THE WIRING OF THE "CC" CONNS ON THE F4 I/O PANEL

BUSS ON LEFT COLUMN OF 1/0 HEADERS

ANSLEY 26 PIN CONNECTOR

114	1
1	l
1	!
:	:
1	1
ł	1
1	:
1	;
1	1
1	1
126	131
1	

FROM ANSLEY, PIN NO.:

A23B24 JUMPER TO A1C3B25 A1C3B26 TO A1C3B27 TO A1C3B28 TO "A" SECTION PIN NO. :

I/O H	EADER PIN								
	1 2 3 JUMPER TO A1C3A TO A1C3A34 TO A		7 DF I/D A1C3A30 A1C3A29		AND	THEN	то	B.P.	GND
7 /D LI	EADER PIN		Λ.						
CC1	1 2 3 8 20 22 31 JUMPER TO A0	T0 1C3B32	7 OF I/O A01C3B29 A01C3B30 A01C3B34 A01C3B33 A01C3B35	HEADER	AND	THEN	то	B. P.	GND
CC5 I\D H	EADER PIN								
A1C3A24	1 2 3 JUMPER TO A1C3A TO A1C3A27 TO A		7 DF I/D A1C3A22 A1C3A23	HEADER	AND	THEN	TO	В. Р.	GND
I/O H	EADER PIN								
	1	TO	7 OF I/O	HEADED	AND	THEN	ΤO	D D	CND

A1C3B23

DOCUMENT FOR THE WIRING OF THE "DISK DATA" CONNS ON THE F4 I/O PANEL ANSLEY 26 PIN CONNECTOR

114	1 !
1	1
1	1
-	1
1	1
1	:
1	1
1	ł
1	1
1	1
126	131
1	

DISK DRIVE CONNECTORS

READ/WRITE BACKPANEL CABLE WIRING:

ALL DISK SIGNALS ARE TWISTED PAIRS.

USE 26 PIN CONNECTOR IN I/O SECTION OF BACKPLANE.

CONNECTORS:

	26 PIN ANSLEY CONNECTOR:	1/0 8:	
SIGNAL NAME: SERVO CLOCK SERVO CLOCK	2 {WHITE	DD 0: A7C2A30 A7C2A29	(WHITE
READ DATA - READ DATA +		A7C2A34 A7C2A33	
READ CLOCK READ CLOCK	5 {WHITE} 17 {BLUE}	A7C2A32 A7C2A31	
WRITE CLOCK WRITE CLOCK	6 {WHITE} 19 {BLUE}	A7C2B34 A7C2B33	
WRITE DATA WRITE DATA	8 {WHITE} 20 {BLUE}	A702028 A702027	
SELECTED - SELECTED +	22 {WHITE} 9 {BLUE}	A7C2B35 A7C2A35	
SEEK END	10 {WHITE} 23 {BLUE}	A7C2B28 A7C2B27	

I/O HEADER PIN

CC4

1 TO TO TO TO TO TO

7 OF I/O HEADER AND THEN TO B.P. GND

A1C3A15 A1C3A16

A1C3A17 JUMPER TO A1C3A18

A1C3A19 TO A1C3A20 TO A1C3A21

I/O HEADER PIN


CC5


1 TO 2 TO 3 TO 7 OF I/O HEADER AND THEN TO B.P. GND

A1C3B15 A1C3B16

A1C3B17 JUMPER TO A1C3B18

A1C3B19 TO A1C3B20 TO A1C3B21





Console Computer - Theory of Operation

References:

6500 Hardware Manual by Rockwell, Synertek or MOS Technology for the 6502 and 6522 chips.

Signetics 2661 Enhanced Programmable Communications Interface Data Sheet.

Western Digital FD179x and WD1691 Data Sheets and application notes.

Other IC data books for LSTTL, RAM's, EPROM'S, etc.

In the following descriptions, cryptic symbols enclosed in brackets such as (CC2ADR) are cross-references to other drawings.

CC Address map

The 64-Kbyte address space of the 6502 is allocated as follows (\$ means hex)

```
(56K)RAM, mapped in 4-Kbyte blocks
$0000-$DFFF
$E000-$E003 2661 PCI #0 - console terminal interface
$E010-$E013 PCI #1 - modem interface
$E020-$E023 PCI #2
$E030-$E033 PCI #3
$E040-$E043 PCI #4
$E050-$E053 PCI #5
$E060-$E06F (16 bytes) unused I/O select
$E070-$E07F (16 bytes) Map - loc $E07x maps virtual addresses $x000-$xFFF
$E080-$E08F 6522 VIA#0 - system control interface
$E090-$E09F
            VIA #1 - 26parallel controls, 26 serial input
$EOAO-$EOAF VIA #2 - ROM bank select, 26 serial output
$EOBO-$EOBF
             VIA #3 - spare
$EOCO-$EOCF
            (16 bytes) unused I/O select
$EODO-$EODF
             (16 bytes) unused I/O select
$EOEO-$EOE3
             FD1797 Floppy Disc Controller (not used currently)
$EOEB-$EOEF Shadow of FD1797 Using these addresses makes the CPU hang until
             the FDC's Data Request line comes on
             Parity Error PC Latch, low byte
$EOFO-
$EOF1
                    high byte
$EOF2
             Parity Error Address Latch, low byte
                    high byte
$EOF3
SEOF4
             (1 byte) unused I/O select
$EOF5
             (1 byte) unused I/O select
$EOF6
             TYBUS Interface Interrupt Flags
             TYBUS Interface Interrupt Enables
$EOF7
$E800-$EFFF (2K) ROM 1
$F000-$F7FF
             (2K) ROM 2
$F800-$FFFF
             (2K) ROM 3
$FFFA-$FFFB NMI Vector (in ROM 3)
$FFFC-$FFFD RESET Vector (in ROM 3)
$FFFE-$FFFF
             IRQ Vector (in ROM 3)
```


The I/O address space \$E000-\$E7FF is not fully decoded. The devices listed above appear in various "shadow" locations in that address range.

Clock Generator (drawings CCOCPU and CC1CLK)

The system timing comes from a 20.000 MHz crystal oscillator at 68-46. The 74S163 binary counter at 66-58 counts up on each positive edge of the 20MHz clock. When the count reaches 12 the output of the LS00 goes low, enabling the counter's LOAD input. On the next clock edge, instead of counting up, the counter loads with the value 3 wired into its D inputs. Thus the count goes through ten states altogether, dividing the input clock frequency by 10. The states the counter goes through (3,4,...,11,12) produce a square wave with a 50% duty cycle at the high order output. The resulting 2MHz clock is used by the Floppy Disc controller and further divided by the LS74 to make the 1 MHz clock (PHO H) that drives the 6502 CPU chip. The counter's low bit produces the 10 MHz TYBUS clock.

The CPU takes in the PHO clock and puts out two non-over lapping clocks, PHI and PH2, at the same frequency but with some unspecified delay from PHO. PH2 is the master clock for all devices on the data bus. The CPU puts out a new address during each PH2 low cycle in time for it to be strobed on the rising PH2 edge. The address stays valid throughout PH2 high. During a write cycle, the CPU's output data are valid no later than 200 ns after the falling edge. During a read cycle, the CPU expects data to be valid at least 100 ns before the PH2 falling edge.


CPU CLOCK TIMING



RAM timing (drawings CC1CLK, CC4RMA)

The PH2 clock from the CPU feeds the input of a 10-bit shift register formed by the LS174 at 64-47 and the LS175 at 66-47. This register clocks at 20 MHz, so its outputs are PH2 delayed by any multiple of 50 ns. The input can be selected by the 62-46 dipswitch to be PH2 delayed by two inverters in case the PH2 transitions fall too close to the 20MHz clock edge.


Delayed Clocks



Note: symbolizes the uncertainty in the phase relationship between the 20 MHz clock and PH2.

The gates at the bottom of the drawing combine various of these delayed clocks to generate the RAM strobes. The two LS10's are enabled by the LSO8 when RAM is selected and produce RAS and CAS during PH2 high. CAS happens early on a read cycle to allow time for slow RAM access, and it comes late on a write to give the cpu time to set up the data. During PH2 low the row/column mux is disabled and the refresh address buffer is enabled, and REF ENB does a RAS-only refresh cycle. The refresh counter increments at the end of the refresh cycle when PH2 goes high.

RAM timing



Data and Address Busses (drawings CCOCPU, CC2ADR)

The CPU data lines, DBO-DB7, run directly to all the MOS loads. The LS245 at 42-45 buffers the data bus (EDBO-EDB7 for Extended Data Bus) to drive the TTL loads.

The LS244's at 46-45 and 44-45 buffer the CPU address bus to all of its loads. The address lines are AB00-AB15, a 64-KByte address space.

The address space is divided in two parts: locations \$0000-\$DFFF are in RAM under control of the map, and \$E000-\$FFFF (the last 8 Kbytes) are wired to specific devices. The LS10 at the upper left detects this address boundary: when the high three address bits are all ones, it enables the upper left LS139 to decode the next two address bits; otherwise SEL RAM (H/L) becomes true. The outputs of the LS139 are

Address \$E000-\$E7FF: SEL I/O L \$E800-\$EFFF: SEL ROM1 L \$F000-\$F7FF: SEL ROM2 L \$F800-\$FFFF: SEL ROM3 L.

The SEL ROM lines go directly to the ROM chip selects (drawing CC9ROM). SEL I/O L enables one of the LS138's at the left depending on the state of AB07. The LS138's further decode AB04-AB06, giving 16 different selects of 16 byte blocks for the I/O devices. The upper LS138 is gated by PH2 so its outputs are in effect data stobes; it selects the six 2661 PCI's and the memory map. The lower LS138 is not gated because the 6522 VIA's have PH2 as an input and contain their own strobe logic.

SEL MISC L enables the lower right LS138, which decodes AB00-AB02 to enable miscellaneous control registers that are implemented in MSI parts. This decoder is gated with PH2 to generate data strobes to the registers. The two gates feeding its high enable input allow it to generate only read strobes to addresses 0-6 which are read-only registers, and a select on read or write to address 7.


The LS139 at top right decodes two address lines from the memory map during CPU write cycles to drive write-enable for one of the four RAM banks. The LS155 in the center decodes the same address lines to drive RAS and CAS. During refresh cycles, the LS08's drive RAS to all four banks together.

Memory Map and RAM Addressing (drawings CC3MAP and CC4RMA)

The map consists of two 27S07 16x4 register files arranged as 16 words of 8 bits. When SEL I/O is true (low) the LS257 multiplexor gates ABOO-ABO3 (low four bits of the address) to the address inputs of the map. The LS10 at the bottom of the drawing generates a write-enable strobe to write data from EDBO-EDB7 into the map, and the LS00 above it enables the LS244 to drive the map data onto EDB for reading.

When SEL I/O is false (high) the multiplexor uses AB12-AB15 to address the map. This breaks the 64-Kbyte address space into 16 4-Kbyte pages. The highest two pages are wired to I/O and ROM; the other 14 correspond to RAM. The map translates the page number at its adress inputs into eight bits at its data outputs. The low six bits (MA12-MA17 for Mapped Address) are the number of a 4-Kbyte physical page in the .56-KByte RAM. MA18 is a spare, and the high-inhibits the RAS and CAS logic (CC1CLK).

If we consider the physical memory address to be MA17-MA12 from the map concatenated with AB11-AB00, the bits split up like this:



Bits 15-14 select one bank of RAM chips. Bits 06-00 are the row address and bits 13-07 are the column address for 16 K chips. Bits 16 and 17 are the eight address bit in case the board contains 64 K chips (this is a NC pin on 5v-only as long as the chips in each bank are all the same size. If a bank consists of 16K chips, its address bits 17-16 are "don't cares" and the same memory will show up in four places in the physical address space.

Memory Parity Logic (drawing CC5PAR)

The memory chips that hold data (DBO-DB7) have their inputs and outputs tied together to the data bus. The chips that hold the parity check bits have their data lines split, with data in connected to PAR WRT and data out to PAR RD.

During a CPU write cycle, the RAM array's PAR RD lines are open. The LS125 is enabled and normally drives PAR RD to zero. If the number of ones that the CPU is putting onto the data bus is even, the S280's EVEN output goes high and puts a one on PAR WRT, making the parity odd in the nine bits written into RAM. For diagnostic purpose, the program can set the LS125's input high (CCBVIA). Doing so will force bad parity to be written into memory.

During a read cycle, the LS125 is turned off and the addressed RAM chip drives the PAR RD line. The S280 checks parity on the nine bits read out and sets EVEN high if the parity was wrong. Even parity during a read enables the K input to the LS109 at upper right; if this was really a RAM cycle, CAS ENB will be low to the end of the cycle and its rising edge will clock the LS109 to the zero state, indicating that an error happened.

The LS374's near the center latch the contents of the CPU address bus during every instruction fetch cycle (SYNC high) as long as the error latch is off. Once an error has happened the clocks to this register are inhibited; the register retains the address of the first byte of the instruction that hit the bad data.

The LS374's at the right latch the contents of the address bus when the error latch comes on. This register then retains the address of the bad data. The error address register outputs are enabled onto the bus by the MISC decoder CC2ADR for reading by the CPU. Reading the high byte of the error address latch as the side effect of clearing the error latch, allowing subsequent errors to be recognized.

Reset, Parrallel I/O, Shift Registers (drawing CC8VIA and CC9CTL)

Reset Logic

During power-on, the R/C circuit at the lower left holds PO RST L low for a while. Grounding CC INTL L (C3B03) simulates a power-on reset. The LS08 at bottom generates CPU RST L, which resets the 6502 for either a power-on or a panic. PO RST L resets 6522 VIA #0 (top left), putting all of its outputs in high-Z state. That makes SYS RST H high and SYS RST L low, producing a RESET to the rest of the board. Since SYS RST H is a VIA output it is under control of the CPU. PANIC does not reset VIAO so the CPU can tell the difference between PANIC and POWER-ON, and decide whether to reset the rest of the system.

Shift Registers (data path to/from 26 and TYBUS)

The shifter in VIA #2 is used to shift out, and VIA #1 to shift in. VIA #2 generates the shift clock. The clock and data are buffered out by the LS367 at 09-14, and four sections of LS367 at 05-14 produce delayed clocks for the 26. The LS125 at 42-01 buffers shift data in from the backplane; it is disabled when either of the on-board shifters (DMA address and data) is selected. Serial data in is latched in the LS74 at 09-26 a half cycle early by inverted SR CLK. This holds the serial input bit long enough for the VIA1 shifter to catch it.

VIA #0 - system control

This chip's interrupt request output is connected to NMI to provide a high-priority interrupt for error conditions. All other interrupts in the system are connected to IRQ. The I/O pins are used as follows:

<u>Pin</u>	Signal	Description
PAO PA1	SR CTLO SR CTL1	Unused.
PAI	or CITT	Controls direction of VIA1 buffers (CC9CTL), enables input form.FUTURE 26.
PA2	SR CTL2	FUTURE 26.control output strobe
PA3	SR CTL3	FUTURE 26. data output strobe
		PA2 and PA3 are used ot control the
		programming voltage in the EPROM programmer.
PA4	CLR FLGS L	Low pulse clears the TYBUS interrupt flags.
PA5	REAL DMA H	Controls DMA/mailbox operation in TYBUS
		interface. Low for mailbox, high for DMA.
PA6	WRT RG H	DMA/mailbox control - low is read, high write
PA7 (in)	DM ACK	Cleared by DM GO L, set when DMA/mailbox
		cycle is finished.
CA1 (in)	PAR ERR L	Causes NMI when a parity error happens.

VIA #0 - system control continued

<u>Pin</u>	SIGNAL	Description
CA2	FDC IRQ H	Makes NMI to terminate Floppy data transfer loop when FDC requests an interupt.
	SEL SROO L SEL SEO1 L PZ SENSE 2 PZ SENSE 3 SR CLK WRT WRONG PAR H	Low selects the TYBUS data register. Low selects the TYBUS address register. Used only in EPROM programmer. Ditto. Used for single-clocking of 26 shifters. For memory diagnostics.
PB6 (in)	SYNC H	Planned to use for CDDT one-stepping, turned out not to work. Timer 2 used instead
PB7	SYS RST H	Set high-Z by power-on, holds all other I/O reset.
CB1	BRK INT H	Causes NMI when a BREAK is detected in PCIO or PCI1 - for calling CDDT.
CB2	NC	Spare.

VIA #1 - 26 Control

The PA and PB lines form a 16-bit I/O port for data transfers to and form the FUTURE 26. These are all outputs when controlling a 26, with alternate names shown at the right side of the LS245's in (CC9CTL). These 16 bits are also used as address and control by the EPROM programmer.

CA2	DM GO L	Pulsed low to initiate a DMA/mailbox
		cycle in the TYBUS interface.

VIA #2

The EPROMS each occupy a 2-Kbyte address space. PAO and PA1 supply high-order address bits when larger EPROMs are places in the board, allowing bank switching in the ROMs.

PBO-PB7 are used as the data port for the EPROM programmer.

VIA #3 is entirely a spare. It can be used to control two Centronics - type line printers, or whatever.

EPROMs (drawing CC9ROM)

There are three 28 pin sockets which can contain 2716 (2-Kbyte 24-pin), 2732 (4-Kbyte 24-pin) or 2764 (8-Kbyte 28-pin) EPROMs. Pin 23 of each socket is wired to a pair of switches at 62-46. When a 2716 is inserted, the corresponding switch must be set to the Vcc position. For larger EPROMs, the switch should be set to the All position to allow the high address bit to select the different EPROM banks. Address bit 12 is not connected when a 24-pin package is in the socket, so it needs no switching.

RAM Array (drawings CC6RMO and CC6RM2)

The array is organized as four rows of nine chips. When viewing the board from the component side with the lettering right-side up, the near row is memory bank 0, the next is bank 1, etc. Bit 0 (least significant) is at the left, bit 1 is next, and so on with the parity bit at the extreme right. Note that the data bits are wired with input and output pins in common and the parity bit has separate in and out busses. Each row has its own RAS, CAS and WE line in order to keep the loading on the drivers down.

Floppy Disk Controller (drawings CC7FDA and CC7FDC) (FUTURE USE)

The two gates at the upper right of (CC7FDA) generate the read and write strobes to the 1797 during PH2 high. The LS74 to the left synchronizes the data request (FDC DRQ H) with the end of each CPU cycle. With DRQ off and address bit 3 on and no interrupt request (FDC IRQ H), the 7420 in the middle pulls WAIT L down when the CPU addressed the FDC. If the cycle is a read, the CPU will hang until WAIT L goes high. That happens when either DRQ goes high meaning that the FDC is ready to transfer a byte, or FDC IRQ H goes high meaning that the data transfer is finished.

The 7406's buffer the FDC outputs onto the disc drive cable. The 7414's and their input pullups receive the inputs from the disc, as recommended by the Shugart 851 interfacing manual.

The 74123 triggers ehen the FDC sets the head load command FD LOAD. About 30 ms later it times out and FD LOADED becomes true. This gives the right delay for loading the heads on a Shugart 851 drive.

(CC7FDC) shows the floppy controller chip as a 1793. We are really using a 1797. The two chips are identical except for the function of pin 25, which is Side Select on a 1797 and something else on a 1793. The entire circuit consisting of the 1797, 1691, 74S124 and all the resistors and capacitors is copied directly from the Western Digital WD1691 data sheet, so look there for the explanation of how it works.

Serial Line Interfaces (or PCI's) (drawings CCAPCI, CCBBRC, CCCEIA)


(CCBBRC) shows a standard type of oscillator using a 4.9152 MHz crystal. The output, BRCLK, is bussed to the clock inputs of the six PCI's. Each PCI contains dividers and control logic to generate any of 16 standard baud rates under program control. The lone pullup resistor at the upper left of the drawing us wired to the second input of each two-input 1488EIA driver to enable its output.

(CCAPCI) shows the six 2661's. All of their data and modem control signals are wired directly to 1488 drivers or 1489 receivers on (CCCEIA), except for the DSR (Data Set Ready) line of PCI #0. The LSO8 at upper left is for a special hack on line 0 to allow the program to read the terminal's bit rate. With DTR high (false) the DSR input sees the RXD (Received Data) signal allowing the CPU to watch the data line and time its pulse widths. When DTR is set low (true), DSR is held true and the CPU no longer gets interrupts on data transitions.

Lines 0 and 1 have their RXC/BKDET pins programmed (by the setup routine in CDDT) to put out the Break Detect condition. The LS32 at middle left OR's the two break detects for input to VIA#0 (CCBVIA), where the rising edge of that input causes a high-priority interrupt request to the CPU. This mechanism lets the BREAK key on either controlling terminal call CDDT.

The transmit and receive clock inputs of PCI #2-#5 are open at present. These may be bussed to a common clock derived from BRCLK if we want to implement split speed on these lines.

Each PCI has three interrupt-request output pins. These are all wire-or connected to IRQ for a normal-priority interrupt to the CPU.



X Indicated a memory IC TYPE 4164

WHEN THE CONSOLE COMPUTER CRASHES WITH A

MEM PAR ERR Y1 Y2 Y3 Y4 Y5 Y6

(Y1-Y6 are bytes in hex)

this DATA can be INTERPRETED AS FOLLOWS:

PC = Y1 Y2 (2 bytes Long)

ADDR = Y3 Y4 (2 bytes Long)

DATA = Y5 (1 byte Long)

PAGE = Y6 (1 byte Long)

PAGE REFERS TO WHICH ROW HAD THE FAILURE.

AT THIS POINT YOU ARE IN A DDT AND CAN CHECK THE ADDRESS

AND THE DATA.

Y3 Y4/ (data) new input data)

(there is no space between the numbers Y3

and Y4)

(new input data is the data you are putting in to test)

IF NO BIT IS A SOLID ERROR REPLACE OUT THE ENTIRE ROW.

CONSOLE OPERATIONS

*** POWER UP ***

At power up the console will do a self test and then go into "CDDT". Then you may issue the following console commands. If the console terminal is hung, you may hit local reset on the console keyboard.

;; CCL = Console Computer Language

\$G ::LOADS BASIC CCL CODE FROM CONSOLE EPROMS.

(INTERPRETER)

;;LOADS DISK HANDLING PORTION OF THE MICRO-LOADU

:: CODE FROM CONSOLE EPROMS

;;LOADS CCL CODE FROM DISK TO MOS MEMORY BOOTC

::LOADS CCL CODE FROM TAPE TO MOS MEMORY TBOOTC

;;LOADS CCL CODE FROM MOS MEMORY TO CONSOLE LOADC

***** SOMETIMES BOOTU DOES NOT WORK PROPERLY *** ***** AND TYPING "BLAST" HELPS (CPU RESET) ****

;;LOADS REAL MICROCODE FROM DISK BOOTU

** THE SYSTEM SHOULD NOW BE READY TO**

** LOAD THE MONITOR OR DIAGNOSTICS**

*** LOADING THE MONITOR OR DIAGNOSTICS ***

MBOOT O ;;LOADS DIAGNOSTICS FROM FILE #0 ON THE

;; TAPE DRIVE. OTHER FILE NUMBERS POSSIBLE

DBEDDT O ;; LOADS MONITOR WITH EDDT FROM DISK DRIVE O.

;;OTHER DISK NUMBERS MAY BE USED IF THERE IS

;; RESIDENT MONITOR ON THAT DISK.

*** AT THIS POINT THE "EDDT" PROMPT SHOULD ***

* APPEAR ON THE OPERATOR TERMINAL. THE COMMAND*

* TO START THE MONITOR WOULD BE "START\$G" AND *

* WOULD BE TYPED ON THE OPERATOR TERMINAL. ***

NOTES:

- 1. THE "\$" STANDS FOR ESCAPE OR ALTMODE.
- 2. THE OCTAL CODES THAT APPEAR AFTER THE EXECUTION OF BRING-UP COMMANDS ARE CALLED "AR FLAGS". THESE FLAGS ARE STORED IN THE AR REGISTER AFTER ANY MACHINE HALTS. THEY ARE DECODED ELSEWHERE IN THIS DOCUMENT.

CONSOLE MAINTENANCE COMMANDS

PREFACE: DO NOT TOUCH THE CONSOLE WHILE THE MONITOR IS RUNNING!!!!! THE SYSTEM WILL PROBABLY CRASH!!!!! THE MICROCODE MUST BE STOPPED BEFORE ANY CONSOLE COMMANDS ARE USED. AR FLAGS * *Ol=RESET DONE *11=JRST 4 *22=? *33=? *44=INTERRUPT FROM ILLEGAL DEVICE *55=? *66=ECC ERROR Note:

*70=MONITOR New codes are being added

* BOOTSTRAP frequently. READ OK *71=MONITOR BOOTSTRAP READ FAILED *72=MICROCODE READ OK *73=MICROCODE READ FAILED ***REGISTER DEPOSIT*** LDHOLD (DATA) ;;LOAD HOLD REG WITH 36 BIT WORD LDPC (DATA) ;;LOAD PC LDMA (DATA) ;;LOAD MA ;;LOAD MA LDIR (DATA) ;;LOAD IR
LDAR (DATA) ;;LOAD AR
LDQ (DATA) ;;LOAD ALU Q REG
LDDEV (DATA) ;;LOAD DEVICE REG
DAC O (DATA) ;;LOAD AC O WITH 36 BIT WORD
DAM O (DATA) ;;LOAD AMEM O WITH 39 BIT WORD *** REGISTER EXAMINE *** XAC 0 ; ; EXAMINE ACCUMULATOR O ;; EXAMINE AMEM LOCATION O XAM O XPCF ;;READ PC FLAGS

; ; DISPLAYS REGISTER CONTENTS ON UPPER

; ; PORTION OF CONSOLE SCREEN

DD

CONSOLE MAINTENANCE COMMANDS

*** MOS MEMORY ***

DMRD (ADDR) ;; EXAMINE MOS MEM LOCATION VIA CONSOLE

; ; DMA TYBUS PATH.

ALL MEM CAN BE ACCESSED.

DMWRT(ADDR) (DATA);;DEPOSIT 36 BIT DATA INTO MOS MEMORY WITH

;; NO RESTRICTIONS

EX (ADDR) ; EXAMINE MOS MEMORY VIA CONSOLE DIRECT PATH.

;;ONLY 256 K GREATER THAN 256K RAPS AROUND

DE (ADDR) (DATA) ;; DEPOSIT 36 BIT WORD TO MOS MEMORY.

MG (ADDR) ;; START EXECUTING MOS MEMORY INSTRUCTIONS AT (ADDR)

*** MICROCODE ***

UST (ADDR) ;; SET THE MICRO PC COUNTER ADDRESS AND SETUP UI.xx

in the CCL CODE

SETQ UI.DEST O

MML (ADDR) UI
UST (ADDR) TO VERIFY THAT IT DID LOAD

` ,

-----EXAMINE AND DEPOSIT BY FIELDS ------

EXAMINE	*DEPOSIT*	MAX OCTAL VALUE*
UI.DEST	*DEPOSIT* SETQ UI.DEST SETQ UI.SP2 SETQ UI.JCODE (DATA) SETQ UI.ACSEL (DATA) SETQ UI.D (DATA) SETQ UI.D (DATA) SETQ UI.IF (DATA) SETQ UI.IF (DATA) SETQ UI.JF (DATA) SETQ UI.SPC (DATA) SETQ UI.SPC (DATA) SETQ UI.AROT (DATA) SETQ UI.ROT (DATA) SETQ UI.EEAL (DATA) SETQ UI.EEAL (DATA) SETQ UI.EEAL (DATA) SETQ UI.EAFO (DATA) SETQ UI.IDSPR (DATA) SETQ UI.IDSPR (DATA) SETQ UI.NWAIT (DATA) SETQ UI.SAFMA (DATA) SETQ UI.SPI (DATA) SETQ UI.ACRY (DATA) SETQ UI.ACRY (DATA) SETQ UI.ASRC (DATA) SETQ UI.AFUN (DATA) SETQ UI.ALUI (DATA) SETQ UI.ALUI (DATA) SETQ UI.ALUI (DATA)	77
UI.SP2	SETQ UI.SP2	1
UI.JCODE	SETQ UI.JCODE (DATA)	17
UI.ACSEL	SETQ UI.ACSEL (DATA)	7
UI.D	SETQ UI.D (DATA)	77
UI.CYLEN	SETQ UI.CYLEN (DATA)	17
UI.IF	SETQ UI.IF (DATA)	1
UI.DF	SETQ UI.DF (DATA)	1
UI.SPC	SETQ UI.SPC (DATA)	77
UI.JADR	SETQ UI.JADR.(DATA)	37777
UI.ROT	SETQ UI.ROT (DATA)	77
UI.MASK	SETQ UI.MASK (DATA)	77
UI.EEAL	SETQ UI.EEAL (DATA)	1
UI.EAFO	SETQ UI.EAFO (DATA)	1
UI.LDMA	SETQ UI.LDMA (DATA)	1
UI.IDSPR	SETQ UI.IDSPR (DATA)	1
UI.MWAIT	SETQ UI.MWAIT (DATA)	1
U1.SAFMA	SETQ UI.SAFMA (DATA)	1
UI.PO	SETQ UI.PO (DATA)	1
UI.SPI	SETQ UI.SPI (DATA)	1
UI.ACRY	SETQ U1.ACRY (DATA)	1
UI.ASRC	SETQ UI.ASRC (DATA)	7
UI.AFUN	SETQ UI.AFUN (DATA)	7
UI.ADST	SETW UI.ADST (DATA)	7
UI.ALUI	SETQ UL.ALUI (DATA)	1
UI.LDAK	SETQ UI.LDAR (DATA)	1.,

CONSOLE MAINTENANCE COMMANDS (CONTINUED)

	-EXAMINE AND DEPOSIT BY	FIELDS
EXAMINE	*DEPOSIT*	* MAX OCTAL VALUE
UI.JCOND UI.REV UI.MAPF	SETQ UI.JCOND (DATA) SETQ UI.REV (DATA) SETQ UI.MAPF (DATA	37 1 17
UI.LIT	SETQ UI.LIT (DATA)	77777777777 (36 BITS)

ADM 36 SET UP

LINE MODE TERMINAL MODE CHARACTER SET KEYBOARD TYPE CHARACTERS/ROW 80/132 CLEARS SCREEN LINE FREQUENCY FLAG TRANSMIT BAUD RATE RECEIVE BAUD RATE BITS/CHARACTER STOP BITS PARITY PARITY SENSE PRINTER BUAD RATE PRINTER HANDSHAKE PRINTER BITS/CHAR PRINTER STOP BITS PRINTER STOP BITS PRINTER PARITY PRINTER PARITY PRINTER PARITY PRINT EXTENT PRINT TERMINATOR LOCAL ECHO MODEM CONTROL MODE SCROLL MODE BACKGROUND MAGIN BELL	00000000000000000000000000000000000000
PRINT TERMINATOR LOCAL ECHO	NONE OFF
SCROLL MODE BACKGROUND MAGIN BELL KEY CLICK CURSOR MODE	SMOOTH DARK OFF OFF BLOCK
AUTO REPEAT WRAP AROUND NEW LINE AUTO XON/XOFF	ON ON OFF OFF

Load Diagnostics from an initial POWER ON or cold starting the 26 system

1	\$G	will load basic CCL Code from EPROMS on Console Interface Board
2	LOADU	Loads Microcode for Disk handling
3A	BOOTC	Loads CCL from Disk - Takes 15 min
3 B	TBOOTC	Loads CCL from Tape
4	LOADC	Loads Console with CCL
5	BOOTU	Loads Code from Disk
6	MBOOT X	LOADS MACROS

NOTE: \$G = ESC G

The system is ready now to load diagnostics. There are 2 types of diagnostics available at this point. To load monitor see USER GUIDE

PUT APPROPRIATE TAPE IN DRIVE

- 1. UTOBJ A CPU Diagnostic which checks the function operation of the bit slice boards, EOBUS, OBUS, DBUS, Memory, Traps, MUS's, etc.
- 2. TYFOON A system diagnostic which tests disk drives, tape drives & the system in general.

Procedure for warm start or reloading diagnostic on the 26 system

- 1. PRESS Function \underline{l} Key- places terminal in CCL (PF1/F1 KEY) TYPE
- 2. LOADU Loads disk handling code from CC
- 3. BOOTU Loads disk handling code from CC
- 4. MBOOT Loads Macros

The system is ready now to load diagnostics. There are 2 types of diagnostics available at this point. To load monitor see USER GUIDE

PUT APPROPRIATE TAPE IN DRIVE

- 1. UTOBJ A CPU Diagnostic which checks the function operation of the bit slice boards, EOBUS, OBUS, DBUS, Memory, Traps, MUS's, etc.
- 2. TYFOON A system diagnostic which tests disk drives, tape drives & the system in general.

Load Diagnostics from an initial power on or cold starting the system.

- 1 \$ G will load basic CCL Code from EPROMS on Console Interface Board
- 2 LOADU Loads Microcode for Disk handling
- 3A BOOTC Loads CCL from Disk Takes 15 min-
- 3B TBOOTC Loads CCL from Tape
- 4 LOAD C Loads Console with CCL
- 5 BOOTU Loads Code from Disk
- 6 MBOOT X

The system is ready now to load diagnostics. There are 2 types of diagnostics available at this point. To load monitor see USER GUIDE

- 1 UTOBJ A CPU Diagnostic which checks the functional operation of the bit slice boards, EOBUS, OBUS, DBUS, Memory, Traps MUX's.
- 2 TYFOON A system diagnostic which tests disk drives, tape drives & the system in general.

Procedure for warm start of 26KL

- 1. PF1 Function -Function 1 Key- Put terminal in CCL
- 2. LOADU Loads disk handling code from CC
- 3. BOOTU Loads Code from Disk
- 4. MBOOT 0

System is now ready to load diagnostics or $System\ Monitor$

TROUBLE SHOOTING PROCEDURE FOR DOWN SYSTEM


The system must be down software wise before starting this procedure.

CPU Problem Use the Following

1.	Hit th	e (PF1) key	The screen should print CCL you are now connected to the console computer.
2.	Type:	TMM 15(CR) TMM 4000(CR) TMM 10000(CR) TMM 17000(CR)	This u-location has holes in the u-word, you will see garbage in the holes.
		TMM 17000(CR)	TMM tests micromemory. The output of the word should look like 00000 17777 17777 00000 These words 052525 125252 are 88 bits 125252 052525 wide. This will show you if all 6 banks of u-memory can be written into and read from.
3.	Type:	DMRD 100(CR) DMWRT 100 VM1(CR) DMRD 100(CR) DMWRT 100 0(CR) DMRD 100(CR)	This does a direct memory read at Loc. 100. This does a direct memory write of all 1's. Data should equal 777777, 777777. Writes all 0's. Data should equal 000000, 000000.
4.	Type:	EX 100(CR) DE 100 VM1(CR) EX 100(CR)	Data should equal all 0's. These commands will write a u-INST then execute the u-INST. EX = EXAMINE DE = DEPOSIT. Data should equal all 1's.

5. Load the u-diag for the System 26.

Typical Tymshare Hardware Configuration



(Tymore)

FONNLY F3 MICRO COMPUTER

THE EQUIPMENT THAT MAKES UP A FOONLY COMPUTER SYSTEM IS INSTALLED IN 2 CABINETS AND CONSIST OF THE FOLLOWING.

ONE CABINET WITH

- 1- A NET COM COMMUNICATIONS INTERFACE
- 2- A FOONLY MICRO COMPUTER WITH 512 K OF 36 BIT WORDS OF MEMORY

ONE I/O CABINET WITH

- 1- WHICH HAS 3 CDC MODEL NUM. BZ9AX 160 MEGA BYTE DISK DRIVES (WITH NON REMOVABLE DISK PACKS)
- 2-. MODEL NUM. 9100 KENNDY TAPE DRIVE (75 IPS 9 TRACK 800/1600 BPI)
- 3- A MODEL NUM. 9219 FORMATTER USED IN CONJUNCTION WITH TAPE DRIVE.

INDEX

- PAGE 1 EMERGENCY AND NORMAL POWER OFF PROCEDURES.
- PAGE 2 FOONLY FRONT CONSOLE.
- PAGE 3 TAPE DRIVE AND FORMATTER (BRIEF DESCRIPTION)
- PAGE 4 LOADING MICRO CODE, DISK DIAGS AND MONITOR.
- PAGE 5 DISK DIAGNOSTICS (BRIEF DESCRIPTION)
- PAGE 6 DISK FRONT PANEL
- PAGE 7 TAPE DRIVE CLEANING PROCEDURE.
- PAGE 8 ERROR AND CRASH REPORTING
- PAGE 9 NOTIFICATION PROCEDURES

POWER SWITCHES FOR EMERGENCY AND NORMAL POWER DOWNS

THE FOONLY MICRO COMPUTER CABINET

- 1- HAS A 2 POLE CIRCUIT BREAKER THAT SHUTS OFF ALL AC POWER TO FONNLY CABINET, LOCATED ON THE BACK OF THE CABINET AT THE BOTTOM CENTER.
- 2- HAS A SINGLE SWITCH FOR DC POWER ONLY, LOCATED JUST ABOVE THE AC BREAKER.
- 3- THE NET COM INTERFACE HAS NO SWITCHES AND MUST BE UNPLUGGED

THE I/O CABINET

- 1- THE CDC DISK DRIVES HAVE A CIRCUIT BREAKER ON EACH DRIVE WHICH SERVES AS AN ON OFF SWITCH AND A CIRCUIT BREAKER. LOCATED AT LEFT REAR CORNER OF EACH DISK DRIVE.
- 2- THE KENNDY TAPE DRIVE HAS POWER OFF SWITCH ON TOP FRONT OF TAPE DRIVE
- 3- THE FORMATTER MUST BE UNPLUGGED FROM REAR OF CABINET.

THE FONNLY MICRO COMPUTER HAS MANY SWITCHES ON THE FRONT CONSOLE, BUT FOR MOST OPERATION AND MAINTENANCE USES WE ARE ONLY CONCERNED WITH JUST A FEW OF THE SWITCHES SHOWN ON FIG 1 AND MENTIONED IN LOADING MICRO CODE ETC ON PAGE 4 THE SWITCHES WE ARE MOST CONCERNED WITH ARE COSOLE

START

EXM AND DEP

MICRO PROCESSOR

MI STOP

MI CONT

MI CLR

MI PC

ADDRESS SWITCHES
DEPENDS ON ADDRESS

THE SWITCHES WE USE THE MOST ARE DARKENED ON FIG 1

		(COI	15(II	3		
			. 5		E	<u>KM</u>	DI	<u>ep</u>
S Tr	C	S	R		m	ı N	ጥ	N
Ā	0	T	RESET	X	Н	E	H	E
R	N	0	E	C	I	X	I	X
T	T	P	T	ı.T.	, 2	T	5	T
0	0	0	0	0	•	•	•	0

	MICRO	PROCESSOR								
	M M M i	M M PAR M STOP i							•	
	S C D D C P T R P	O I P M M AB B N C i E DR M RK	12		ADDRE	SS SWI	TCHES	30		
-	• • • 0 0 0		13	6 7 8 9	$\begin{array}{c c} & 1 & 2 \\ & 0 & 0 \\ & 0 & 0 \end{array}$	3 4 6	5 6 7 8	9 1	2 3 0	4 5 0
			FIG	1			*		•	

THE FONNLY MICRO COMPUTER HAS MANY SWITCHES ON THE FRONT CONSOLE, BUT FOR MOST OPERATION AND MAINTENANCE USES WE ARE ONLY CONCERNED WITH JUST A FEW OF THE SWITCHES SHOWN ON FIG 1 AND MENTIONED IN LOADING MICRO CODE ETC ON PAGE 4 THE SWITCHES WE ARE MOST CONCERNED WITH ARE COSOLE

START

EXM AND DEP

MICRO PROCESSOR

MI STOP

MI CONT

MI CLR

MI PC

ADDRESS SWITCHES

DEPENDS ON ADDRESS

THE SWITCHES WE USE THE MOST ARE DARKENED ON FIG 1

		(100	VS(OLI	3		
c	1		. 1 D	,	E	<u>M</u>	DI	<u>ep</u>
T A R T	CONT	S T O P	KESET	X	T H I S	N E X T	T H I S	N E X T
6	0	0	0	0	•	•	•	•

MICRO PROCES	SSOR								
M M M I	M M PAR M i i STOP i								
S C	S MRK			ADD	RESS SW	ITCHES			
P T R P S T		13	6 7 8	20 9 0 0	2 3 4	5 6 7 8	30 9 0 1 0 0 0	2 3 6	+ 5
	•	FIG	1	• • •	. •	•		i	,

THE 9100 KENNDY TAPE DRIVE HAS ALL OF ITS SWITCHES ON THE FRONT PANEL

THE LOAD POINT LIGHT IS UNDER THE SWING UP TOP PANEL. THE PANEL MUST BE RAISED TO SEE LOAD POINT.

MAINTENANCE SWITCHES AND LAMPS ARE ALSO UNDER THE SWING UP TOP PANEL.

THERE IS A TAPE CLEANING PROCEDURE ON PAGE 9 OF THIS SECTION.

THE KENNDY FORMATTER IS JUST AND INTERFACE BETWEEN THE FOONLY CONTROLLER AND THE KENNDY TAPE DRIVE. THERE ARE NO LIGHTS OR SWITCHES TO BE CONCERNED WITH.

IN ORDER TO LOAD DISK DIAGNOSTICS OR A SYSTEM MONITOR YOU MUST LOAD A MICRO LOADER INTO THE SYSTEM.

(THIS WOULD ONLY BE NECESSARY IF THE SYSTEM HAD LOST POWER OR HAD A POWER GLITCH)

TO VERIFY MICRO CODE

SET MI STOP AND MI PC SWITCHES

SET ADDRESS SWITCHES TO 4000

PRESS MI CLR AND MI CONT

RESET MI STOP AND MI PC SWITCHES

PRESS MI CONT

YOU SHOULD NOW BE ABLE TO USE CONSOLE EXM AND DEP SWITCHES WHICH INDICATE THAT THE MICRO CODE IS OK.

LOADING MICRO CODE

INSTALL MICRO CODE TAPE

CHECK FOR CORRECT BPI 800/1600

SET ADDRESS SWITCHES TO 10

SET MI STOP AND MI PC SWITCHES

PRESS MI CLR AND MI CONT

RESET MI STOP AND MI PC SWITCHES

PRESS MI CONT

THE TAPE WILL ONLY MOVE A SHORT DISTANCE. YOU CAN THEN VERIFY IF THE MICRO LOADED USEING THE ABOVE PROCEDURE ARE GO AHEAD WITH LOADING OF NEXT TAPE MONITOR.DIGS ETC.

LOADING DISK DIAGNOSTICS UR A MONITOR TAPE

INSTALL CORRECT TAPE DIAG OR MONITOR

CHECK FOR CORRECT BPI 800/1600

SET ADDRESS SWITCHES TO 5000

SET MI STOP AND MI PC SWITCHES

PRESS MI CLR AND MI CONT

RESET MI STOP AND MI PC SWITCHES

PRESS MI CONT

TAPE SHOULD NOW BE LOADING

WHEN TAPE STOPS

SET ADDRESS SWITCHES TO 140 WHEN LOADING DIAGS

SET ADDRESS SWITCHES TO 100 WHEN LOADING MONITOR

YOU MUST NOW USE THE CONSOLE SWITCHES

PRESS CONSOLE START SWITCH 2 TIMES

THE TTY SHOULD NOW RESPOND AND BE WAITING FOR YOUR COMMANDS

SEE PAGE 2 FIG 1 FOR SWITCHS

SEE TENEX OPERATING PROCEDURES FOR MONITOR SEE NEXT PAGE FOR BRIEF DISCRIPTION OF DISK DIAGNOSTICS.

- WARNING -

BECAUSE THE CDC DISK DRIVE DOESNT HAVE A REMOVABLE PACK CARE MUST BE TAKEN WHEN RUNNIG DIAGNOSTICS ON A SYSTEM PACK. AS OF NOW THERE IS ONLY 1 MAINTENANCE CYL WHICH WE CAN WRITE ON. THAT IS CYL 1466 OCTAL 822 DECIMAL. IT WOULD BE A GOOD IDEA NOT TO RUN ANY WRITE DIAGS UNLESS IT WAS REALLY NECESSARY OR A BACK UP HAD JUST BEEN TAKEN.

TO BE SURE THAT WE DONT DO A WRITE ACCIDENTLY WE SHOULD KEEP THE DISK IN WRITE PROTECT WHILE RUNNING DIAGNOSTICS.

WITH DIAGS LOADED AND TTY WAITING AT EDDT WE CAN NOW RUN DIAGS.

TYPE IN CDC160\$G

UNIT/ X

CYL/ X

HEAD/ XX

SECTOR/ X

A LINE FEED WILL GET YOU TO CYL, ETC 822. IS THE DECIMAL EQIV. OF 1466 OCTAL

TYPE RD\$G THE TTY WILL PRINT OUT SOME INFORMATION

TYPE RD\$G THIS WILL INITALIZE THE DISK AND YOU COULD GET AN ERROR

TYPE RECALSG YOU CAN NOW PROCEDE WITH THE DIAGNOSTICS.

(ALL 3 DISK DRIVES SHOULD BE INITALIZED STARTING WITH 2 RD\$G BEFORE RUNNIG DIAGS)

SOME OF THE DISK DIAGNOSTICS TO RUN ARE BELOW BUT DOES NOT INCLUDE ALL OF THEM ARE GIVE YOU PARAMETERS FOR SOME OF THEM TYPE HELPSG FOR MORE DETAILED INFORMATION.

RD\$G WA\$G TEST1\$G TEST2\$G TEST3\$G TEST4\$G TEST5\$G

SEE DIAGNOSTIC LISTING FOR DISCRIPTION OF ABOVE DIAGNOSTICS

THE DISK DRIVES ARE POWERED UP AND DOWN BY THE CIRCUIT BREAKERS: ON THE BACK OF EACH DISK DRIVE.

WHEN POWERING THE DISKS UP CARE SHOULD BE TAKEN TO ALLOW SOME TIME FOR THE FIRST DISK TO POWER UP BEFORE POWERING UP THE NEXT DISK DRIVE. THE REASON BEING THAT THE CIRCUIT BREAKER ON THE MAIN PANEL MAY TRIP IF MORE THAN 1 DIAK DRIVE IS POWERED UP AT THE SAME TIME.

THERE ARE 3 LIGHTS ON FRONT OF DISK DRIVE

			1	-
	READY	FAULT	WRITE	
		CLEAR	PROTECT	
_		<u> </u>		

FAULT CLEAR IS BOTH A RED LAMP AND CLEAR SWITCH, WHEN A FAULT OCCURS YOU SHOULD BE ABLE TO CLEAR IT BY PRESSING SWITCH, IF YOU CANT CLEAR THE SWITCH THIS WAY, SOME TIMES YOU CAN POWER THE DISK DRIVE OFF AND THEN BACK ON.

WRITE POTECT IS A RED LAMP AND SWITCH TO PROTECT THE DRIVE FROM BEING WRITTEN ON. IF LAMP IS ON SWITCH IS SET ON.

UNDER THE FRONT PANEL IS A FAULT CLEAR DISPLAY LAMP USED TO RECORD DISK ERRORS THERE ARE 9 LOACTIONS THAT ARE RECORDED. THE 1ST 2 LAMPS RECORDE THE ERROR AND THE OTER 1 RECORDES THE AMOUNT OF ERRORS.

THIS CAN BE CLEARED BY THE SWITCH. THIS WILL BE DESCUSSED IN FURTER DETAIL IN THE MAINTENANCE SECTION.