

; <MEIS.SFMEA>SFMEA.DOC.4, 11-Mar-84 01:04:12, Edit by LOUGHEED

Creating SFMEA.A10 files.

The file SFMEA.CMD contains all the compiling information for SFMEA.
Create a non-sharable EXE file, like so:

```
$COMPILE @SFMEA.CMD  
$LOAD SFMEA.REL  
$CSAVE SFMEA.EXE
```

Now run the CONVRT program to create an A10 file that the -11 can handle.

Installing SFMEA on the KLAD.

Put the A10 file in some low numbered directory, such as PS:<OPERATOR>. You must find out the directory's PPN; use the TRANSLATE command to obtain it.

```
$translate ps:<operator>
PS:<OPERATOR> (IS) PS:[4..5]
```

Now run the FE program to lock up the front-end directory. Use PARSER to mount the FE: device. At this point you must be logged onto the CTY.

```
$RUN SYS:FE  
^\\  
PAR>M MOU  
MOU>FE:  
MOU>^Z  
^\\
```

Now run PIP. First delete the old version of SFMEA (if any); KLDCP runs only version 1 of a diagnostic. Then copy the new version from the user directory into the diagnostic directory. Finish by dismounting the FE: device

The MEIS diagnostic is now available for use.

Running SFMEA.

Shutdown the system and mount the KLAD pack on disk unit 0. Bring up the -11 with 203 in the switch register. Get into parser and run the BOO program. To the BOO> prompt type DBOOT and press return. At this point make sure the -11 switches are all off. To the KLDPC prompt, type BT. This loads KLDCT and the KL subroutine package. When you get back to the KLDPC prompt ">.", you should set the appropriate switches in the -11 (note that bit position 0 on the -11 switches is bit position 15 of a PDP-10 word). Load SFMEA into -10 memory with the command "P SFMEA". After it is loaded in, typing STD to the KLDPC prompt starts the diagnostic. CTRL-C returns you to KLDPC.

Summary of Tests.

Tests 0 through 177 exercise the Register Control Board. They are:

- 1 Check for more than one massbus device responding
- 2 See if device responds to handshake
- 3 Check for stuck control bits
- 4 Read drive type register
- 5 Reset/Write/Read 1's to maintenance register
- 6 Reset/Write/Read 0's to maintenance register
- 7 Reset/write 0's/write 1's/read/verify to maintenance register
- 10 Write 1's/write 0's/read/verify to maintenance register
- 11 See if Massbus clear works (0's in maint reg)
- 12 Float 1's in maint reg
- 13 Float 0's in maint reg
- 14 Test that parity net can generate a one
- 15 Test that parity net can generate a zero
- 16 Test parity net with various patterns
- 17 Reset/read/verify C01 REG-02
- 20 Write/read/verify a 1 to C01 REG-02
- 21 Write a 1/reset/verify C01 REG-02
- 22 Write a 1/write a 0/read/verify C01 REG-02
- 23 See that reading reg's 24-37 cause ILR errors
- 24 See that reading regs 00-23 does not cause ILR
- 25 Verify operation of REG-02 C03 (parity error)
- 26 Reset/write 0/verify C03 of REG-02
- 27 Reset/write 1 to C01 REG-02/read/verify C02 REG-02
- 30 Reset/write a 1/read/verify C03 REG-02
- 31 Reset/write a 1/write a 0/read/verify C03 REG-02
- 32 Reset/write a 1/reset/read/verify C03 REG-02
- 33 Cause a parity error and see if it's detected
- 34 Guarantee that GO bit, C00 REG-00, not stuck
- 35 Verify operation of C00 REG-03 (maintenance mode)
- 36 Reset/write 1's/read/verify C01-C15, REG-03
- 37 Verify complete operation of C01-C15 REG-03
- 40 Verify that no error bits are stuck at 1
- 41 Test access to all MEIS Controller writeable registers
- 42 Test selection of MEIS Controller writeable registers
- 43 Verify that Device Clear works
- 44 Verify some GO bit control logic

```
45     Insure erroneous commands aren't executed
46     Test for multi-device response
47     Test that a persistant composite error doesn't exist
50     Verify that Composite Error can be decoded
51     Verify that each REG-02 bit causes Composite Error
52     Verify that ATA can be cleared and set
53     Check Attention Active register
```

Tests 200 through 277 exercise the data buffer RAM and the address RAM for both the 3MB and 10MB MEIS network interfaces. They are:

```
200     Find and announce all flavors of network interfaces.
201     Find stuck bits in data buffer
202     Test data buffer addressing
203     Float 0's and 1's in data buffer
204     Test for data buffer locations interacting

205     Find stuck bits in 3MB Address RAM
206     Test for locations interacting in 3MB Address RAM

207     Find stuck bits in 10MB Address RAM
210     Float 0's and 1's in 10MB Address RAM
211     Test for locations interacting in 10MB Address RAM
```

Tests 300 through 377 exercise data transfer and formatting operations.

```
300     Test all data modes with a variety of byte sizes
```

MEIS REGISTER DEFINITIONS

25 July 1984

Copyright (C) 1984 Stanford University
Contents of this documentar
Stanford, CA.

1. General Description of the MEIS

The MEIS (Massbus Ethernet Interface Subsystem) is a Massbus based Ethernet interface. A MEIS controller can have up to two network interfaces for either

the experimental 3 megabit Ethernet or the industry standard 10 megabit Ethernet.

Basic to every MEIS is a Controller or Register board that serves as the command and data interface to the Massbus. This document describes the register assignments of the Controller Board in detail. Every MEIS also has a Barrel Shifter board for performing data format conversions to and from the standard 8-bit format of the Ethernet. These data modes are also described in detail in this document.

In addition to the Register and Barrel boards, a MEIS may have one to two network interfaces. The interfaces may be of the same or different type. A 3MB interface consists of a single board, while the 10MB interface consists of two boards, a small front-end board and a larger frame buffer board.

As of this writing the microcode revision levels for the different MEIS boards are as follows:

Register Control

REX05

Barrel Shifter

BEX08

3MB Data Board

DEX04

10MB VIA Board

VEX01

10MB NI Board

NTX6 and NRX5

2. Register 0: Control Register

The low six bits of the control register contain a function code that describes a command to the MEIS controller. The high ten bits are unused. Functions 61 and 71 (Transmit and Receive Packet) should be set only by the RH20, and should be initiated in the KL10 by setting the Secondary Transfer Control Register in the RH20. All other functions should be set directly by the KL10, and should not be set as transfers by the RH20.

The LSB of the control register (the GO bit) is set under program control to initiate a function. It is reset by completion of function or assertion of an error condition which prevents the function's completion.

Reading the control register will return the last command function.

Each of the following functions affects only the interface selected by writing the Data Conversion Mode register (Register 13).

Function	Description
----------	-------------

1	No operation.
---	---------------

- 3 Enable Packet Reception. Allows packets received from the Ethernet to be stored in the interface data buffer and enables Receiver Packet Available to cause ATA (generate a hardware interrupt).
- 5 Disable Packet Reception Prevents packets on the Ethernet from being stored in the interface data buffer and disables the interface from asserting ATA because of packet reception.
- 7 Flush Received Packet. Removes the current packet from the top of the receive queue in the interface data buffer. The next packet, if one exists, then becomes available for examination, reception, or a similar flushing fate. If no more packets exist, the Received Packet Available status bit for the selected interface is reset.
- 11 Interface Reset. Clears all bits in the Error Register. Resets ATA. Clears all event bits in the Status Register, i.e. Receiver Buffer Overflow Error and Composite Error. Sends the Drive Clear function to the selected interface, which then does a microcode restart, resetting all registers, pointers, and flags.
- 13 Flush Transmit Buffer/Microcode Snapshot. For a 3MB interface, this function removes the packet in the transmit buffer and sets the Transmit Available flag in the Status Register.
- For a 10MB interface, this function writes the contents of the micro machine register file to locations 0 through 17 of data buffer. The register contents may be then read with an absolute buffer read function. The original contents of the lower portion of the transmit buffer are destroyed, hence the interface should be reset before attempting to transmit further packets. This function is useful for debugging the 10MB interface microcode.
- 21 MEIS Preset. Same as Interface Reset, function 11.
- 61 Transmit Packet. Causes the MEIS to receive a packet from the Massbus, and to subsequently transmit it over the Ethernet.
- 71 Receive Packet. Causes the MEIS to transfer the packet at the top of the receive queue in the selected interface over the Massbus to the RH20.
3. Register 1: Status Register
- | Bit | Description |
|-----|--|
| 0 | Packet Available on Interface 0. A packet is available in the receive buffer of interface 0. Reset otherwise |
| 1 | Packet Available on Interface 1. A packet is available in the |

- receive buffer of interface 1. Reset otherwise
- 2 Receive Buffer Overflow. Set when the receive queue of the selected interface becomes full. The rest of the packet being received will be ignored. When the end of the packet is detected the packet will be flushed. Cleared by the Interface Reset function.
- 3 Receiver Enabled. Set if the Enable Packet Reception command has been given for the selected interface. Reset by the Disable Packet Reception command.
- 4 - 6 Not used.
- 7 MEIS Ready. Set if MEIS is ready to accept a new command, reset otherwise. Causes ATA on 0 to 1 transition. At present no command lasts long enough to reset this bit.
- 8 Transmit Buffer Available on Interface 0. Set when the transmit buffer for interface 0 can hold another packet, reset otherwise.
- 9 Transmit Buffer Available on Interface 1. Set when the transmit buffer for interface 1 can hold another packet, reset otherwise.
- 10 Transmitter Acquired Ethernet. Set when the selected interface has acquired the Ethernet and is transmitting a packet. Reset otherwise.
- 11 Interface Installed. Set if the selected interface is installed in the MEIS backplane. Reset if the interface is absent.
- 12 Ethernet Busy. Set whenever a carrier is detected on the Ether for the selected interface. Reset whenever no carrier is detected.
- 13 Not used.
- 14 Composite Error. Set when any bit in the Error Register becomes set. Reset by Interface Reset command.
- 15 Attention Active. Set when any bit in the Error Register is active or when there is a change in status. Reset otherwise.
- The 0 to 1 transition of the following status bits causes Attention Active (ATA): Receiver Packet Available on Interface 0, Receiver Packet Available on Interface 1, Interface Ready, Transmit Buffer Available on Interface 0, Transmit Buffer Available on Interface 1 and Composite Error.

Note: bits 2, 3, 10, 11, and 12 apply only to the Ethernet interface selected by the Data Conversion Mode register (Register 13).

4. Register 2: Error Register

If any bits are set in the Error Register, the Composite Error bit will also be set in the Status Register. The Error Register may be cleared by writing a zero to it or by giving an Interface Clear command.

Bit	Description
0	Illegal Function. Set when an invalid function code is loaded into the Command Register.
1	Illegal Register. Set when an illegal register is read or written.
2	Register Modification Refused. Set when a register, other than the Attention Summary or Maintenance Registers, is written to during a Massbus transfer.
3	Control Bus Parity Error. Set when a parity error is detected on the asynchronous bus during a register write.
4	Data Bus Parity Error. Set when a parity error is detected on the synchronous bus during a data write.
5 - 10	Not used.
11	Massbus Transfer Aborted. Set if a Massbus read or write was timed out by the MEIS controller board.
12	Acquisition Error 0. Set by the failure of Interface 0 to acquire the Ethernet after sixteen attempts.
13	Acquisition Error 1. Set by the failure of Interface 1 to acquire the Ethernet after sixteen attempts.
14	Invalid Write Error. Set by a Transmit Packet command being given when the Transmit Buffer is full. The Massbus transfer is not done.
15	Invalid Read Error. Set by a Receive Packet command being given when the packet buffer is empty. The Massbus transfer is not done.

5. Register 3: Maintenance Register

Bit	Description
0	Maintenance Mode. Setting this bit puts the selected interface into maintenance mode. In this mode, one of several diagnostic functions can be selected to examine and test the MEIS hardware and microcode. Resetting this bit puts the MEIS in normal mode and resets all other bits in the Maintenance Register.
1	Control Bus Parity. Setting this bit causes the MEIS to

- generate even parity when putting data on the control bus, which should generate parity errors in the Massbus controller (MBC). Resetting this bit causes the parity to be odd, which is normal.
- 2 Data Bus Parity. Setting this bit causes the MEIS to generate even parity when putting data on the data bus, which should generate parity errors in the MBC. Resetting this bit causes the parity to be odd, which is normal.
- 3 Maintenance ATA. Setting this bit causes the MEIS to set the Attention Active register (a one-bit register). Resetting this bit allows the Attention Active register to be cleared by the MBC.
- 4 Maintenance Receiver Enable. This bit must be set for packets to be received (via loopback or from the net) on the selected interface while maintenance mode is enabled.
- 5 Address Mask Disable. Setting this bit causes the receiver on the selected interface to respond to all Ethernet addresses. Clearing this bit returns the interface to the previous address mask.
- 6 Not used.
- 7 Local Loop Back. Setting this bit causes all transmissions on the selected interface to be looped back to the receiver, and all Ethernet transmission and reception to be disabled. Resetting this bit enables normal transmission and reception.
- 14 Maintenance Initialize. Setting this bit causes a hardware reset on the MEIS controller and interfaces. This provides a means of resetting the MEIS hardware without resetting all devices on the Massbus. Note that since this is a complete hardware reset, all registers are cleared and the device leaves maintenance mode. Reception is disabled on both interfaces, however the Address RAM's retain their previous state.
- 15 Maintenance Interface Select. This bit selects which Interface is in maintenance mode. Only one interface may be in maintenance mode at any time. The other will function normally. This bit reset selects the Interface in slot 0, while set selects slot 1.

Note: Bits 4, 5, and 7 apply only to the Interface selected by bit 15, Interface Select.

6. Register 4: Attention Summary Register

This bit is set by the MEIS asserting its Attention line (also called "raising ATA"). It is reset under program control by writing a one to the appropriate bit. From the MEIS controller standpoint, the Attention summary register is a single bit. From the RH20 standpoint, the register is eight bits, each showing the status of the Attention line on a particular drive. Up to

eight devices can be on an RH20's Massbus and each is assigned a corresponding bit position in the Attention Summary register. When a read is done from register 4, all of the devices respond by driving the appropriate control bus data line.

7. Register 5: Secondary Address Register

This register contains the byte count for a Massus transfer. It must be loaded by the RH20 with the byte count before a Receive Packet or Transmit Packet command is given. Set this register by setting the RH's Secondary Block Address Register (SBAR) before performing a data transfer. The KL does not need to set the register itself.

7.1. Byte counts for packet transmission

In most data modes the byte count is merely the total number of bytes in the packet to be transmitted, including header bytes but not including trailer bytes. In 36-bit mode, however, the following table should be used for calculating the byte count (modulo 18) based on the number of words in the packet (modulo 4):

Num Words	Bytes Xmitted	Byte Count
0	00	00
1	05	05
2	09	09
3	14	12

A byte count of 12 should be set for 3 words of 36-bit data, because if the byte count is set to tell it 14, then when the MEIS has finished processing the third word it still can't tell whether it needs to ask for another word. Whether or not it needs another word, it will have 2 bytes more to output, and it can only detect having one byte left. If the byte count is set to 12, the MEIS notices that it has no more data and dutifully goes off to finish sending the third word. The byte count should be set to 12 instead of 13 so that the "low byte valid" signal stays high, i.e. if it were set to 13 the MEIS would send 13 bytes instead of 14.

7.2. Byte counts for packet reception

When the KL is receiving data from the MEIS, the byte count refers to the number of 9-bit bytes that the RH will transfer. Thus it should be exactly four times the number of 36-bit words transferred, no matter what combination of data modes and header lengths is used. Note that for packet reception this count is not the number of octets in the packet being transferred.

8. Register 6: Drive Type Register

Bit	Description
0 - 8	Drive Type Number. Used to denote device type (disk drive, tape drive, MEIS, etc.) For a MEIS the drive type number is 700.
9 - 10	Not used.

11 Drive Request Required. Set denotes device is to be operated in dual port environment. For a MEIS this bit is 0.

12 Not used.

13 Moving Head. Set indicates device is a moving head device. For a MEIS this bit is 0.

14 Tape Drive. Set indicates device is a tape drive. For a MEIS this bit is 0.

15 Not Block Addressed. Reset indicates device is block addressed. For a MEIS this bit is set.

9. Register 7

This register is not used by the MEIS.

10. Register 10: Data Buffer Address Register

This register is used to specify an absolute or relative offset into the selected interface's data buffer and is used in conjunction with the Buffer Data Register (Register 11). Each location addressed is 16 bits wide.

The address field is 12 bits wide for the 3MB interfaces. The transmit buffer runs from location 0 to 1777 while the receive buffer runs from 2000

8 8 . 8

to 7777.

8

For the 10MB interfaces the address field is 13 bits wide and is evenly split between the transmit buffer (0 to 7777) and the receive buffer (10000 to

8 8 . 8

17777).

8

If the sign bit (bit 15) is set when writing this register, then the address is absolute. If the sign bit is reset, then the address is relative to the top of the first packet in the receive buffer queue. No bounds checking is done; a bad address returns indeterminate results.

Bit	Description
0 - 12	Receiver Buffer Address. Specifies the address of a word in the receiver buffer.
13 - 14	Not used.
15	Absolute Address Select. Setting this bit causes the data buffer address to be used as an absolute address into the selected interface's data buffer. Clearing this bit causes the data buffer address to be a pointer into the packet at the top of the receive queue.

11. Register 11: Buffer Data Register

Reading the Buffer Data Register returns the contents of the 16 bit location addressed by the Receiver Buffer Address register. In maintenance mode, writing

to this register causes the data to be written in the indicated location. After each read or write of this register, the address selected by the Buffer Address Register is incremented.

Note that after selecting an interface, the Buffer Address Register must be written before reading the Buffer Data Register.

12. Register 12: Packet Status Register

This register contains the status and length of the packet at the top of the receive queue. Note that after selecting an interface, the Status Register must be read before reading the Packet Status Register.

For 10MB interfaces only the packet length is returned. No information is returned for packets that overflowed the receive buffer or had CRC errors.

Bit	Description
0 - 10	Packet Length. Contains the length, in bytes, of the packet at the top of the receive queue.
11	Overflow Error. 3MB interfaces only. If set this bit indicates that part of this packet is missing due to insufficient room in the buffer.
12 - 14	Not used.
15	Data Check Error. 3MB interfaces only. If set this bit indicates that a CRC error occurred in the packet at the top of the receive queue.

13. Register 13: Data Conversion Mode Register

Writing this register will select an interface and will determine which data mode(s) are to be used for the next Massbus transfer.

Bit	Description
0 - 2	Conversion Mode Select. Selects the conversion mode to be used in translating the 8-bit Ethernet format information to or from the 36-bit Massbus format. See the section on MEIS data modes for further details.
3	Interface Select. Determines which network interface is selected for Massbus interrogation and control. All interface related control functions and status information apply only to the selected interface. Resetting this bit selects the interface in slot zero; setting it selects slot one.

When a new interface is selected the following applies:

1. The Buffer Address Register must be written before reading the Buffer Data Register.
2. The Ethernet Address Register must be written before it is read.

3. The Status Register must be read before reading the Packet Status Register.

4 Inverse Network Interface Select.

5 Header Mode Select. Selects the header data mode. If this bit is set, header bytes will be read in the 32-bit data mode. If it is reset, they will be read in the 16-bit data mode. See also the Transmit Packet Header Count Register (Register 21).

6 Not used.

7 Trailer Mode. Setting this bit causes the two bytes in the Trailer Register to be appended to the packet in the Transmit Buffer. If this bit is reset, this appending is not done.

8 - 15 Not used.

14. Register 14: MEIS Controller Serial Number Register

This register identifies each MEIS controller with a unique serial number. This serial number is set with jumpers located on the Register Control Board.

15. Register 15: Transmit Trailer Register

Contains two data bytes to be appended to the next transmitted packet. This register should be loaded and the Trailer Mode bit set in the Mode register before giving the Transmit Packet function. The data transferred over the Massbus will be formatted according to the selected data conversion mode and loaded into the transmit buffer. Then, if Trailer Mode is set, the two data bytes are put on the end of the packet to be transmitted. The Data Conversion Mode has no effect on these two bytes. They are transmitted exactly as they are loaded into the register. This is intended for uses such as checksums on PUP protocol packets.

If the byte count for the packet is odd, a garbage byte will be added before the trailer.

16. Register 16: Diagnostic Memory Data Register

All the bits in this register can be read and written by the RH20. Reading and writing this register only affects this register; it has no effect on other MEIS functions or operations. This register can therefore be used to check the data paths and basic functionality of the MEIS. This register is located in the 2901 arithmetic logic unit on the Register Control Board.

17. Register 17: Absolute Data Buffer Address Register

Contains the actual Receiver Buffer memory address indicated by the Buffer Address register. While the buffer address may be relative, with respect to the beginning of the received packet, or absolute, the value in this register is always absolute. See the discussion of Register 10 for the memory layout of the different types of interfaces.

18. Register 20: Ethernet Address Register

The definition of this register depends on which type of interface has been selected by the Data Conversion Mode Register. For the 3MB data board:

Bit	Description
0 - 7	Address Field. This field specifies a particular 8-bit 3MB Ethernet address. If Write Enable is set, a write to this register causes the Address Field to be written into the selected address mask field. If Write Enable is reset, the address mask field is not written. Reading the Address Field yields the contents of the address mask field selected by the last write to the Ethernet Address Register.
8	Receive Enable. When Register 20 is read, this bit indicates whether reception is enabled for packets with the destination address shown in the Address Field. If bit 8 is set, the packets destined for that address will be received. Reception is enabled by writing to Register 20 with Write Enable and Receive Enable set. Reception is disabled by writing with Write Enable set and Receive Enable reset.
9 - 14	unused
15	Write Enable. This bit has an effect only if Status register bit 3, Receiver Enabled, is reset. Writing to Register 20 with this bit set writes the Address Field and Receive Enable, enabling or disabling reception at that address. Writing to Register 20 with this bit reset causes only the Address Field to be written. Reading Register 20 then shows the state of Receive Enable for the Address Field last written.

Address Mask selection for the 10MB Interface is much more complex. A cell in the Address Mask RAM is 8 bits wide and has an 11 bit address. Each bit in a cell comprises a finite state machine. Up to 8 FSM's can be set up for a 10MB interface. A single FSM can listen to one or more addresses, depending on how many wildcarded bits have been set.

An 10MB Ethernet address is comprised of six octets. To set an address, first form an 11 bit quantity whose first three bits are the address octet number (0 to 5) and whose last eight bits are the address octet itself. Write this 11 bit quantity to Register 20 to set up a pointer into the Address RAM.

Reading Register 20 at this point will return an 8 bit quantity. Each bit corresponds to one of 8 finite state machines that the address match hardware uses for selecting a packet. The software must make an arbitrary decision as to which FSM (0 through 7) is being set up. Setting the appropriate FSM bit will cause packets whose address octet corresponds to the 11 bit address to be conditionally accepted (all six of the packet's address octets must pass the address filter). Clearing the FSM bit will cause a packet to be rejected.

To set up a FSM bit, the sign bit (bit 15) must be set and the 8 FSM bits must be written to the location that was selected by an earlier write to Register 20.

Bit	Description
-----	-------------

0 - 11	Address Mask. High three bits correspond to 10MB Ethernet address octet number (0-5), low 8 bits correspond to the actual contents of that address octet. If Write Enable is off, writing Register 20 will select a location in the Address RAM.
0 - 7	Data Mask. On a read this field contains the status of the 8 finite state machines. A bit set indicates that a packet with an address octet that corresponds to this location in the Address RAM should be conditionally accepted. All six address octets in the packet must be conditionally accepted. If the bit for the particular FSM is cleared, the packet will be rejected.
12 - 14	Not used.
15	Write Enable. If this bit is set on a write, the FSM bits in the Data Mask field will be set for the Address Mask location that was previously selected.

After selecting an interface the Ethernet Address Register must be written before it is read.

19. Register 21: Packet Header Count Register

Before giving the Transmit Packet or Receive Packet command to the Control Register, the length of the packet header must be written into this register. The packet header is defined as the number of 16-bit words that will be transferred using the conversion mode indicated in bit 5 of the Data Conversion Mode Register. After the header transfers, the remainder of the packet will be transferred using the conversion mode in bits 0 - 2 of the Mode Register.

The header count can be thought of either as the number of 16-bit words in the header or as the number of 18-bit Massbus bytes transferred by the RH20. It is not the number of octets in the header, nor is it the number of 36-bit words transferred. The header count should be even so that the header comes out to be an even number of 36-bit words; unpredictable results will occur from an odd header count. The maximum length of the transmit packet header is 4096 words.

As an example, for the PUP protocols on a 3MB Ethernet, each packet starts out with four octets of network encapsulation containing the source and destination addresses and the protocol type. These are followed by 20 octets of PUP protocol header for a total of 24 octets. An appropriate header count for such a packet would be 12.

20. Register 22: Controller Microcode Version Register

Register 22 contains the version number of the MEIS controller microcode.

Bit	Description
0 - 7	Minor Version Number.
8 - 15	Major Version Number.

21. Register 23: Interface Serial Number Register

This register identifies each Ethernet interface with a unique serial number. This serial number is set with jumpers located on each interface board. Before reading this register the desired interface must be selected by the Data Conversion Mode Register.

Serial numbers for 3MB interfaces are of the form 3xxx. 10MB interfaces serial numbers are of the form 10xxx. Reading this register is the only way the software can determine the nature of the interface.

22. MEIS Data Modes

The following data conversion modes can be selected by writing Register 13.

Mode 0 - 16-bit mode

Mode 1 - 32-bit mode

0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5
		1				2				3				4			x	x	x	x					

Mode 2 - 36-bit mode

0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5
		1				2				3				4				5...							
		...5				6				7				8				9							
		10				11				12				13				14...							
		...14				15				16				17				18							

Mode 3 - ASCII mode

	6		7		8		9		10	X
--	---	--	---	--	---	--	---	--	----	---

Mode 4 - 16-bit byte swapped





0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5
X	X									X	X									X	X				
X	2									X	1									X	4				

Mode 5 - 9-bit mode


0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5
X										X										X					
X	1									X	2									X	3				

Table of Contents

1. General Description of the MEIS	1
2. Register 0: Control Register	1
3. Register 1: Status Register	1
4. Register 2: Error Register	1
5. Register 3: Maintenance Register	2
6. Register 4: Attention Summary Register	2
7. Register 5: Secondary Address Register	2
7.1. Byte counts for packet transmission	2
7.2. Byte counts for packet reception	2
8. Register 6: Drive Type Register	2
9. Register 7	2
10. Register 10: Data Buffer Address Register	2
11. Register 11: Buffer Data Register	2
12. Register 12: Packet Status Register	2
13. Register 13: Data Conversion Mode Register	3
14. Register 14: MEIS Controller Serial Number Register	3
15. Register 15: Transmit Trailer Register	3
16. Register 16: Diagnostic Memory Data Register	3
17. Register 17: Absolute Data Buffer Address Register	3
18. Register 20: Ethernet Address Register	3
19. Register 21: Packet Header Count Register	3
20. Register 22: Controller Microcode Version Register	3
21. Register 23: Interface Serial Number Register	4
22. MEIS Data Modes	4







DCON SLIDE READ L





DATA I/O BRD:, 16-BIT ALU





SCIENTIFIC COMPUTER DEPARTMENT, STANFORD UNIVERSITY, STANFORD, CALIFORNIA 94306






DCON SEL DPC READ L






DATA I/O BRD: CONTROL MICROSEQUENCER

DATA I/O BRD: CONTROL MICROSEQUENCER






DATA I/O RD, STATUS REGISTER & CNTL I/O


DCON2 [ME | GFS]


19-May-82 20:58



FILE
DCON1 [MEIGFS]
DATE
26-Jan-82 15:12

PAGE
OF











DATA I/O BRD:, ETHERNET TRANSMITTER


UERT2 [MEIGFS] 17 -


17-May-82 21:15

11















FILE: UERT3 [MEIGFS1] DATE: 20-May-82 12:08 PAGE: OF




TRANSISTOR

TITLE

FILE

DATE

PAGE C.F



DUAL-WIDTH DEC BOARD PINOUTS

BOARD NAME: DATA BOARD

COLUMN (A,C,E): R

<u>Signal Name</u>	1	A	2	<u>Signal Name</u>
	1	A	2	+5
	1	B	2	-15
	1	C	2	GND
	1	D	2	
	1	E	2	
	1	F	2	
	1	H	2	
	1	J	2	
	1	K	2	
	1	L	2	
	1	M	2	
	1	N	2	
	1	P	2	
	1	R	2	
	1	S	2	
GND	1	T	2	
	1	U	2	
	1	V	2	

COLUMN (B,D,F): B

<u>Signal Name</u>	1	A	2	<u>Signal Name</u>
WIBUS D00 H	1	A	2	+5
D01	1	B	2	-15
D02	1	C	2	GND
D03	1	D	2	DMAX RESET OUT L
D04	1	E	2	RCON MBC WRITE MODEL
D05	1	F	2	RCON GO L
D06	1	H	2	
D07	1	J	2	
D08	1	K	2	
D09	1	L	2	
D10	1	M	2	DCON END READ L
D11	1	N	2	DMAX EOF ACK L
D12	1	P	2	
D13	1	R	2	
D14	1	S	2	WIBUS TRANSFER ACK L
GND	1	T	2	
D15	1	U	2	
	1	V	2	INBUS TRANSFER ACK L

name change
D output

output

DUAL-WIDTH DEC BOARD PINOUTS

BOARD NAME: D7TP

ROW (A,C,F) C

<u>Signal Name</u>	<u>Signal Name</u>
DCON NX PACKET AVAIL H	1 A 2 +5V
BOARD INSTALLED L	1 B 2 -15V
DCON NY OVERFLOW H	1 C 2 GND
DCON TY BUFFER AVAIL H	1 D 2 MAINT DBORD SEL L
DCON TY BUSY H	1 E 2
DCON ETHER CARRIER H	1 F 2 MAINT CLOCK ENB L
DCON TX ACQ ERR L	1 H 2 MAINT CLOCK L
	1 J 2 MAINT LOOPBACK L
	1 K 2 MAINT ADNS MASK DISABLE L
	1 L 2 MAINT RCV DISABLE L
	1 M 2 MAINT ETHER DATA L
	1 N 2 MAINT ETHER COLLISION L
	1 P 2 MAINT PRO LOOP L
	1 R 2 MAINT DIRS PROG SEL 0/H
DCON BOARD INSTALLED L (GND)	1 S 2 MAINT DIRS PROG SEL 1/H
GND	1 T 2
BCLOCK OUT H	1 U 2 GND
GND	1 V 2 MCLOCK OUT H

ROW (B,D,F) D

<u>Signal Name</u>	<u>Signal Name</u>
RBUS D00H	1 A 2 +5V
D01	1 B 2 -15V
D02	1 C 2 GND
D03	1 D 2 BMODE DBORD SEL L
D04	1 E 2
D05	1 F 2 RCON RCV PAKT ENB L
D06	1 H 2
D07	1 J 2 RCON DPC READ L
D08	1 K 2 RCON XPORT READ L
D09	1 L 2 RCON XPORT LOAD L
D10	1 M 2 RCON XPORT READ REQ L
D11	1 N 2 RCON REQ SEL 0 L
D12	1 P 2 1
D13	1 R 2 2
D14	1 S 2 XPORT DTOR RDY L
GND	1 T 2
D15	1 U 2
	1 V 2

DUAL-WIDTH DEC BOARD PINOUTS

BOARD NAME: DATA

ROW (A,C,E) C

<u>Signal Name</u>				<u>Signal Name</u>
	1	A	2	+5 V
	1	B	2	-15 V
	1	C	2	GND
	1	D	2	
	1	E	2	
	1	F	2	
	1	H	2	
	1	J	2	
	1	K	2	
	1	L	2	
	1	M	2	
	1	N	2	
	1	P	2	
	1	R	2	
	1	S	2	
GND	1	T	2	
	1	U	2	
	1	V	2	

ROW (B,D,F) F

<u>Signal Name</u>				<u>Signal Name</u>
	1	A	2	+5 V
	1	B	2	-15 V
	1	C	2	GND
	1	D	2	
	1	E	2	
	1	F	2	
	1	H	2	
	1	J	2	
	1	K	2	
	1	L	2	
	1	M	2	
	1	N	2	
	1	P	2	-5 V (FOR ECL)
	1	R	2	-5 V (FOR ECL)
	1	S	2	
GND	1	T	2	
	1	U	2	+15 V (FOR XCVR)
	1	V	2	+15 V (FOR XCVR)

21 rows x 5 ICs = 105

3 rows x 4 ICs = 12

13

24

36

48

60

62

43 rows of 62 pins
6 rows of 50 pins

(A)

LS08 DSEQRZ LS151 MX

LS148 DSEQRZ LS148 DSEQRZ

LS153 0-7 LS153 4-5

IK15 DSEQRZ LS153 2-3 LS153 6-7

74500 LS153 DSEQRZ LS151 DSEQRI LS151 DSEQRI

RIK15 DSEQRI RPK 29811 DSEQRI

LS244 DSEQRZ 2911 DSEQRI 2911 DSEQRI

S471 DC0N1 LS374 DC0N1

S471 DC0N1 S613 DC0N2

LS151 DC0N2 S613 DC0N2

LS244 DC0N2 LS153 DC0N2 LS377 DC0N2

2950 MX 2950 MX

LS374 MX LS240 MX

XPORT XPORT

LS148 LS148

2916 2916

2916 2916

2916 2916

LS377 BUFFER LS377 BUFFER

LS374 DFLU LS374 DFLU

LS374 DFLU 2902 DFLU

2901 2901

2901 2901

2901 2901

2901 2901

2901 2901

2901 2901

0-7 8-15

LS244 UERT1 LS240 DC0N2

LS374 UERT3 LS74 UERT1 9401 UERT1 LS374 UERT1 LS374 UERT1

LS374 UERT1 LS74 UERT1 LS374 UERT1 LS299 UERT1 LS299 UERT1

LS374 UERT1 LS471 UERT1 LS471 UERT1 93425 UERT1 LS240 DC0N2


LS240 UERT3 LS74 UERT2 LS374 UERT2 LS374 UERT2 LS374 UERT2


LS374 UERT3 LS74 UERT2 LS471 UERT2 LS299 UERT2 LS299 UERT2


LS151 UERT2 LS151 UERT1

LS151 UERT3 LS153 UERT2 9401 UERT2 LS08 UERT12 VPFC UERT3

10 (12) 24 36 48 60 62







BACKPLANE INTERCONNECTS

BOARD NAME: _____

SLOT: E

ROW: 01

(E3)

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
D A 1		TCØ DI 13 AH (MASS D13)	4	E A 1			MASS IN D13 H
D B 1		DPI SYNC TRNEN AH	2	E B 1			DAB5 MASS TRANSMIT H
D C 1		SN2 BUF 13 L (MASS D13)	4	E C 1			BRL OUT D13 L
D D 1		TCØ DI 12 AH (MASS D12)	4	E D 1			MASS IN D12 H
D E 1		SN2 BUF 12 L (MASS D12)	4	E E 1			BRL OUT D12 L
D F 1		TCØ DI 15 AH (MASS D15)	4	E F 1			MASS IN D15 H
- H 1		X	X	X	X		X
D J 1		DPI SYNC REC EN AH	2	E J 1			DAB5 MASS RECEIVE H
D K 1		TCØ DI 14 AH (MASS D14)	4	E K 1			MASS IN D14 H
D L 1		TCØ DI 17 AH (MASS D17)	4	E L 1			MASS IN D17 H
D M 1		TCØ DI 16 AH (MASS D16)	4	E M 1			MASS IN D16 H
C N 1		TCØ C12 AH (MASS C12)	2	E N 1			MASS IN C12 H
C P 1		DP3 REC CONTEN AH	2	E P 1			CMAX MASS RECEIVE H
D R 1		DPI SYNC REC FN AH	2	E R 1			DAB5 MASS RECEIVE H
S 1		TCØ PARITY SYNC FH (MASS DPA)	4	E S 1			MASS IN DPA H
T 1		GND					GND
D U 1		SN2 ODD BUF PARL (MASS DPA)	4	E U 1			BRL OUT DPA L
C V 1		TCØ C14 AH (MASS C14)	2	E V 1			MASS IN C14 H

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
- A 2		+5					+5
- B 2		-15					-15
- C 2		GND					GND
- D 2		X					X
- E 2		X					X
- F 2		X					X
- H 2		X					X
- J 2		X					X
- K 2		X					X
D L 2		SN2 BUF 15 L (MASS D15)	4	E L 2			BRL OUT D15 L
D M 2		SN2 BUF 14 L (MASS D14)	4	E M 2			BRL OUT D14 L
D N 2		SN2 BUF 17 L (MASS D17)	4	E N 2			BRL OUT D17 L
D P 2		SN2 BUF 16 L (MASS D16)	4	E P 2			BRL OUT D16 L
R 2		X					X
S 2		X					X
C T 2		DP0 TC 12 AB (MASS C12)	3	E T 2			CMAX OUT C12 L
D U 2		DPI SYNC TRNEN AH	2	E U 2			DAB5 MASS TRANSMIT H
C V 2		DP0 TC 14 AB (MASS C14)	2	E V 2			CMAX OUT C14 L

BACKPLANE INTERCONNECTS

BOARD NAME: _____

SLOT: F

ROW: 01

(F3)

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
C A 1		TCΦ C13 A H (MASS C13)	2	F	A 1		MASS IN C13 H
C B 1		DΦ TC13 AB (MASS C13)	2	F	B 1		CMAX OUT C13 L
C C 1		TCΦ PARITY BUS A H (MASS CPA)	2	F	C 1		MASS IN CPA H
C D 1		DΦ1 PARITY BUS A L (MASS CPA)	2	F	D 1		CMAX OUT CPA L
C E 1		TCΦ C15 A H (MASS C15)	2	F	E 1		MASS IN C15 H
C F 1		TΦ DRV SEL A ØH (MASS D3Ø)	2	F	F 1		MASS DRV SEL ØH
C G 1		PMΦ POWER OK H	2	F	H 1		DABS POWER OK H
C H 1		PMΦ POWER OK H	2	F	J 1		DRBS POWER OK H
- K 1		—	-	-	-		—
- L 1		—	-	-	-		—
D M 1		DΦ TRACEV EN A H	2	F	M 1		DMAX MASS CONTROL ENB H
C N 1		PMΦ POWER OK H	2	F	N 1		DRBS POWER OK H
- P 1		—	-	-	-		—
C R 1		TCΦ DEMAND BUS A H (MASS DEM)	2	F	R 1		MASS DEM H
C S 1		PMΦ POWER OK H	2	F	S 1		DABS POWER OK H
- T 1		GND	←	→			GND
C U 1		TΦ DRV SEL A Ø1 H (MASS D3Ø)	2	F	U 1		MASS DRV SEL 1 H
- V 1		X	X	X	X		X

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
- A 2		+5			← →		+5
- B 2		-15			← →		-15
- C 2		GND			← →		GND
- D 2		X			X X X X		X
- E 2		X			X X X X		X
C F 2		DΦ3 PARITY EN A H	2	F	F 2		CMAX MASS TRANSMIT H
- H 2		X			X X X X		X
C J 2		DΦ TC15 AB (MASS C15)	2	F	J 2		CMAX OUT C15 L
- K 2		X			X X X X		X
C L 2		DΦ3 TRANSFER A Ø1 H (MASS FRA)	2	F	L 2		CMAX MASS TRA L
- M 2		X			X X X X		X
- N 2		X			X X X X		X
C P 2		RG3 PNT DATA COM 1 (MASS FRC)	2	F	P 2		DABS MASS OCC L
C R 2		PMΦ POWER OK II	2	F	R 2		DRBS POWER OK H
C S 2		DΦ3 TRANSFER FN H	2	F	S 2		CMAX MASS TRANSMIT H
C T 2		TΦ MASS FAIL A H (MASS FAIL A)	2	F	T 2		MASS FAIL H
C U 2		X			X X X X		X
C V 2		TΦ DRV SEL A Ø2 H (MASS D3Ø)	2	F	V 2		MASS DRV SEL 2 H

DUAL-WIDTH DEC BOARD PINOUTS

BOARD NAME: M5903

COLUMN (A,C,E): F

*IN = DATA INTO M5903, TO MASSBUS
OUT = DATA FROM MASSBUS, FROM M5903*

Signal Name	1	A	2	Signal Name
DATA OUT 2	1	A	2	+5
TRANS ENAB COM 1 (1-6)	1	B	2	-15
DATA IN 2	1	C	2	GND
DATA OUT 1	1	D	2	-
DATA IN 1	1	E	2	-
DATA OUT 4	1	F	2	-
-	1	H	2	-
REC ENAB COM 1 (1-6)	1	J	2	-
DATA OUT 3	1	K	2	-
DATA OUT 6	1	L	2	DATA IN 4
DATA OUT 5	1	M	2	DATA IN 3
DATA OUT 8	1	N	2	DATA IN 6
REC ENAB COM 3 (8-12)	1	P	2	DATA IN 5
REC ENAB COM 2 (7)	1	R	2	-
DATA OUT 7	1	S	2	-
GND	1	T	2	DATA IN 8
DATA IN 7	1	U	2	TRANS ENAB COM 2 (7)
DATA OUT 10	1	V	2	DATA IN 10

COLUMN (B,D,F): B

Signal Name	1	B	2	Signal Name
DATA OUT 9	1	A	2	+5
DATA IN 9	1	B	2	-15
DATA OUT 12	1	C	2	GND
DATA IN 12	1	D	2	-
DATA OUT 11	1	E	2	-
DATA OUT 14	1	F	2	TCPA (12)
REC ENAB COM 5 (14-16)	1	H	2	-
TRANS ENAB COM 6 (14)	1	J	2	DATA IN 11
REC ENAB COM 4 (13)	1	K	2	-
DATA OUT 13	1	L	2	DATA IN 14
TRANS ENAB COM 5 (13)	1	M	2	-
REC ENAB COM 8 (18)	1	N	2	-
DATA OUT 18	1	P	2	DATA IN 13
DATA OUT 17	1	R	2	BOARD ENAB SWITCH (+3V)
REC ENAB COM 7 (17)	1	S	2	TRANS ENAB COM 3,4 (8-11)
GND	1	T	2	MFSS FAIL PULL-UP
DATA OUT 15	1	U	2	-
-	1	V	2	DATA OUT 16


MASSBUS 40-PIN FLATCABLE CONNECTOR

Massbus Connector Number: 69

Signal Name



Signal Name



A	DATA OUT 2	A	01	02	B		+5V
B	TRANS ENAB COM 1(1-6)	C	03	04	D		-15V
C	DATA IN 2	E	05	06	F		GND
D	DATA OUT 1	H	07	08	J		
E	DATA IN 1	K	09	10	L		

F	DATA OUT 4	M	11	12	N		
H		P	13	14	R		
J	REC ENAB COM 1 (1-6)	S	15	16	T		
K	DATA OUT 3	U	17	18	V		
L	DATA OUT 6	W	19	20	X	DATA IN 4	

M	DATA OUT 5	A	21	22	Z	DATA IN 3	
N	DATA OUT 8	AA	23	24	BB	DATA IN 6	
P	REC ENAB COM 3(8-12)	CC	25	26	DD	DATA IN 5	
R	REC ENAB COM 2(7)	EE	27	28	FF		
S	DATA OUT 7	HH	29	30	JJ		

T	GND	KK	31	32	LL	DATA IN 8	
U	DATA IN 7	MM	33	34	NN	TRANS ENAB COM 2 (7)	
V	DATA OUT 10	PP	35	36	RR	DATA IN 10	
		SS	37	38	TT		
		UU	39	40	VV		

SIC

<SIC> Template G4, ~~RECEIVED~~

MASSBUS 40-PIN FLATCABLE CONNECTOR

Massbus Connector Number:

B (F)

Signal Name

1

Signal Name

2

A	DATA OUT 9	X	A 01	02	B	X	+ 5V
B	DATA IN 9	X	C 03	04	D	X	- 15V
C	DATA OUT 12	X	E 05	06	F	X	GND
D	DATA IN 12	X	H 07	08	J	X	
E	DATA OUT 11	X	K 09	10	L	X	

F	TCPA DATA OUT 14	X	M 11	12	N	X	TCPA (12)
H	REC ENAB COM 5(14)	X	P 13	14	R	X	
J	TRANS ENAB COM 6(14)	X	S 15	16	T	X	DATA IN 11
K	REC ENAB COM 4(B)	X	U 17	18	V	X	
L	DATA OUT 13	X	W 19	20	X	X	DATA IN 14

M	TRANS ENAB COM 5(B)	X	Y 21	22	Z	X	
N	REC ENAB COM 8(18)	X	AA 23	24	BB	X	
P	DATA OUT 18	X	CC 25	26	DD	X	DATA IN 13
R	DATA OUT 17	X	EE 27	28	FF	X	+ 3V Lowswitched
S	REC ENAB COM 7(17)	X	HH 29	30	JJ	X	TRANS ENAB COM 3(8)(4)(8-11)

T	GND	X	KK 31	32	LL	X	MASS FAIL PULL-UP
U	DATA OUT 15	X	MM 33	34	NN	X	
V		X	PP 35	36	RR	X	DATA OUT 16
		X	SS 37	38	TT	X	
		X	UU 39	40	VV	X	

BACKPLANE INTERCONNECTS

BOARD NAME: _____

SLOT: D

ROW: 01

F2)

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
C A 1		TBD C08 AH (MASS C08)	Z	D	A 1		MASS IN C08 H
C B 1		DPD TC08 AB (MASS C08)	Z	D	B 1		CMAX OUT C08 L
C C 1		TBD C11 AH (MASS C11)	Z	D	C 1		MASS IN C11 H
C D 1		DPD TC11 AB (MASS C11)	Z	D	D 1		CMAX OUT C11 L
C E 1		TBD C10 AH (MASS C10)	Z	D	E 1		MASS IN C10 H
C F 1		TBD RF6 SEL A00H (MASS RF6)	Z	D	F 1		MASS REG SEL 0H
C G 1		DP3 MASS FAIL AL	Z	D	G 1		CMAX MASS FAIL L
D H 1		DPI TRACEV ENA H	Z	D	H 1		DABS MASS CONTROL ENB H
C I 1		PMD POWER OK H	Z	D	I 1		DABS POWER OK H
C J 1		TBD EXC AH (MASS EXC)	Y	D	L 1		MASS EXC H
D K 1		DPI TRACEV ENA H	Z	D	M 1		CMAX MASS CONTROL ENB H
- N 1		—	—	—	—	—	—
- P 1		—	—	—	—	—	—
C R 1		TBD INIT BUSAH (MASS INIT)	Z	D	R 1		MASS INIT H
C S 1		PMD POWER OK H	Z	D	S 1		DABS POWER OK H
C T 1		GND	←	→			GND
C U 1		TBD RF6 SEL A01H (MASS RF6)	Z	D	U 1		MASS REG SEL 1H
C V 1		X	✗	✗	✗	✗	X

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
- A 2		+5	←	→			+5
- B 2		-15	←	→			-15
- C 2		GND	←	→			GND
- D 2		X	X	X	X		X
- E 2		X	X	X	X		X
C F 2		DP3 TRAS AEN H	Z	D	F 2		CMAX MASS TRANSMIT H
- H 2		X	X	X	X		X
C J 2		DPD TC10 AB (MASS C10)	Z	D	J 2		CMAX OUT C10 L
- K 2		X	X	X	X		X
D L 2		SNS EBL (1) L (MASS EBL)	Z	D	L 2		DABS MASS EBL L
- M 2		X	X	X	X		X
- N 2		X	X	X	X		X
D P 2		SNS EXC L (MASS EXC)	Z	D	P 2		DABS MASS EXC L
R R 2		PMD POWEROK H	Z	D	R 2		DABS POWEROK H
S S 2		DP3 TRAS AEN H	Z	D	S 2		CMAX MASS TRANSMIT H
- T 2		—	—	—	—		—
- U 2		X	—	—	—		X
C V 2		TBD RF6 SEL A02H (MASS RF6)	Z	D	V 2		MASS REG SEL 2H

BACKPLANE INTERCONNECTS

BOARD NAME: _____

SLOT: C

ROW: D1

E2)

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
A	1	TBØ DI Ø7 RH (MASS DØ7)	4	C	A	1	MASS IN DØ7 H
B	1	DPI SYNC TRAN ENRH	2	C	B	1	DABS MASS TRANSMITH
C	1	SN2 BUF Ø7 L (MASS DØ7)	4	C	C	1	BRL OUT DØ7 L
D	1	TBØ DI Ø6 RH (MASS DØ6)	4	C	D	1	MASS IN DØ6 H
E	1	SN2 BUF Ø6 L (MASS DØ6)	4	C	E	1	BRL OUT DØ6 L
F	1	TBØ DI Ø9 RH (MASS DØ9)	4	C	F	1	MASS IN DØ9 H
H	1	X	*	*	*	*	X
J	1	DPI SYNC REC ENRH	2	C	J	1	DABS MASS RECEIVE H
K	1	TBØ DI Ø8 RH (MASS DØ8)	4	C	K	1	MASS IN DØ8 H
L	1	TBØ DI II RH (MASS DII)	4	C	L	1	MASS IN DII H
M	1	TBØ DI ID RH (MASS DIO)	4	C	M	1	MASS IN DØH
N	1	TBØ CØ7 RH (MASS CØ7)	2	C	N	1	MASS IN CØ7 H
P	1	DP3 KEC CONT ENRH	2	C	P	1	CMAX MASS RECEIVE H
R	1	DP3 REC CONT ENRH	2	C	R	1	CMAX MASS RECEIVE H
S	1	TBØ CØ6 RH (MASS CØ6)	2	C	S	1	MASS IN CØ6 H
T	1	GND					GND
U	1	DPØ TCØ6 RL (MASS CØ6)	2	C	U	1	CMAX OUT CØ6 L
V	1	TBØ CØ9 RH (MASS CØ9)	2	C	V	1	MASS IN CØ9 H

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
A	2	+5					+5
B	2	-15					-15
C	2	GND					GND
D	2	X					X
E	2	X					X
F	2	X					X
H	2	X					X
J	2	X					X
K	2	X					X
L	2	SN2 BUF Ø9 L (MASS DØ9)	4	C	L	2	BRL OUT DØ9 L
M	2	SN2 BUF Ø8 L (MASS DØ8)	4	C	M	2	BRL OUT DØ8 L
N	2	SN2 BUF II L (MASS DII)	4	C	N	2	BRL OUT DII L
P	2	SN2 BUF ID L (MASS DIO)	4	C	P	2	BRL OUT DØH L
R	2	X					X
S	2	X					X
T	2	DPØ TC Ø7 RL (MASS CØ7)	2	C	T	2	CMAX OUT CØ7 L
U	2	DP3 TRAS RH	2	C	U	2	CMAX MASS TRANSMITH
V	2	DPØ TC Ø9 RL (MASS CØ9)	2	C	V	2	CMAX OUT CØ9 L

BACKPLANE INTERCONNECTS

BOARD NAME: M5903

SLOT: A

ROW: 01

(E1, F1)

X denotes no known signal on M5903.
— denotes M5903 signal not used
↔ denotes busied by BBII

SLOTS

1 = M5903S

2 = R BOARD

4 = D BOARD

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
A	1	TAP DI $\phi 1 A H$ (MASS D $\phi 1$)	4	A	1	MASS IN D $\phi 1 H$	
D	1	DPI SYNC TRAN EN A H	2	A	1	DABS MASS TRANSMIT H	
D	1	SN2 BUT $\phi 1 L$ (MASS D $\phi 1$)	4	A	1	BRL OUT D $\phi 1 L$	
D	1	TAP DI $\phi \phi A H$ (MASS D $\phi \phi$)	4	A	1	MASS IN D $\phi \phi H$	
P	1	SN2 BUF D $\phi 1$ (MASS D $\phi \phi$)	4	H	1	BRL OUT D $\phi \phi L$	
D	1	TAP DI $\phi 3 A H$ (MASS D $\phi 3$)	4	A	1	MASS IN D $\phi 3 H$	
H	1	X					X
D	1	DPI SYNC REC. EN A H	2	A	1	DABS MASS RECEIVE H	
D	1	TAP DI $\phi 2 A H$ (MASS D $\phi 2$)	4	A	1	MASS IN D $\phi 2 H$	
D	1	TAP DI $\phi 5 A H$ (MASS D $\phi 5$)	4	A	1	MASS IN D $\phi 5 H$	
D	1	TAP DI $\phi 4 A H$ (MASS D $\phi 4$)	4	A	1	MASS IN D $\phi 4 H$	
C	1	TAP CO1 A H (MASS C $\phi 1$)	2	A	1	MASS IN C $\phi 1 H$	
C	1	DP3 RECCONTENAH	2	A	1	CMAX MASS RECEIVE H	
C	1	DP3 RECCONTENAH	2	A	1	CMAX MASS RECEIVE H	
C	1	TAP CO ϕ A H (MASS C $\phi \phi$)	2	A	1	MASS IN C $\phi \phi H$	
T	1	GND					GND
C	1	DP ϕ TC $\phi \phi A 1$ (MASS C $\phi \phi$)	2	A	1	CMAX OUT C $\phi \phi L$	
C	1	TAP CO $\phi 3 A H$ (MASS C $\phi 3$)	2	A	1	MASS IN C $\phi 3 H$	

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
A	2	+5					+5
B	2	-15					-15
C	2	GND					GND
D	2	X					X
E	2	X					X
F	2	X					X
H	2	X					X
J	2	X					X
K	2	X					X
L	2	SN2 BUF $\phi 3 L$ (MASS D $\phi 3$)	4	A	2	BRL OUT D $\phi 3 L$	
M	2	SN2 BUF $\phi 2 L$ (MASS D $\phi 2$)	4	A	2	BRL OUT D $\phi 2 L$	
N	2	SN2 BUF $\phi 5 L$ (MASS D $\phi 5$)	4	A	2	BRL OUT D $\phi 5 L$	
P	2	SN2 BUF $\phi 4 L$ (MASS D $\phi 4$)	4	A	2	BRL OUT D $\phi 4 L$	
R	2	X					X
S	2	X					X
T	2	DP ϕ TC $\phi 1 A L$ (MASS C $\phi 1$)	2	A	2	CMAX OUT C $\phi 1 L$	
U	2	DP3 TRAS P ENH	2	A	2	CMAX MASS TRANSMIT H	
V	2	DP ϕ TC $\phi 3 A L$ (MASS C $\phi 3$)	2	A	2	CMAX OUT C $\phi 3 L$	

BACKPLANE INTERCONNECTS

BOARD NAME: _____

SLOT: B

ROW: 01

(F1, B1)

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
C A	1	TAΦ C02 RH (MASSC02)	2	B	A	1	MASS IN C02 H
C B	1	DPΦ TC C02 RL (MASSC02)	2	B	B	1	CMAX OUT C02 L
C C	1	TAΦ C05 RH (MASSC05)	2	B	C	1	MASS IN C05 H
C D	1	DPΦ TC C05 RL (MASSC05)	2	B	D	1	CMAX OUT C05 L
C E	1	TAΦ C04 RH (MASSC04)	2	B	E	1	MASS IN C04 H
C F	1	TAΦ REG SEL AΦ3H (MASSREGSEL3H)	2	B	F	1	MASS REG SEL 3 H
C H	1	DP3 MASS FAIL L	2	B	H	1	CMAX MASS FAIL L
C J	1	PMΦ POWER OK H	2	B	J	1	DABS POWER OK H
- K	1	—	-	-	-	-	—
- L	1	—	-	-	-	-	—
D M	1	DPI TRACEV ENA H	2	B	M	1	DABS MASS CONTROL ENB H
C N	1	PMΦ POWER OK H	2	B	N	1	DABS POWER OK H
C P	1	TAΦ RUNA H (MASSRUN)	2	B	P	1	MASS RUN H
D R	1	TAΦ WRT CLK A H (MASSWCLK)	2	B	R	1	MASS WCLK H
C S	1	PMΦ POWER OK H	2	B	S	1	DABS POWER OK H
T T	1	GND	↔				GND
C U	1	TAΦ REG SEL AΦ4H (MASSREGSEL4H)	2	B	U	1	MASS REG SEL 4 H
- V	1	X					X

PIN	SIDE	Signal Name	SLOT	ROW	PIN	SIDE	Signal Name
A 2	2	+5			↔	→	+5
B 2	2	-15			↔	→	-15
C 2	2	GND			↔	→	GND
D 2	2	X			✗	✗	✗
E 2	2	X			✗	✗	✗
F 2	2	DP3 TRAS A EN H	2	B	F	2	CMAX MASS TRANSMIT H
H 2	2	X			✗	✗	✗
J 2	2	DPΦ TC C04 RL (MASSC04)	2	B	J	2	CMAX OUT C04 L
K 2	2	X			✗	✗	✗
L 2	2	DP2 ATA A(?) H (MASSATA)	2	B	L	2	ASR ATA L
M 2	2	X			✗	✗	✗
N 2	2	X			✗	✗	✗
P 2	2	ECΦ BUS SYNC CLK L (MASSSYNC)	2	B	D	2	DABS SCLK L
R 2	2	PMΦ POWER OK H	2	B	R	2	DABS POWER OK H
S 2	2	DP3 TRAS A EN H	2	B	S	2	CMAX MASS TRANSMIT H
T 2	2	—			—	—	—
U 2	2	X			✗	✗	✗
C V 2	2	TAΦ CTOD AH (MASSCTOD)	2	B	V	2	MASS CTOD H

2000 0000 0000

0000

0000 0000 0000

LS109

114

00

9

02

000

08



0



04


0

run hold
scor G0

maint DPA error
C100 hold








REGISTER CONTROL BOARD, CROM AND PIPELINE

F117 RCON2 [RW4GFS] DATE 8 - Sep - 82 16:03


PAGE OF








卷之三









卷之三


卷之三

















COMPUTER SYSTEMS INC., SAN JOSE, CALIFORNIA 95036


REGISTER CNTL BRD., MAINTENANCE REGISTER

REV E

MAINT [RW3GFS]

DATE
3-Aug-82 16:02

PAGE OF




REGISTER CNTL BRD.: CLOCK GENERATION

13

CLOCK [RW3GES]

卷之三

102



DUAL-WIDTH DEC BOARD PINOUTS

BOARD NAME: REGISTER CONTROL

COLUMN (A,C,E): A

<u>Signal Name</u>			<u>Signal Name</u>
MASS I/O D00	1	A	2 +5
D01	1	B	2 -15
D02	1	C	2 GND
D03	1	D	2 DMAX MASS SCLK L
D04	1	E	2 DMAX MASS OCC L
D05	1	F	2 DMAX MASS EBL L
D06	1	H	2 DMAX MASS EXC L
D07	1	J	2 DMAX MASS ATTN L
D08	1	K	2 DMAX ENB DATA RCVRS 1 H
D09	1	L	2 2
D10	1	M	2 3
D11	1	N	2 DMAX ENB DATA DRVRS 1 H
D12	1	P	2 2
D13	1	R	2 3
D14	1	S	2 DMAX ENB CONTROL DRVRS H
GND	1	T	2 MASS IN DPA H
D15	1	U	2 DMAX OUT DPA L
D16	1	V	2 MASS I/O D17

COLUMN (B,D,F): B

<u>Signal Name</u>			<u>Signal Name</u>
	1	A	2 +5
	1	B	2 -15
	1	C	2 GND
	1	D	2 DMAX RESET OUT L
	1	E	2 RCON MFC WRITE MODE L
	1	F	2 RCON GO L
	1	H	2 BMODE S0 L
	1	J	2 BMODE S1 L
	1	K	2 BMODE S2 L
	1	L	2 DMAX BYADDR LOAD L
	1	M	2
	1	N	2
	1	P	2 BCON EOP L
	1	R	2 MIO TRANSFER REQ L
	1	S	2
GND	1	T	2
	1	U	2 MIO TRANSFER ACK L
	1	V	2

DUAL-WIDTH DEC BOARD PINOUTS

BOARD NAME: CONTROL

COLUMN (A,C,E): C

<u>Signal Name</u>	<u>Pin</u>	<u>Signal Name</u>
DCON RX PACKET AVAIL ϕ H	1 A	+5
DCON RX PACKET AVAIL 1 H	1 B	-15
DCON RX ALERT ϕ H	1 C	GND
DCON RX ALERT 1 H	1 D	MAINT DBOARD SEL ϕ L
DCON RX OVERFLOW ϕ H	1 E	MAINT DBOARD SEL 1 L
DCON RX OVERFLOW 1 H	1 F	MAINT CLOCK ENB L
DCON TX BUFFER AVAIL ϕ H	1 H	MAINT CLOCK L
DCON TX BUFFER AVAIL 1 H	1 J	MAINT LOOPBACK L
DCON TX BUSY ϕ H	1 K	MAINT ADNS MASK DISABLE L
DCON TX BUSY 1 H	1 L	MAINT RCV DISABLE L
DCON ETHER CARRIER ϕ H	1 M	MAINT ETHER DATA L
DCON ETHER CARRIER 1 H	1 N	MAINT ETHER COLLISION L
DCON TX ACQ.CRR ϕ L	1 P	MAINT PRO LOOP L
DCON TX ACQ.FPR 1 L	1 R	MAINT DIAG PROG SEL ϕ H
DCON BOARD INSTALLED 1 L	1 S	MAINT DIAG PROG SEL 1 H
GND	1 T	
BCLOCK OUT H	1 U	GND
GND	1 V	MCLOCK OUT H

COLUMN (B,D,F): D

<u>Signal Name</u>	<u>Pin</u>	<u>Signal Name</u>
RBUS D ϕ H	A 2	+5
D ϕ 1	B 2	-15
D ϕ 2	C 2	GND
D ϕ 3	D 2	BMODE DBOARD SEL ϕ L
D ϕ 4	E 2	1
D ϕ 5	F 2	RCON RCV PAKT ENB ϕ L
D ϕ 6	H 2	1
D ϕ 7	J 2	RCON DPC READ L
D ϕ 8	K 2	RCON XPORT READ L
D ϕ 9	L 2	RCON XPORT LOAD L
S10	M 2	RCON XPORT READ REQ L
D11	N 2	RCON REQ SEL ϕ L
D12	P 2	1
D13	R 2	2
D14	S 2	XPORT DTOR RDY ϕ L
GND	T 2	XPORT DTOR RDY 1 L
	U 2	RCON BIKER LOAD L
RCON	V 2	RCON BIKER READ L

DUAL-WIDTH DEC BOARD PINOUTS


BOARD NAME: CONTROL




COLUMN (A,C,E): E


<u>Signal Name</u>		<u>Signal Name</u>
MASS IN C00H	1 A	2 +5
C01	1 B	2 -15
C02	1 C	2 GND
C03	1 D	2 MASS DRIVE SEL ϕ H
C04	1 E	2 MASS DRIVE SEL 1 H
C05	1 F	2 MASS DRIVE SEL 2 H
C06	1 H	2 MASS REG SEL ϕ H
C07	1 J	2 MASS REG SEL 1 H
C08	1 K	2 MASS REG SEL 2 H
C09	1 L	2 MASS REG SEL 3 H
C10	1 M	2 MASS REG SEL 4 H
C11	1 N	2 MASS DEM H
C12	1 P	2 MASS CTOD H
C13	1 R	2 MASS RUN H
C14	1 S	2 MASS WCLK H
GND	1 T	2 MASS INIT H
C15	1 U	2 MASS EXC INH
MASS IN CPA H	1 V	2 MASS FAIL H



COLUMN (B,D,F): F


<u>Signal Name</u>		<u>Signal Name</u>
CMAX OUT C00L	1 A	2 +5
C01	1 B	2 -15
C02	1 C	2 GND
C03	1 D	2 CMAX MASS TRAL
C04	1 E	2 CMAX MASS FAIL L
C05	1 F	2 CMAX ENB RCVRS 1 H
C06	1 H	2 CMAX ENB RCVRS 2 H
C07	1 J	2 3 H
C08	1 K	2 CMAX ENB DRVRS 1 H
C09	1 L	2 2 H
C10	1 M	2 2 H
C11	1 N	2 CMAX PUP H
C12	1 P	2
C13	1 R	2
C14	1 S	2
GND	1 T	2
C15	1 U	2
CMAX OUT CPA L	1 V	2












COMPUTER SYSTEMS DEPARTMENT, SPANISH AIR FORCE, STAFFORD, TX 76872-3435

FILE: BHEADR [ME | GFS] DATE: 19-May-82 21:34

PAGE OF

COMPUTER SURFACE DEPARTMENT, STANFORD UNIVERSITY, STANFORD, CALIFORNIA 93305
 NAME
 BARREL SHIFTER BRD, BYTE COUNT REGISTER
 FILE
 BIKER [MEIGFS]
 DATE
 27-Jul-82 15:53
 PAGE
 OF





BARREL SHIFTER BRD.; INPUT DATA PATH


F11E



BASH1 [ME | GFS]

13-Oct-82 14:25

1







DUAL-WIDTH DEC BOARD PINOUTS

BOARD NAME: BARREL SHIFTER

COLUMN (A,C,E): A

<u>Signal Name</u>				<u>Signal Name</u>
MASS I/O D ₀₀	1	A	2	+5
D ₀₁	1	B	2	-15
D ₀₂	1	C	2	GND
D ₀₃	1	D	2	
D ₀₄	1	E	2	
D ₀₅	1	F	2	
D ₀₆	1	H	2	
D ₀₇	1	J	2	
D ₀₈	1	K	2	
D ₀₉	1	L	2	
D ₁₀	1	M	2	
D ₁₁	1	N	2	
D ₁₂	1	P	2	
D ₁₃	1	R	2	
D ₁₄	1	S	2	
GND	1	T	2	
D ₁₅	1	U	2	
D ₁₆	1	V	2	MASS I/O D ₁₇

COLUMN (B,D,F): B

<u>Signal Name</u>				<u>Signal Name</u>
MBUS D ₀₀ H	1	A	2	+5
D ₀₁	1	B	2	-15
D ₀₂	1	C	2	GND
D ₀₃	1	D	2	DMAX RESET OUT L
D ₀₄	1	E	2	RCON MBC WRITE MODEL
D ₀₅	1	F	2	RCON GO L
D ₀₆	1	H	2	BMODE S0 L
D ₀₇	1	J	2	BMODE S1 L
D ₀₈	1	K	2	BMODE S2 L
D ₀₉	1	L	2	DMAX BHEADR LOAD L
D ₁₀	1	M	2	DCON END READ φL
D ₁₁	1	N	2	DCON END READ 1 L
D ₁₂	1	P	2	BCON EOP L
D ₁₃	1	R	2	MIO TRANSFER REQ L
D ₁₄	1	S	2	MBUS TRANSFER MIO φL
GND	1	T	2	MBUS TRANSFER REQ 1 L
D ₁₅	1	U	2	MIO TRANSFER ACK L
BCON L BYTE VALID H	1	V	2	MBUS TRANSFER FCK L

DUAL-WIDTH DEC BOARD PINOUTS

BOARD NAME: BARREL SHIFTER

COLUMN (A,C,E): C

<u>Signal Name</u>	1	A	2	<u>Signal Name</u>
	1	B	2	+5
	1	C	2	-15
	1	D	2	GND
	1	E	2	
	1	F	2	
	1	H	2	
	1	J	2	
	1	K	2	
	1	L	2	
	1	M	2	
	1	N	2	
	1	P	2	
	1	R	2	
	1	S	2	
GND	1	T	2	
BCLOCK OUT H	1	U	2	GND
GND	1	V	2	MCLOCK OUT H

COLUMN (B,D,F): D

<u>Signal Name</u>	1	A	2	<u>Signal Name</u>
RBUS D00 H	1	B	2	+5
D01	1	C	2	-15
D02	1	D	2	GND
D03	1	E	2	BMODE DB0PRD SEL Ø L
D04	1	F	2	
D05	1	H	2	
D06	1	J	2	
D07	1	K	2	
D08	1	L	2	
D09	1	M	2	
D10	1	N	2	
D11	1	P	2	
D12	1	R	2	
D13	1	S	2	
GND	1	T	2	
D15	1	U	2	ECON BIKER LOAD L
	1	V	2	ECON BIKER READ L

S F M E P

WPKT / WRITE PACKET
RDR6Φ1 /
RDR6B /
RDR6C /
RDR6CC /
RNDRR /
P /
T300LP /
T30, LP /
SNDBBT /
SKZRET /
EPTICP /
RECBUF

RH20

60-63

ICW MDR = ϕ for ~~full~~ XOR (EPS loc for RD)
ICW in EPS 00-37 (CHAN # + 4)

DEVICE

SYNC CLOCK DRIVEN BY DEVICE

LE CHG DURING ON RD

TE RH RECEIVES DATA

WR_T CLK DRIVEN BY RH - ECHO OF SYNC CLK

LE RECEIVES DATA ON WRITES

TE RH CHG DATA

ECL DCL ASSERTS PRIOR TO SYNC CLK

EXC DCL ASSERTS BS OR PRIOR TO DCL


DE-PASSORBS AT END OF ECL

RUN DCL SAMPLES BY TE. OF ECL FOR CONDNEC

CHANNEL COMMAND CODES

Code	Operation	Code	Operation
000	HALT	100	FORWARD DATA TRANSFER (DO NOT HALT)
001	NOT USED	101	REVERSE DATA TRANSFER (DO NOT HALT)
010	JUMP	110	FORWARD DATA TRANSFER (HALT)
011	NOT USED	111	REVERSE DATA TRANSFER (HALT)



CCW JUMP



MR-2186

-76-

CCW DATA TRANSFER



NOTE: WORD COUNT FIELD = POSITIVE WORD COUNT STORED IN CHAN AND DECREMENTED, IF BIT 1 = 1 HALT WHEN WC = 0
ADDRESS = 22 BIT PHYSICAL ADDRESS:

IF = 0: SKIP
IF DEVICE READ: DON'T MOVE DATA TO MEMORY
IF DEVICE WRITE: CHANNEL SUPPLIES FILL DATA FROM EXEC PROCESS TABLE LOCATIONS 60-63 TO WRITE REMAINDER OF DRIVES DATA BLOCK


01 HALT AFTER LAST TRANSFER

02 REVERSE DATA TRANSFER

MR-2187

-77-

CCW HALT



MR-2185


WORD 0 JUMP

JUMP TO CHANNEL COMMAND LIST

NOTE: EXECUTED AS A RESULT OF RH20 ASSERTING CBUS RESET.

MR-2188

WORD 1 STATUS




- | | | | |
|----|---|----|--|
| 01 | MEMORY PARITY ERROR | 10 | RH20 TRIED TO START CHAN WHEN CHAN WAS NOT READY |
| 02 | NOT ADDRESS PARITY ERROR | 11 | RH20 COMP XFER, BUT WORD COUNT IN CCW NOT REACHED |
| 03 | CHAN WORD COUNT DID NOT = 0 WHEN CHAN DID STORE
TO EPT | 12 | CHAN XFERRED DATA SPEC BY CCW, BUT RH20 STILL HAS DATA |
| 04 | CHAN REF NON EXIST MEM | 13 | IF DEV READ, RH20 SENT DATA BUT CHAN BUFF WERE FULL |
| 08 | ERROR DETECTED AFTER RH20 TERM XFER, CHAN ABORTS
NEXT XFER | | IF DEV WRITE, RH20 REQ DATA BUT CHAN BUFF WERE EMPTY |

MR-2189

-78-

WORD 2 STATUS



- | | | | |
|---------|----------------------------------|---------|---|
| <00:01> | CURRENT FUNCTION CODE IN CCW | <03:13> | NORMALLY 0 AT END OF TRANSFER |
| 00 | = HALT | <14:35> | ADDRESS OF LAST DATA TRANSFERRED TO/FROM MEMORY |
| 01 | = NOT IMPLEMENTED | | |
| 02 | = JUMP | | |
| 03 | = NOT IMPLEMENTED | | |
| 04 | = FWD DATA XFER | | |
| 05 | = REV DATA XFER | | |
| 06 | = FWD DATA XFER (HALT LAST XFER) | | |
| 07 | = REV DATA XFER (HALT LAST XFER) | | |

MR-2190

-79-

WORD 3 STATUS

NOTE: WORD 3 OF THE CHANNEL LOGOUT AREA IS NOT CURRENTLY USED BUT THE PROGRAM MAY USE IT AS THE VECTOR INTERRUPT ADDRESS FOR THE ASSOCIATED CHANNEL.

MR-2191

FUNCT. CODES

RH/DISK Function Codes

Nondata Transfer Codes

Code	Fixed Head	Moving Head	Code	Fixed Head	Moving Head
01	NO-OP	NO-OP	51*	WR CK DATA	WR CK DATA
03		UNLOAD	53*		WR CK HDR/DATA
05		SEEK	61	WR DATA	WR DATA
07		RECAL	63		WR HDR/DATA
11	DRIVE CLEAR	DRIVE CLEAR	71	RD DATA	RD DATA
13		RELEASE	73		RD HDR/DATA
15		OFFSET			
17		RET TO C.L.			
21	RD-IN PRESET	RD-IN PRESET			
23	SEARCH	PACK ACK			
31		SEARCH			

*Implemented in RH11 controllers only.

RH/TAPE Function Codes

Nondata Transfer Codes

Code	Magnetic Tape	Code	Magnetic Tape
01	NO-OP	51*	WR CHECK FORWARD
03	REWIND - OFF LINE	57*	WR CHECK REVERSE
07	REWIND	61	WR FORWARD
11	DRIVE CLEAR	71	RD FORWARD
21	RD-IN PRESET	77	RD REVERSE
25	ERASE		
27	WR FILE MARK		
31	SPACE FORWARD		
33	BACKSPACE		

*Implemented in RH11 controllers only.

-94-

CONI RHn

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17
(7XX 240)																	
18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
DATA PE	DRIVE EXC	LONG WCE	SHORT WCE	CHAN ERROR	DR RE ERROR	REG A ERROR	CHAN RDY	OVER RUN	MBUS ENAB	MBUS ATTN	SEC CFL	MBUS AIE	PRI CFL	CMD DONE			PIA

NOTE: BITS 24, 28 AND 32 WILL CAUSE AN INTERRUPT.

18	DATA BUS PARITY ERROR	27	MASSBUS ENABLE
19	DRIVE EXCEPTION ERROR	28	MASSBUS ATTENTION
20	LONG WORD COUNT ERROR	29	SECONDARY COMMAND FILE LOADED
21	SHORT WORD COUNT ERROR	30	MASSBUS ATTENTION INTERRUPT ENABLED
22	CHANNEL ERROR	31	PRIMARY COMMAND FILE LOADED
23	DRIVE RESPONSE ERROR	32	COMMAND DONE
24	REGISTER ACCESS ERROR (CBTO OR CBPE)	<33:35>	PRIORITY INTERRUPT CHANNEL
25	CHANNEL READY TO BEGIN TRANSFER		
26	DATA OVERRUN ERROR		

MR-2046

Reg	Addr	R/W	Name	7	3	R -	PTCR - Primary Transfer Control Register
--		R W	PREP - Preparation Register (not addressed directly)	7	4	R W	IVIR - Interrupt Vector Index Register
7	0	R W	SBAR - Secondary Block Address Register	7	5	R -	RR - Read Register (Diagnostic Use)
7	1	R W	STCR - Secondary Transfer Control Register	7	6	- W WR	- Write Register (Diagnostic Use)
7	2	R -	PBAR - Primary Block Address Register	7	7	- W DCR	- Diagnostic Control Register (Diagnostic Use)

EXT - External Registers (00-37)

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17
(DATA1 RHn (7XX040))																	
REGISTER SELECT CODE (00-37)		LOAD REG		CBUS PE	DIS RAEI	TRAN REC											DEVICE SEL CODE
18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35																	
CBUS P BIT C15 C14 C13 C12 C11 C10 C09 C08 C07 C06 C05 C04 C03 C02 C01 C00 EXTERNAL REGISTER DATA - CORRESPONDS TO MASSBUS BITS <C15:C00>																	

NOTE: REFER TO PREP REG FOR DEFINITION OF BITS <00:05>, 6, AND <15:17>.


08	CONTROL BUS PARITY ERROR	10	TRANSFER RECEIVED (DEVICE RESPONDED)
09	DISABLE REG ACCESS ERROR, INTERRUPTS AND SUBSEQUENT REG WRITES	19	CONTROL BUS PARITY BIT

MR-2050

-95-

-96-


PREP - Preparation Register (Not Addressed Directly)



NOTE: REFER TO DATA0 PREP REG FOR DEFINITIONS OF BITS.

MR-2048


SBAR - Secondary Block Address Register (70)



NOTE: REFER TO PREP REG FOR DEFINITIONS OF <00:05>, 06 AND <15:17>.

MR-2052

STCR - Secondary Transfer Control Register (71)



NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05>, 06, AND <15:17>.

Refer to the function code tables which precede the RH10 I/O bit maps.

07 RESET COMMAND LIST POINTER
10 STORE CHANNEL STATUS CONTROL BIT

19 DISABLE TRANSFER ERROR STOP BIT

MR-2054

-97-

-98-

PBAR - Primary Block Address Register (72)

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17
DATA1 RHn (7XX040)						REGISTER SELECT CODE (72)				LOAD REG							
1	1	1	0	1	0												DEVICE SEL CODE

18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
																	BLOCK ADDRESS (DISK) OR FRAME COUNT (TAPE)

NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05>, 06, AND <15:17>. REFER TO SBAR REG FOR DEFINITIONS OF BITS <20:35>.

MR-2056

PTCR - Primary Transfer Control Register (73)

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	
DATA1 RHn (7XX040)						REGISTER SELECT CODE (73)				LOAD REG	RESET CLP			STORE STAT				DEVICE SEL CODE
1	1	1	0	1	1													

18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
																	NEGATIVE BLOCK COUNT (TWO'S COMP)
																	FUNCTION CODE

NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05>, 06, AND <15:17>.

Refer to the function code tables which precede the RH10 I/O bit maps.

REFER TO STCR REG FOR DEFINITION OF BITS 07, 10, AND 19.

MR-2056

IVIR - Interrupt Vector Index Register (74)

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17
DATA1 RHn (7XX040)						REGISTER SELECT CODE (74)				LOAD REG							
1	1	1	1	1	0												

18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
																	VECTOR (EPT) INTERRUPT ADDRESS

NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05> AND 06.

MR-2058

-99-

-100-

RR - Read Register (75) Diagnostic Use

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	
REGISTER SELECT CODE (75)						LOAD REG	PAR BIT											
1	1	1	1	1	0	1												
18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	
D17	D16	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00	

NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05> AND 06.

17 PARITY BIT
 <18:35> WRITE DATA AND PARITY (17) LOOPED BACK VIA MASSBUS
 XCVRs DURING DIAG WRITE

MR-2059

CONO RHn

18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35
(7XX 200)						CLEAR RAE	CLEAR MBC	CLEAR XFER	MBUS ENAB	RESET CLP	DEL SCR	ATTN ENAB	STOP	CLEAR DONE		PIA	

24 CLEAR REGISTER ACCESS ERROR
 25 CLEAR MASSBUS CONTROLLER
 26 CLEAR TRANSFER ERRORS
 27 MASSBUS ENABLE
 28 RESET COMMAND LIST POINTER
 29 DELETE SECONDARY CONTROL REGISTER.
 30 ATTENTION INTERRUPT ENABLE
 31 STOP TRANSFER (STATUS BITS NOT CLEARED)
 <33:35> PRIORITY INTERRUPT CHANNEL

MR-2045

EXT - External Registers (00-37)

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17				
REGISTER SELECT CODE (00-37)						LOAD REG	DIS RAEI		DEVICE SEL CODE												
DATA0 RHn (7XX140)																					
18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35				
CBUS E/P						C15	C14	C13	C12	C11	C10	C09	C08	C07	C06	C05	C04	C03	C02	C01	C00

NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05>, 06, AND <15:18>.


08 DISABLE REG ACCESS ERROR, INTERRUPTS AND
 SUBSEQUENT REG WRITES.

MR-2049

-101-

-102-

PREP – Preparation Register (Not Addressed Directly)




NOTE: BITS <00:05>, 06 AND <15:17> HAVE A COMMON DEFINITION FOR MANY RH REGISTERS, TO ELIMINATE REDUNDANCY THEY ARE DESCRIBED ONCE HERE.

- | | | | |
|---------|--|---------|--|
| <00:05> | REGISTER SELECT CODE. SPECIFIES WHICH REGISTER IS TO BE LOADED IF BIT 06 IS SET. | <15:17> | DEVICE SELECT CODE. SPECIFIES WHICH DEVICE (0–7) IS TO BE USED IN THE OPERATION. |
| 06 | LOAD REGISTER. IF 0 LOAD PREP REG. IF 1 LOAD REG SPECIFIED BY BITS <00:05> | 18 | CONTROL BUS EVEN PARITY |
| 09 | DISABLE REG ACCESS ERROR INTERRUPTS AND SUBSEQUENT REG WRITES | | |

MR-2047

SBAR – Secondary Block Address Register (70)




NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05>, 06, <15:17>.

- | | | | |
|---------|--------------------------------------|---------|-----------------------|
| <20:35> | TAPE – FRAME COUNT 20 = MSD 35 = LSD | <31:35> | DISK – SECTOR ADDRESS |
| <23:27> | DISK – TRACK ADDRESS | | |

MR-2051

STCR – Secondary Transfer Control Register (71)



NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05>, 06, AND <15:17>.

Refer to the function code tables which precede the RH10 I/O bit maps.


- | | | | |
|----|----------------------------------|----|---|
| 07 | RESET COMMAND LIST POINTER | 19 | DISABLE TERMINATION OF TRANSFERS DUE TO DATA BUS PARITY ERRORS OR DRIVE EXCEPTION ERRORS. |
| 10 | STORE CHANNEL STATUS CONTROL BIT | | |

MR-2053

-103-

-104-


IVIR - Interrupt Vector Index Register (74)



NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05> AND 06.

MR-2057

WR - Write Register (76) Diagnostic Use




NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05> AND 06.

17 COMPUTED PARITY BIT (BY PROG) FOR DIAG READ DATA

MR-2060

DCR - Diagnostic Control Register (77) Diagnostic Use



NOTE: REFER TO PREP REG FOR DEFINITIONS OF BITS <00:05> AND 06.

- | | |
|--|--------------------------------|
| 26 TRANSFER SIGNAL (SIMULATED) | 31 SIMULATES DRIVE EXCEPTION |
| 27 DATA LOOPBACK (VIA MASSBUS XCVR) | 32 SIMULATES END OF BLOCK |
| 28 TEST SBAR | 34 SIMULATES ATTENTION |
| 29 EVEN PARITY CHECK | 35 SIMULATES SYNC CLOCK SIGNAL |
| 30 READ/WRITE-SET ON DIAG READ
(LOOPS RD DATA VIA MASSBUS XCVR) | |

MR-2061

MEIS

Scots

- | | |
|---|--------------|
| 1 | MS903's |
| 2 | RP2 |
| 3 | |
| 4 | BARRER SIGHT |
| 5 | |
| 6 | VP1 |
| 7 | NP2 |
| 8 | VP1 |
| 9 | NP2 |
- vnit \emptyset
- vnit 1