

EMMYXL USER'S GUIDE

by

Walter A. Wallach

March 1976

Technical Note No. 84

Digital Systems Laboratory  
Stanford Electronics Laboratories  
Stanford University  
Stanford, California

The work herein was supported in part by the Army Research Office-Durham  
under Grant No. DAAG29-76-G-0001.

Digital Systems Laboratory  
Stanford Electronics Laboratories

Technical Note No. 84

March 1976

EMMYXL USER'S GUIDE

by

Walter A. Wallach

ABSTRACT

This document is intended as a guide to the use of EMMYXL, the expression-oriented line-by-line assembler developed by Hedges for the Stanford Emulation Lab. It is intended to be used along with the Principles of Operation for the Stanford EMMY (TN # 65, Dec., 1975) and the EMMY/360 Assembler (TN #74, Dec. 1975). Various IBM OS/370 and VSII documents may also prove useful.

The work herein was supported in part by the Army Research Office-Durham under contract DAAG29-76-G-0001.

## Table of Contents

1.1	EMMYXL -----	1
1.2	Expressions -----	1
1.3	Multiply Step -----	3
1.4	Divide Step -----	6
1.5	Branching and Conditional -----	10
1.51	T-Machine Conditional -----	11
1.52	A-Machine Conditional -----	11
2.0	Crossassembler Operation -----	14
2.1	Titles and Comments -----	14
2.2	Location Counter Control -----	14
2.3	Listing Options -----	15
2.4	Code Generation -----	16
3.0	EMMY Simulator -----	18
	References and Related Material -----	19
	Appendix A - Error Flags -----	20
	Appendix B - Using EMMYXL -----	23
	Appendix C - Sample EMMYXL Listings -----	26
	Multiply and Divide	
	Appendix D - Sample Object Code -----	31
	and Object File Format	
	Appendix E - Sample Simulation Run -----	33
	and Instruction Trace	
	Appendix F - Control Card Summary -----	36

## 1.1 EMMYXL

EMMYXL is an expression oriented, line-by-line assembler language which provides a concise, straightforward expression for each possible EMMY operation. The two sides of each microinstruction are coded by separate expressions delimited by a semicolon (";"). Conditional expressions are enclosed entirely in parenthesis (that is, a CONDITIONAL T-op would be coded by enclosing the entire instruction, both T- and A-side, in parenthesis. A conditional A-op branch would be coded by enclosing only the A-side in parenthesis). See TN#74.

The syntax of the EMMYXL language is presented in a separate document (TN#74) and will not be repeated here. Some points will be clarified and discussed.

## 1.2 Expressions

An expression is a sequence of identifiers and symbols separated by compile time operators (double operators, such as ++ or --). Expressions are evaluated left to right. More than two terms in an expression may lead to unpredictable results. Note, since expressions are evaluated right to left, the expression:

8 - 3 + 4

is evaluated to  $8-(3+4)=1$ , rather than  $(8-3)+4=9$ .

Expressions may appear as arguments of DC and EQU pseudo ops.

See TN#74 for a more detailed discussion.

### 1.3 Multiply Step

Operation of the EMMY multiply step is described here. Sample code for a 32 bit multiply is included in the Appendix.

The multiply step is coded as:

MUS(AF,BF)

where AF and BF are host register identifiers. A single multiply step proceeds as follows:

- 1) The double length value obtained by concatenating the AF register contents (placed in bits <63:32>) and AF  $\oplus$  1 contents (placed in bits <31:0>) form the PRODUCT. Thus, the AF operand specifies an even/odd register pair. Either the even or the odd register may be specified, and it becomes the high order 32 bits of the PRODUCT. The other register becomes the low order 32 bits. (e.g., if AF is specified as 3, the product is REG[3] | REG[2]). (Note: the symbol  $\oplus$  denotes EXCLUSIVE OR).
- 2) The least significant bit of the product is saved, and the product shifted right arithmetically by one bit. If OVERFLOW was set (by the previous MUS), then the sign bit is inverted.

- 3) If the least significant bit of the product was one (before the shift), then the multiplier, obtained from REG[BF], is added to the high 32 bits of the product. OVERFLOW is set or reset as needed. If no addition is performed, OVERFLOW is reset.
- 4) PRODUCT<63:32> is returned to REG[AF] and PRODUCT<31:0> returned to REG[AF  $\oplus$  1].

Since the arithmetic shift precedes the addition of the multiplier, an extra alignment step is necessary to properly align the 64 bit result. Thus, when multiplying two 32 bit numbers, 33 multiply steps are required, or 32 multiply steps followed by a right double arithmetic shift.

#### Programming Considerations

- 1) Operands may be either positive or negative two's complement values.
- 2) When doing arithmetic on quantities of fewer than 32 bits, post shifting of the result may be required.
- 3) The register specified as AF must be cleared to zero before the first MUS is executed. Register AF  $\oplus$  1 must contain the

multiplicand. Values should not be modified between multiply steps.

- 4) After the required number of multiply steps, REG[AF] | REG[AF ⊕ 1] contain the 64 bit binary product.


#### 1.4 Divide Step

Operation of the EMMY Divide Step is described. Sample code for a 32 bit binary divide is included in the Appendix.

The EMMY Divide Step uses a restoring division algorithm to accomplish binary division of a 64 bit dividend by a 32 bit divisor. The result after 33 divide steps is a 33 bit quotient and a 31 bit remainder.

The algorithm proceeds in much the same way as ordinary long division. The divisor is subtracted from the high-order 32 bits of the dividend. If the result is  $\geq 0$ , it replaces the high-order 32 bits of the dividend. The dividend is then shifted left by one bit, shifting in a low-order one if the subtraction was successful (result replaced dividend<sub><64:32></sub>), or a zero if unsuccessful (dividend<sub><64:32></sub> unchanged). After 32 divide steps, the least significant bit of the dividend is aligned at the low end of the high 32 bits of the dividend register (bit <32:32>). One final divide step is required to calculate the remainder and least significant quotient bit. This final step shifts the remainder left by one bit however, placing the quotient most significant bit in bit <32:32> (the remainder now occupies bits <63:33> of the dividend register).

When processing very large binary numbers, the correct 33 bit quotient and 31 bit remainder result following 33 divide steps.



#### EMMY Divide Step Operation

Divide Step proceeds as follows:

- 1) Contents of Reg[AF] | Reg[AF  $\oplus$  1] form the DIVIDEND and Reg[BF] the DIVISOR.
- 2) DIVISOR is subtracted from DIVIDEND<63:32>. If the result is  $>=0$ , it replaces DIVIDEND<63:32>.
- 3) DIVIDEND is shifted LEFT LOGICALLY by one bit. If result of step 2 was  $>=0$ , a one is shifted into the low-order bit

position, otherwise if the result of step 2 was <0, a zero is shifted in.

- 4) DIVIDEND<63:32> is returned to Reg[AF], and DIVIDEND<31:0> returned to Reg[AF ⊕ 1].

### Programming Considerations

- 1) Reg[AF] | Reg[AF ⊕ 1] initially contain the 64 bit dividend, while Reg[BF] contains the 32 bit divisor.
- 2) Before entering any divide steps, be sure all operand values are positive. Complement any negative values, remembering which operands were complemented.

Note: dividend must be treated as a 64 bit 2's complement binary number. Sign bit is Reg[AF]<31:31>. It must be complemented as a 64 bit number, not two 31 bit numbers.

- 3) Divisor value must not be zero.
- 4) 33 Divide Steps are required to divide a 64 bit dividend by a 32 bit divisor.

5) After 33 Divide Steps:

Reg[AF]<0:0>|Reg[AF ⊕ 1]<31:0> contains the 33 bit quotient

Reg[AF]<31:1> contains the 31 bit remainder

Since the quotient will rarely be greater than 32 bits, the high order bit can usually be ignored, and Reg[AF] shifted right logically by one bit to right align the remainder in that register.

6) Divide Step is coded as follows:

DIV(AF,BF)

7) Overflow may occur if the number of significant bits in DIVIDEND<63:32> is more than one greater than the number of significant bits in the Divisor. (Quotient requires more than 33 bits). This condition will not be detected by the hardware.

8) For other than general case operands, fewer Divide Steps and some pre- and post-shifting may be used to accomplish division.

## 1.5 Branching and Conditional

The EMMY Processor contains two conditionally executed instructions, one a T-op, the other an A-op. In each case, an 8-bit mask and 3 modifier bits are specified. The modifier bits are denoted V, C, and S.

The mask and modifier bits dictate a test of either the CCODES or ICODES of R0.

The mask specification is used to select a subset of the specified codes, ie CCODES or ICODES if S=0 or 1 respectively. A code bit is selected for test if its corresponding mask bit is 1. If the C bit is one, the subset of codes is inverted.

The V bit controls the sense of the test. If V=0, the test will be true if any subset bit is true, otherwise the test fails. If V=1, the test will be true if all subset bits are zero, and false otherwise.

In summary, the mask is used to select a subset of the codes specified by S. If C=1, the subset is inverted. The test is true if V=0 and any subset bit (or inverted subset bit if C=1) is one, or if V=1 and all subset bits (or inverted subset bits if C=1) are zero. Otherwise, the test fails.

### **1.51 T-Machine Conditional**

The T-op conditional controls the execution of the A-op contained in bits <17:0>. If the conditional test specified proves true, the A-op is suppressed; if the test proves false, the A-op is executed.

### **1.52 A-Machine Conditional**

The A-machine conditional controls sequencing of microinstructions. A conditional test is specified as well as a 4-bit value, VAL. If the test proves true, then VAL, sign extended to 12 bits, is added to  $R0<11:0>$ , the microinstruction counter. Forward branches of up to 8 instructions beyond the current instruction ( $R0 + 7$ ), or backward branches of up to 7 instructions prior to the current instruction ( $R0 - 8$ ) are possible.

### **Programming Considerations**

- 1) Conditions which may be detected are "any selected bit one or zero" and "all selected bits one or zero".

2) To build a conditional:

i) set S to specify ICODES (S=1) or CCODES (S=0).

ii) set mask to select desired code bits

iii) for T-op conditional, if you want the A-op executed if any selected bit is one/zero, set V=1, otherwise, if you want the A-op executed if all selected bits are one/zero, set V=0. For the A-op branch, if you wish to branch if any selected bit is one/zero, set V=0, otherwise, if you wish to branch if all selected bits are one/zero, set V=1.

iv) All mask definitions should be referred to the T-side, as described above. The assembler will make any adjustments for "NOT" conditions and A-side branches.

v) If you wish to detect any selected

bit one or all selected bits zero,  
set C=0, otherwise, if you wish to  
detect any selected bit zero or all  
selected bits one, set C=1.

- 2) A conditional mask is defined in EMMYXL by  
EQUating a tag to a MASK function specified as follows:

<tag> EQU MASK(<mask>,<v>,<c>,<s>)

where <mask> is an absolute numeric value corresponding to  
the desired 8 bit mask, ie 255 ==> B'11111111' ==> select all  
<v>,<c>,<s> specify V,C, and S bits and must be either  
one or zero. A mask function should not be coded directly in  
a conditional, rather EQUate a tag to the function and use  
the tag.

## **2.0 Crossassembler Operation**

This section describes the use of EMMYXL as implemented under IBM VSII. The actual assembler is currently written in ALGOLW, but will eventually be converted to PL360.

### **2.1 Titles and Comments**

Comments are coded by placing a period (".") prior to the first character of text. This causes the assembler to ignore the rest of the input card. This text is printed with the source listing. In addition, blank lines may be included to improve the readability of source listings.

A page eject is indicated by a plus ("+") in column 1. If columns 2 through 61 are not blank, they become the new title and are printed at the top of all subsequent pages (until a new title is defined). If no new title is indicated, the previous one, if any, is printed.

### **2.2 Location Counter Control**

All addresses processed by EMMYXL are EMMY bus addresses.

Thus, micromemory addresses are X'FF0000' through X'FF0FFF', and the host register file addresses X'FF1000' through X'FF1007'. Main store addresses are currently X'000000' through X'003FFF'. The assembler can be used to initialize any location in the EMMY system memory, including the registers and main store.

The assembler location counter can be set using the ORIGIN pseudo op. The argument of the ORG instruction must be a valid bus address or a symbol whose value is a valid bus address. All tags attached to machine instructions are assigned the current value of the location counter, which is, of course, a bus address. When coding a micromemory location as a literal, be sure to code a control store address. (eg-to begin assembly at location X'100', code ORG X'FF0100').

## 2.3 Listing Options

By default, the assembler will produce a source listing during PASS 2. This listing consists of a title, which contains the language processor identifier and version date, a user supplied title, and page number. The title/page eject card is discussed in section 2.1. Following the title are up to 55 lines of assembled source text. Column 1 contains an error flag, if there was any error in that source statement, or a space, followed

by the location counter value, which is an EMMY bus address. An 8 hexadecimal digit constant follows, representing the assembled object text. The card number and source text complete the line. Comments and assembler directives are printed with blank location counter and object text fields. EQU's are printed with blank location counter fields and the EQUated value in the object text field.

The source listing may be suppressed by including a "&NOLIST" card anywhere in the source stream. This card is interpreted during PASS1 and will prevent any source listing from being produced.

Portions of a source listing can be suppressed by coding "&NOPRINT" card just prior to the point at which the listing should be suppressed, and placing a "&PRINT" card just prior to the point at which the listing should resume. These cards affect only the printed listing, not the assembled object text.

## 2.4 Code Generation

When the assembler directive "&CODE" is included in the source text, the assembler produces an object text file consisting of a bus address and text unpacked in ASCII representation of

hexadecimal values. This object file is included at the end of the assembler listing, preceeded by the title:

\*\*\*\*\* EMMY OBJECT LISTING \*\*\*\*\*

and several ASCII control characters for use in transmitting the object text to the lab's Datapoint terminal. See Uniterm II User's Guide for details.

The default is to generate no object text file. A "&CODE" card must be included if such an output is desired.

See Appendix C for listing formats and object text formats

### **3.0 EMMY Simulator**

The EMMYXL package includes a simulator program, whereby the EMMY code assembled can be tested. Operation of the simulator is the same as the actual EMMY.

When a "&SIM" card is included, and no errors occurred during assembly, the assembled object code is loaded into simulated control store, mainstore and host registers. Microinstructions are fetched from the location contained in R0<11:0>. The starting point for the simulation can be set by ORGing to R0 and defining a constant equal to that address, or as an argument of the END statement.

Simulation ends when the HALT bit becomes set, or an illegal operation is attempted. At this time, a post execution dump of micromemory and the host register file is printed.

When a "&TRACE" card is included, an instruction trace is performed as the simulation progresses. Each instruction cycle, the microinstruction register and host registers are printed in hexadecimal.

**Default conditions are NOSIM and NOTRACE**

References and Related Material

- 1.0 Hedges, Thomas, EMMY/360 Cross Assembler, Stanford Technical Note #74, December, 1975.
- 2.0 Neuhauser, Charles, Dynamic Microprogrammable Processor (Version III), Stanford Technical Note #65, December, 1975.
- 3.0 Datapoint Corporation, Uniterm2/Uniterm3, 3.1 User's Guide, June 27, 1974, Datapoint Corporation, 9725 Datapoint Dr, San Antonio, Texas 78284.



## Appendix A Error Flags

- A      Illegal A-statement
  - a) missing ")"
  - b) missing ";"
  - c) illegal syntax or operator (eg, missing "=")
  - d) missing expression or illegal "-"
  
- B      "BLK" statement error
  - a) <abs> not > 0
  
- C      Illegal constant
  - a) Hex constant specifies other than 0-9, A-F
  - b) Octal constant specifies other than 0-7
  - c) Binary constant specifies other than 0-1
  - d) illegal DC
  
- D
  - a) illegal conditional
  - b) address not > 0 in "ORG"
  
- E
  - a) illegal END card
  - b) illegal expression
  
- I      Insert/Extract error
  - a) specified field(s) can not be assembled into a legal literal mask (see L flag)

K illegal "MASK" function

- a) missing "("
- b) <cmask> or <bmask> out of range (not  $\geq 0, \leq 255$ )
- c) V,C,S not 0 or 1
- d) values not separated by comma (",")

L illegal literal

- a) literal does not specify 16 bit constant zero or one filled on right or left to 32 bits in expanded B-field
- b) literal out of range (not  $\geq 0, \leq 4095$  in LOAD IMMEDIATE)

M syntax error

- a) composite operator illegally written (eg ":" = written as ": =")

P procedural error

- a) literal out of range (lit not  $\geq -8, \leq 7$ )  
in branch, pointer mod
- b) illegal conditional in pointer mod

Q undetermined error

R relocatability error

S        PASS2 LC not = PASS1 LC - internal error has occurred

T        illegal T-statement

- a)    illegal syntax
- b)    illegal operator
- c)    ilegal operand

U        undefined symbol

X        illegal pointer mod after indirect access

- a)    other than CF to DF specified
- b)    illegal syntax (ie not "+" or "-")



## Appendix B Using EMMYXL

All necessary JCL to use EMMYXL has been included in the catalogued procedure EMMYXL. The input specified must be a Wylbur EDIT format data set containing all text and control cards. This data set must be catalogued. If the name contains qualifiers (or indicies, in SCIP terminology), that is, qualifying name(s) separated by period(s), it must be enclosed in single quotes in the EXEC statement. Additionally, no qualifier may be longer than 8 characters, nor begin with other than an alphabetic character (the same restrictions apply to simple names).

A GROUP and USER must be specified, reflecting the account under which the source data set is stored. The source data set must be catalogued

If the source text contains both upper and lower case characters, an uplow listing may be obtained by coding ",SYSOT=D" in the EXEC statement (note the misspelling of SYSOUT). Only the assembler listing will be printed uplow, so watch for two listings.

examples:

// EXEC EMMYXL,SOURCE=myfile,GROUP=gg,USER=uuu  
file accessed is 'WYL.gg.uu myfile'. Listing is upper case only.

// EXEC EMMYXL,SOURCE=myprog.versl,USER=uuu,GROUP=gg  
  
illegal - SOURCE ia a qualified name (contains special character,".") and is not enclosed in single quotes.

// EXEC EMMYXL,SOURCE=360emu,GROUP=gg,USER=uuu,SYSTOT=d  
  
illegal - SOURCE contains qualifier which begins with numeric.

// EXEC EMMYXL,SOURCE='text.versl',GROUP=gg,USER=uuu  
  
file accessed is 'WYL.gg.uu.text.versl', Listing is upper case only.

The EMMYXL procedure executes two job steps. The first UNPRESSES the EDIT format source and creates a card-image scratch data set, which is PASSED to the second step.

The second job step reads the scratch data set as input to the assembler. This data set is scratched at step termination.

**The original source, however, is kept.**



Appendix C: SAMPLE EMMYXL LISTINGS

```

//MXFKU071 JOB MXFSKU,'EMMYXL DEMO',TIME=(0,5)
// EXEC EMMYXL,SOURCE='MULTDIV',USER=MXF,GROUP=KU ①
XXEMMYXL PROC SOURCE=,GRCUF=,USER=,SYSUT=A
***** *****
***** EMMYXL 370 CROSS ASSEMBLER FOR STANFORD EMMY
***** SOURCE IS A WYLER EDIT FORMAT DATA SET WHICH
***** CONTAINS SOURCE TEXT AND EMMYXL CONTROL CARDS.
***** QUALIFIERS MUST BE <=8 CHARACTERS AND BEGIN WITH
***** ALPHABETIC CHARACTER.
***** DATA SET MUST ALSO BE CATALOGED.
***** SYSOT IS SYSOUT CLASS FOR ASSEMBLER LISTING
***** CONSULTANT: WALTER WALLACH
***** AFFILIATION: DIGITAL SYSTEMS LAB-ELECT.ENGR.
***** TELEPHONE: (49) 7-0377
***** ADDRESS: ERL 322
***** SUBMITTED: 03/11/76
***** EXPIRES:
***** XXUNPRES EXEC PGM=IOPROGM
***** XXSTPLIB DD DSN=SYS4.IOPFOCM.LIB,DISP=SHR
***** XXSYSPRINT DD SYSOUT=A
***** XXSYSPUNCH DD SYSOUT=B
***** XXINPUT DD DSN=WYL.&GROUP..&USER..&SOURCE,DISP=SHR
IEF653I SUBSTITUTION JCL - DSN=WYL.KU.MXF.MULTDIV,DISP=SHR
XXOUTPUT DD UNIT=SYSDA,SPACE=(3200,(30,10)),DISP=(NEW,PASS),
XX DCB=(LRECL=80,BLKSIZE=3200,RECFM=FB)
XXSYSIN DD DSN='WYL.D2.N27.COMMAND',DISP=SHR
IEF236I ALLOC. FOR MXFKU071 UNPRES
IEF237I 16E ALLOCATED TO STEPLIB
IEF237I D36 ALLOCATED TO SYSPRINT
IEF237I D23 ALLOCATED TO SYSPUNCH
IEF237I 17C ALLOCATED TO INPUT
IEF237I 51F ALLOCATED TO CUTPUT
IEF237I 17C ALLOCATED TO SYSIN
IEF142I - STEP WAS EXECUTED - CCNC CODE 0000

XXEMMY EXEC PGM=EMMYXL,PARM='PAGES=500,SIZE=128,TIME=30'
XXSTPLIB DD DSN=WYL.C2.N27.EMMYXL.JOBLIB,DISP=SHR
XXSYSPRINT DD SYSOUT=&SYSOT
IEF653I SUBSTITUTION JCL - SYSOT=A
XXFT10F001 DD UNIT=SYSDA,SPACE=(3404,(125,25)),DISP=(NEW,DELETE),
XX DCB=(RECFM=VBS,BLKSIZE=3404)
XXFT05F001 DD DDNAME=SYSIN
XXSYSIN DD DSN=*.UNPRES.OUTPUT,DISP=(OLD,DELETE)
// IEF236I ALLCC. FOR MXFKU071 EMMY
IEF237I 17F ALLOCATED TO STEPLIB
IEF237I D36 ALLOCATED TO SYSPRINT
IEF237I 51E ALLOCATED TO FT10F001
IEF237I 51F ALLOCATED TO FT05F001
IEC130I SYSIN DD STATEMENT MISSING
IEC130I SYSPUNCH DD STATEMENT MISSING
IEF142I - STEP WAS EXECUTED - CCNC CODE 0000

```

EMMY X L 3/28/76

## EMMYXL EXAMPLE 1 FIXED POINT MULTIPLY

PAGE 1 (3)

①	2	ECODE	6	2.000	
	3	ESIM		3.000	
	4	ETRACE		4.000	
	5			5.000	
	6	.REGIATER DEFINITIONS		6.000	
	7			7.000	
	8	MAR	EQU R0	8.000	
	9	XR	EQU R2	9.000	
	10	P	EQU R4 .DIVIDEND HIGH HALF	10.000	
	11	Q	EQU R5 .DIVIDEND LOW HALF	11.000	
	12	S	EQU R7 .DIVISOR	12.000	
	13			13.000	
	14	.P,Q ALSO FORM THE PRODUCT REGISTER (64 BITS)			14.000
	15	.S IS ALSO THE MULTIPLICAND REGISTER, Q THE MULTIPLIER			15.000
	16			16.000	
③	FF0000	17	ORG X'FF0000' .START AT LOCATION 0	17.000	
		18	MULT:	18.000	
		19		19.000	
		20	.FIXED POINT MULTIPLY 32 BIT OPERANDS	20.000	
		21		21.000	
		22	.OPERANDS ASSUMED IN REGISTERS Q (MULTIPLIER) AND S (MULTIPL'ND)	22.000	
	FF0000	23		23.000	
	OC13A020	24	P := 0 ; XR = 32 .CLEAR PRODUCT<63:32> SET ITERATION CTR	24.000	
		25		25.000	
27	FF0001	26	MUS(P,S) ; DEC XR (~<0 => MAR-1) .33 ITERATIONS	26.000	
		27		27.000	
		28		28.000	

- 1 Language Processor Identifier and Version Date
- 2 User Title
- 3 Flag (none in this assembly)
- 4 Location (bus address)
- 5 Object Code (or value, in the case of EQU, Mask)
- 6 Input Card Number
- 7 Source Text

EMMY X L 3/28/76

## EMMYXL EXAMPLE 2 FIXED POINT DIVIDE

PAGE 2

	30	.THE DIVIDE ALGORITHM WILL WORK WITH POSITIVE VALUES ONLY.	30.000
	31	.THEREFORE, WE MUST COMPLEMENT NEGATIVE VALUES AND KEEP TRACK OF	31.000
	32	.WHICH VALUES WERE COMPLEMENTED. THE REMAINDER MUST BE COMPLEMENTED	32.000
	33	.IF THE DIVIDEND WAS NEGATIVE, AND THE QUOTIENT COMPLEMENTED IF	33.000
	34	.EITHER THE DIVIDEND OR DIVISOR, BUT NOT BOTH, WERE NEGATIVE.	34.000
	35	.ICCD<1> WILL INDICATE REMAINDER TO BE COMPLEMENTED, AND	35.000
	36	.ICCD<0> INDICATE QUOTIENT TO BE COMPLEMENTED.	36.000
	37		37.000
	38		38.000
	39	CCMPLREM EQU MASK(2,0,0,1) .FLAG FOR REMAINDER	39.000
FF0002	00000011	00000009	40.000
FF0003	6D01F018	NEGT EQU MASK(1,0,0,1) .FLAG FOR QUOTIENT	41.000
FF0004	6D01C019		42.000
	42	: S = M(DIVISOR) .LOAD DIVISOR VALUE	43.000
	43	: P = M(DIVID1) .LOAD DIVIDEND HIGH HALF	44.000
	44	: Q = M(DIVID2) .LOAD DIVIDEND LOW HALF	45.000
	45		46.000
FF0005	0AFC6001	S := S : ( NOT ZERO => MAR+1 ) .IS DIVISOR ZERO?	47.000
FF0006	1B008000	MAR := MAR OR X'00008000' .YES - HALT	48.000
	47		49.000
FF0007	C283800A	( POSITIVE => ; MAR = *++3 ) .IS DIVISOR NEGATIVE?	50.000
FF0008	19020001	MAR := MAR XOR X'00010000' .YES - SET QUOTIENT FLAG	51.000
FF0009	00FE7000	S := ~S ; INC S .COMPLEMENT - IGNORE OFL	52.000
	51		53.000
FF000A	0A900845	P := P : (NOT NEGATIVE => MAR+5) .IS DIVIDEND NEG?	54.000
FF000B	19020003	MAR := MAR XOR X'00030000' .YES INVERT QUOTIENT FLAG	55.000
	53		56.000
FF000C	00B6E060	Q := ~Q .ONES COMPL	57.000
FF000D	00928060	P := ~P .INCREMENT 64 BIT DIVIDEND	58.000
FF000E	32140001	Q := Q+1	59.000
FF000F	3310C000	P := P +C+ 0	60.000
	56		61.000
	57		62.000
	58		63.000
	59		64.000
28	FF0010	XR := 32 .ITERATION CNTR	65.000
	62		66.000
	63		67.000
FF0011	6CF220BF	DIV(P,S) : DEC XR (~C0 => MAR-1) .33 ITERATIONS	68.000
FF0012	52100001	P >> 1 .TRUNCATE QUOTIENT TO 32 BITS	69.000
	64		70.000
	65		71.000
	66		72.000
	67		73.000
FF0013	C0478015	( COMPLREM => ; MAR=**+2) .MUST WE COMPLEMENT REM?	74.000
FF0014	C0924000	P := ~P ; INC P .YES - IGNORE OFL	75.000
	68		76.000
	69		77.000
FF0015	C0278017	( NEGt => ; MAR=**+2) .HOW ABOUT QUOTIENT?	78.000
FF0016	00B65000	Q := ~Q ; INC Q .YES - IGNORE OFL	79.000
	70		80.000
	71		
	72		
	73		
	74	.NOW Q CONTAINS QUOTIENT AND P CONTAINS REMAINDER	
	75		
FF0017	1B008000	MAR := MAR OR X'00008000' .HALT	
	76		
	77		
FF0018	C000000D	DIVISOR: DC 13	
FF0019	FFFFFFFFFF	DIVID1: DC --1	
FF001A	FFFFFFFFFF2A	DIVID2: DC --214	
	78		
	79		
	80		

EMMY X L 3/28/76

## HOST REGISTER INITIALIZATION

PAGE 3

	82	.NOW INITIALIZE HOST REGISTERS	82.000
	83		83.000
FF1000	84	ORG X'FF1000'	84.000
FF1000	00000000	85 DC X'00000000'	85.000
FF1001	00000003	86 BLK 3	86.000
FF1004	00000000	87 DC 0	87.000
FF1005	0000002D	88 DC 45	88.000
FF1006	000C0000	89 DC 0	89.000
FF1007	0000012A	90 DC 298	90.000
C00000	91	END	91.000

(1) ..R0 START AT LOCATION 0  
..UNUSED REGISTERS

.Q-REG - MULTIPLIER  
.R-REG NOT USED  
.S-REG MULTPLICAND

## 1 Reset Location Counter to Host Register File

EMMY X L 3/28/76

SYMBOL TABLE LISTING

PAGE 4

BUSY	MASK	0000000C
CARRY	MASK	00000104
CCMPLREM	MASK	00J00011
CIVID1	SYMB	0JFF0019
CIVID2	SYMB	0JFF001A
DIVISOR	SYMB	0JFF0018
HIGH	MASK	00000084
LOW	MASK	00000044
MAR	REG	00000000
MLLT	SYMB	0JFFC000
NEGATIVE	MASK	00000084
NSGT	MASK	00000009
ODD	MASK	00000014
OVERFLOW	MASK	00000602
P	REG	00000004
POSITIVE	MASK	0J00000A0
C	REG	00000005
R0	REG	00000000
R1	REG	00000001
R2	REG	00000002
R3	REG	00000003
R4	REG	00000004
R5	REG	00000005
R6	REG	00000006
R7	REG	00000007
S	REG	00000007
SAME	MASK	00000024
XR	REG	00000002
ZERO	MASK	00000600

EMMY Symbol Table

- 1 Tag or Name  
2 Identifier Type  
3 value (in case of EQU, MASK, etc) or location (in case of Tag)

03

①      ②      ③



## Appendix D Sample Object Code and Object File Format

EMMYXL will produce an object text file at the end of the source listing if the assembler directive "&CODE" was included in the source. This file consists of EMMY bus addresses and object text, unpacked into ASCII representation of hexadecimal values. Thus, the hexadecimal value X'9C' would appear as two ASCII characters "9" and "C" printed as part of a string of such characters. These must be packed and converted to their binary equivalents before loading into the EMMY memory system. A loader program is incorporated in the console debug program which accepts this object format, performs the necessary conversions, and loads the text into the EMMY system.

Object text records consist of a six character address, preceded by an address identifier character ("@"). This is followed by up to 64 characters of object text. Each object text record contains an address.

The object text is preceded by two control characters, which are used to control the tape unit of the Datapoint 2200. The ASCII "ENQ" is interpreted by the Uniterm (r) program as "enable cassette" (X'2D'), and enables data to be written to the front cassette unit. The second control character, "DC-2" or "TAPE-ON" (X'12') actually begins writing data to the cassette.

Following the object text appear two control characters which are the complement of the first two. A "DC-4" or "TAPE-OFF" stops writing data to the cassette and writes the last record (purges the Datapoint buffer), and an "EOT" (X'37') disables the cassette unit.

### Object File Format

"ENQ" (X'2D')  
"TAPE-ON" (X'12')  
any number of object text records  
"TAPE-OFF" (X'3C')  
"EOT" (X'37')

This follows the title "\*\*\*\*\* EMMY OBJECT CODE \*\*\*\*\*" in the source listing.

\*\*\*\*\* EMMY OBJECT CODE \*\*\*\*\*

## <Control Characters (unprintable)>

## <Control Characters (unprintable)>

\*\*\* END OF ASSEMBLY \*\*\*

000.67 SECONDS ASSEMBLY TIME

## **NO STATEMENTS FLAGGED**

INSIKULIUN IRACE

୩

IR= 6CF220BF R0 82030012 R1 00000003 R2 00000312 R3 00000JJ00 R4 00000000 R5 00358000 R6 00000003 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000J11 R3 00000J000 R4 00000000 R5 00680000 R6 00000003 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000J10 R3 00000000 R4 00000000 R5 00D60000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 CC000003 R2 00000J0F R3 00000J000 R4 00000000 R5 01AC0000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 C0000003 R2 00000J0E R3 00000J000 R4 00000000 R5 03580000 R6 00000000 R7 0000000D  
 IR= 6CF220BF P0 82030012 R1 00000003 R2 00000J0D R3 00000J000 R4 00000000 R5 06800000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000J0C R3 00000000 R4 00000000 R5 0D600000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 0000000B R3 00000000 R4 00000000 R5 1AC00000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 0000000A R3 00000000 R4 00000000 R5 35800000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000009 R3 00000000 R4 00000000 R5 68000000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000008 R3 00000000 R4 00000000 R5 06000000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000007 R3 00000000 R4 00000001 R5 AC000000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000006 R3 00000000 R4 00000003 R5 58000000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000005 R3 00000000 R4 00000006 R5 B0000000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000004 R3 00000000 R4 0000000D R5 60000000 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000003 R3 00000000 R4 00000000 R5 C0000001 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000002 R3 00000000 R4 00000001 R5 80000002 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000001 R3 00000000 R4 00000003 R5 00000004 R6 00000000 R7 0000000D  
 IR= 6CF220BF R0 82030012 R1 00000003 R2 00000000 R3 00000000 R4 00000006 R5 00000008 R6 00000000 R7 0000000D  
 IR= 52100001 R0 82030013 R1 00000003 R2 FFFFFFFF R3 00000J00 R4 0000000C R5 00030010 R6 00000000 R7 0000000D  
 IR= C0478015 R0 82030014 R1 00000003 R2 FFFFFFFF R3 00000000 R4 00000006 R5 00000010 R6 00000000 R7 0000000D  
 IR= 00924000 R0 82030015 R1 00000003 R2 FFFFFFFF R3 00000000 R4 00000006 R5 00000010 R6 00000000 R7 0000000D  
 IR= C0278017 P0 58030016 R1 00000003 R2 FFFFFFFF R3 00000000 R4 FFFFFFFA R5 00000010 R6 00000000 R7 0000000D  
 IR= 00B65000 R0 58030017 R1 00000003 R2 FFFFFFFF R3 00000000 R4 FFFFFFFA R5 00000010 R6 00000000 R7 0000000D  
 IR= 18008000 R0 5A030018 R1 00000003 R2 FFFFFFFF R3 00000000 R4 FFFFFFFA R5 FFFFFFF0 R6 00000000 R7 0000000D

(5)

(6)

NORMAL END OF SIMULATION

34

000.10 SECONDS SIMULATION TIME

- 1     33 Multiply Steps
- 2     Result = X'3462' = 13,410 = 45\*298
- 3,4   Load values for Division  
Complement Dividend and set flag in R0
- 5     33 Divide Steps
- 6     Complement Quotient and Remainder    answer = -16 remainder -6

\*\*\* EMVY MEMORY DUMP \*\*\*

R0= 8003801E R1= 00000003 R2= FFFFFFFF R3= 00000000 R4= FFFFFFFA R5= FFFFFFF0 R6= 00000000 R7= 0000000D

000000	0C13A020	6FF220BF	6DC1F018	6001C019	6001D01A	0AFC6001	18008000	C283800A	*	OR ?M	F	M	a	M	P	!	B	*
000008	1902C001	00FE7000	0A900845	19020003	00B68060	00928060	32140001	33100000	*	~P	E	6			2	3	*	
000010	1AC60020	6CF220BF	52100001	C0478015	00924000	C0278017	00B65000	18008000	*	LR ?R	2G	2	2	1	6P	*		
000018	0000000D	FFFFFFF	FFFFFFFFFF	FFF2A	F8FBFBFB	F8FBFBFB	F8FBFBFB	F8FBFBFB	*	*							*	

\*\*\* END OF DUMP \*\*\*

000.78 SECONDS IN EXECUTION

## Appendix F: CONTROL CARD SUMMARY

- <text> - period followed by text - comments  
ignored by EMMYXL
- + [<text>] - plus sign in column 1 - page eject  
text (if any) replaces user title at head of page
- ORG {<tag>  
<abs>} - set location counter - <abs> must be EMMY bus address
- &NOLIST - suppress entire source listing
- &NOPRINT - turn off printing of that portion of source  
following the &NOPRINT card
- &PRINT - resume printing of all source text
- &CODE - produce EMMY object code
- &SIM - simulate assembled EMMY program if no errors  
occurred during assembly
- &TRACE - produce instruction trace during simulation

Note: all "&" control cards and title card must begin in  
column 1.