



Assembly Language Reference Manual for the Sun-2TM and Sun-3TM

Sun Microsystems, Inc. • 2550 Garcia Avenue • Mountain View, CA 94043 • 415-960-1300

Part No: 800-1773-10
Revision A of May 9, 1988

Sun Workstation® and Sun Microsystems® are registered trademarks of Sun Microsystems, Inc.

SunView™, SunOS™, Sun386i™, and the combination of Sun with a numeric suffix are trademarks of Sun Microsystems, Inc.

UNIX is a registered trademark of AT&T Bell Laboratories.

All other products or services mentioned in this document are identified by the trademarks or service marks of their respective companies or organizations.

Copyright © 1987, 1988 by Sun Microsystems, Inc.

This publication is protected by Federal Copyright Law, with all rights reserved. No part of this publication may be reproduced, stored in a retrieval system, translated, transcribed, or transmitted, in any form, or by any means manual, electric, electronic, electro-magnetic, mechanical, chemical, optical, or otherwise, without prior explicit written permission from Sun Microsystems.

Contents

Chapter 1 Introduction	3
1.1. Using the Assembler	3
1.2. Notation	4
Chapter 2 Elements of Assembly Language	9
2.1. Character Set	9
2.2. Identifiers	9
2.3. Numeric Labels	10
2.4. Local Labels	10
2.5. Scope of Labels	10
2.6. Constants	11
2.7. Numeric Constants	11
2.8. String Constants	12
2.9. Assembly Location Counter	12
Chapter 3 Expressions	17
3.1. Operators	17
3.2. Terms	18
3.3. Expressions	18
3.4. Absolute, Relocatable, and External Expressions	18
Chapter 4 Assembly Language Program Layout	23
4.1. Label Field	23
4.2. Operation Code Field	24

4.3. Operand Field	25
4.4. Comment Field	26
4.5. Direct Assignment Statements	26
Chapter 5 Assembler Directives	31
5.1. <code>.ascii</code> — Generate Character Data	32
5.2. <code>.asciz</code> — Generate Zero-Terminated Sequence of Character Data	33
5.3. Directives to Generate Data	33
5.4. Directives to Switch Location Counter	34
5.5. <code>.skip</code> — Advance the Location Counter	35
5.6. <code>.lcomm</code> — Reserve Space in <code>bss</code> Area	35
5.7. <code>.globl</code> — Designate an External Identifier	36
5.8. <code>.comm</code> — Define Name and Size of a Common Area	36
5.9. <code>.align</code> — Force Location Counter to Particular Byte Boundary	37
5.10. <code>.even</code> — Force Location Counter to Even Byte Boundary	37
5.11. <code>.stabx</code> — Build Special Symbol Table Entry	37
5.12. <code>.proc</code> — Separate Procedures for Span-Dependent Instruction Resolution	38
5.13. <code>.cpid</code> — Name Default Coprocessor ID	38
Chapter 6 Instructions and Addressing Modes	41
6.1. Instruction Mnemonics	41
6.2. Extended Branch Instruction Mnemonics	41
6.3. Addressing Modes	42
6.4. Addressing Categories	46
Appendix A <code>as</code> Error Codes	51
A.1. Usage Errors	51
A.2. Assembler Error Messages	51
Appendix B List of <code>as</code> Opcodes	59


Appendix C FPA Assembler Syntax	83
C.1. Instruction Syntax	83
C.2. Register Syntax	84
C.3. Operand Types	84
C.4. Two-Operand Instructions	84
C.5. Three-Operand Instructions	85
C.6. Four-Operand Instructions	86
C.7. Other Instructions	90
C.8. Restrictions and Errors	91
C.9. Instruction Set Summary	91
Index	95



Tables


Table 3-1 Unary Operators in Expressions	17
Table 3-2 Binary Operators in Expressions	17
Table 5-1 Assembler Directives	31
Table 6-1 Addressing Modes	44
Table 6-2 Addressing Categories	46
Table B-1 List of MC680x0 Instruction Codes	60
Table B-2 MC68881 Instructions supported by as	68
Table C-1 Other Instructions	92
Table C-2 Floating-Point Instructions	93






Introduction

Introduction	3
1.1. Using the Assembler	3
1.2. Notation	4





Introduction

1.1. Using the Assembler

By convention, the assembly language source code of the program should be in one or more files with a `.s` suffix. Suppose that your program is in two files called `parts.s` and `rest.s`. To run the assembler, type the command:

```
tutorial% as parts.s rest.s
```

`as` runs silently (if there are no errors), and generates a file called `a.out`.

`as` also accepts several command-line options. These are:

- `-o file` Place the output of the assembler in `file` instead of `a.out`.
- `-m68010` This is the default on Sun-2 systems. Accept only the MC68010 instruction set and addressing modes. This also puts the MC68010 machine type tag into the `a.out` file.
- `-m68020` This is the default on Sun-3 systems. Accept the full MC68020, MC68881, and Sun FPA instruction sets and addressing modes. Includes the MC68010 instruction set and addressing modes as a subset, and also puts the MC68020 machine type tag into the `a.out` file.
- `-k` Generate position-independent code as required by

```
cc -pic/-PIC
```

WARNING *Don't apply this flag to hand-coded assembler programs unless they are written to be position-independent.*

- `-O` Perform span-dependent instruction resolution over each entire file, rather than just over each procedure (see the description of the `.proc` pseudo-operation in Chapter 5).
- `-R` Make initialized data segments read-only (actually the assembler places them at the end of the `.text` area).
- `-L` Keep local (compiler-generated) symbols that start with the letter `L`. This is a debugging feature. If the `-L` option is omitted, the assembler discards those symbols and does not include them in the symbol table.

- j Make all jumps to external symbols (`jsr` and `jmp`) PC-relative rather than long-absolute. This is intended for use when the programmer knows that the program is short, since it only permits jumps (forward or back) up to 32K bytes long. If there are any externals which are too far away, the loader will complain when the program is linked.
- J Suppress span-dependent instruction calculations and force all branches and calls to take the most general form. This is used when assembly time must be minimized, but program size and run time are not important.
- h Suppress span-dependent instruction calculations and force all branches to be of medium length, but all calls to take the most general form. This is used when assembly time must be minimized, but program size and running time are not important. This option results in a smaller and faster program than that produced by the `-J` option, but some very large programs may not be able to use it because of the limits of the medium-length branches.
- d2 This is intended for small stand-alone programs. The assembler makes all program references PC-relative and all data references short-absolute. Note that the `-j` option does half this job.

You should also consult the *SunOS Reference Manual* entry on `a.s.`

1.2. Notation

The notation used in this manual is a somewhat modified Backus-Naur Form (BNF). A string of characters on its own stands for itself, for example:

WIDGET

is an occurrence of the literal string 'WIDGET', and:

1983

is an occurrence of the literal constant 1983. An element enclosed in `<` and `>` signs is a non-terminal symbol, and must eventually be defined in terms of some other entities. For example,

`<identifier>`

stands for the syntactic construct called 'identifier', which is eventually defined in terms of basic objects. A syntactic object followed by an ellipsis:

`<thing> . . .`

denotes one or more occurrences of `<thing>`.

Syntactic objects occurring one after the other, as in:

`<first thing > <second thing >`

simply means an occurrence of *first thing* followed by *second thing*. Syntactic elements separated by a vertical bar sign (`|`), as in:

`<letter> | <digit>`


mean an occurrence of `<letter>` or `<digit>` but not both. Brackets and braces define the order of interpretation. Brackets also indicate that the syntax described by the subexpression they enclose is optional. That is:

`[<thing>]`

denotes zero or one occurrences of `<thing>`, while `{` and `}` are used for grouping so that


`{ <thing one> | <thing two> } <thing three>`


denotes a `<thing one>` or a `<thing two>`, followed by a `<thing three>`.



Elements of Assembly Language

Elements of Assembly Language	9
2.1. Character Set	9
2.2. Identifiers	9
2.3. Numeric Labels	10
2.4. Local Labels	10
2.5. Scope of Labels	10
2.6. Constants	11
2.7. Numeric Constants	11
2.8. String Constants	12
2.9. Assembly Location Counter	12





Elements of Assembly Language

This chapter covers the lexical elements which comprise an assembly language program. (Chapter 3 discusses the rules for expression and operand formation.) Topics covered in this chapter are:

- The *character set* that the assembler recognizes,
- Rules for *identifiers* and *labels*,
- Syntax for *numeric constants*,
- Syntax for *string constants*,
- The *assembly location counter*.

An assembly language program is ultimately constructed from characters. Characters are combined to make up *lexical elements* or *tokens* of the language. Combinations of tokens form assembly language *statements*, and sequences of statements form an assembly language program. This section describes the basic lexical elements of *as*.

2.1. Character Set

as recognizes the following character set:

- The *letters* A through Z and a through z.
- The *digits* 0 through 9.
- The ASCII *graphic characters* — the printing characters other than letters and digits.
- The ASCII *non-graphics*: space, tab, carriage return, and newline (also known as linefeed).

2.2. Identifiers

Identifiers are used to tag assembler statements (where they are called *labels*), as location tags for data, and as the symbolic names of constants.

An identifier in an *as* program is a sequence of from 1 to 255 characters from the set:

- Upper case letters A through Z.
- Lower case letters a through z.
- Digits 0 through 9.

- The characters underline (`_`), period (`.`), and dollar sign (`$`).

The first character of an identifier must not be numeric. Other than that restriction, there are a few other points to note:

- All characters of an identifier are significant and are checked in comparisons with other identifiers.
- Upper case letters and lower case letters are distinct, so that `kit_of_parts` and `KIT_OF_PARTS` are two different identifiers.
- Although the period (`.`) and dollar sign (`$`) characters can be used to construct identifiers, they are reserved for special purposes (pseudo-ops for instance) and should not appear in user-defined identifiers.

Here are some examples of legal identifiers:

```
Grab_Hold
Widget
Pot_of_Message
MAXNAME
```

2.3. Numeric Labels

A numeric label consists of a digit (0 to 9) followed by a colon. As in the case of alphanumeric labels, a numeric label assigns the current value of the location counter to the symbol. However, several numeric labels with the same digit may be used within the same assembly. References of the form `nb` refer to the first numeric label named `n` backwards from the reference; `nf` symbols refer to the first numeric label named `n` forwards from the reference.

2.4. Local Labels

Local labels are a special form of identifier which are strictly local to a control section (see Section 5.4). Local labels provide a convenient means of generating labels for branch instructions and such. Use of local labels reduces the possibility of multiply defined labels in a program, and separates entry point labels from local references, such as the top of a loop. Local labels cannot be referenced from outside the current assembly unit. Local labels are of the form `n$` where `n` is any integer. Valid local labels include:

```
1$
27$
394$
```

2.5. Scope of Labels

The *scope* of a label is the 'distance' over which it is visible to other parts of the program which may reference it. An ordinary label which tags a location in the program or data is visible only within the current assembly. An identifier which is designated as an external identifier via a `.globl` directive is visible to other assembly units at link time.

Local labels have a scope, or span of reference, which extends between one ordinary label and the next. Every time an ordinary label is encountered, all previous

local labels associated with the current location counter are discarded, and a new local label scope is created. The following example illustrates the scopes of the different kinds of labels:

```

first:  addl    d0,d1      | creates a new local label scope
100$:  addqw   #7,d3      | first appearance of 100$
      bccs    100$       | branches to the label above
second: andl   #0x7ff,d4  | above 100$ has gone away
100$:  cmpw   d1,d3       | this is a different 100$
      beqs    100$       | branches to the previous instruction
third:  movw   d0,d7      | now 100$ has gone away again
      beqs    100$       | generates an error message if no 100$ below

```

The labels `first`, `second`, and `third` all have a scope which is the entire source file containing them. The first appearance of the local label `100$` has a scope which extends between `first` and `second`.

The second appearance of the local label `100$` has a scope which extends between `second` and `third`. After the appearance of the label `third`, the branch to `100$` will generate an error message because that label is no longer defined in this scope.

2.6. Constants

There are two forms of constants available to `as` users, namely *numeric* constants and *string* constants. All constants are considered absolute quantities when they appear in an expression (see Section 3.4 for a discussion on absolute and relocatable expressions).

2.7. Numeric Constants

`as` assumes that any token which starts with a digit is a numeric constant. `as` accepts numeric quantities in decimal (base 10), hexadecimal (base 16), or octal (base 8) radices. Numeric constants can represent quantities up to 32 bits in length.

Decimal numbers consist of between one and ten decimal digits (in the range 0 through 9). The range of decimal numbers is between $-2,147,483,648$ and $2,147,483,647$. Note that you can't have commas in decimal numbers even though they are shown here for readability. Note also that decimal numbers can't be written with leading zeros, because a numeric constant starting with a zero is taken as either an octal constant or a hexadecimal constant, as described below.

Hexadecimal constants start with the notation `0x` or `0X` (zero-ex) and can then have between one and eight hexadecimal digits. The hexadecimal digits consist of the decimal digits 0 through 9 and the hexadecimal digits `a` through `f` or `A` through `F`.

Octal constants start with the digit `0`. There can then be from one to 11 octal digits (0 through 7) in the number. But note that 11 octal digits is 33 bits, so the largest octal number is `037777777777`.

Floating-point constants must start with #0r or #0R, which may be followed by an optional sign and either a number, an infinity or a nan ("not a number"). The syntax is

```
{#0r | #0R} [+ | -] {<number> | inf | nan}
```

where the syntax of a <number> is

```
{<digits> [. [<digits>]] | . <digits>} [E [+ | -] <digits>]
```

and <digits> is a string of decimal digits.

2.8. String Constants

A string is a sequence of ASCII characters, enclosed in quote signs " .

Within string constants, the quote sign is represented by a backslash character followed by a quote sign. The backslash character itself is represented by two backslash characters. Any other character can be represented by a backslash character followed by one, two, or three octal digits, or by a backslash followed by 0x or 0X and a one- or two-digit hexadecimal constant. The table below shows the octal representation of some of the more common non-printing characters.

<i>Character</i>	<i>Octal</i>	<i>Hex</i>
Backspace	\010	0x8
Horizontal Tab	\011	0x9
Newline (Linefeed)	\012	0xA
Formfeed	\014	0xC
Carriage Return	\015	0xD

2.9. Assembly Location Counter

The assembly location counter is the period character (.). It is colloquially known as dot. When used in the operand field of any statement, dot represents the address of the first byte of the statement. Even in assembler directives, dot represents the address of the start of that assembler directive. For example, if dot appears as the third argument in a .long directive, the value placed at that location is the address of the first location of the directive — dot is not updated until the next machine instruction or assembler directive. For example:

```
Ralph: movl .,a0 | load value of Ralph into a0
```

You can reserve storage by advancing dot.
For example, the statement

```
Table:  .=.+0x100
```


reserves 256 bytes (100 hexadecimal) of storage, with the address of the first byte as the value of Table. This is exactly equivalent to using `.skip` (the preferred syntax) as follows:

```
Table:  .skip  0x100
```

The value of dot is always relative to the start of the current control section. For example,


```
. = 0x1000
```


doesn't set dot to absolute location 0x1000, but to location 0x1000 relative to the start of the current control section. This practice is not recommended.



Expressions

Expressions	17
3.1. Operators	17
3.2. Terms	18
3.3. Expressions	18
3.4. Absolute, Relocatable, and External Expressions	18





Expressions

Expressions are combinations of operands (numeric constants and identifiers) and operators, forming new values. The sections below define the operators which `as` provides, then gives the rules for combining terms into expressions.

3.1. Operators

Identifiers and numeric constants can be combined, via arithmetic operators, to form *expressions*. `as` provides *unary* operators and *binary* operators, as described below.

Table 3-1 *Unary Operators in Expressions*

<i>Operator</i>	<i>Function</i>	<i>Description</i>
-	unary minus	Two's complement of its argument.
~	logical negation	One's complement (logical negation) of its argument.

Table 3-2 *Binary Operators in Expressions*

<i>Operator</i>	<i>Function</i>	<i>Description</i>
+	addition	Arithmetic addition of its arguments.
-	subtraction	Arithmetic subtraction of its arguments.
*	multiplication	Arithmetic multiplication of its arguments.
/	division	Arithmetic division of its arguments. Note that division in <code>as</code> is <i>integer</i> division, which truncates towards zero.

Each operator works on 32-bit numbers. If the value of a particular term occupies only 8 bits or 16 bits, it is sign extended to a full 32-bit value.

3.2. Terms

A term is a component of an expression. A term may be any of the following:

- A numeric constant, whose 32-bit value is used. The assembly location counter, known as dot, is considered a number in this context.
- An identifier.
- An expression or term enclosed in parentheses ().
Any quantity enclosed in parentheses is evaluated before the rest of the expression. This can be used to alter the normal left-to-right evaluation of expressions — for example, differentiating between $a*b+c$ and $a*(b+c)$ or to apply a unary operator to an entire expression — for example, $-(a*b+c)$.
- A term preceded by a unary operator. For example, both `double_plus_ungood` and `~double_plus_ungood` are terms.

Multiple unary operators can be used in a term. For example, `--positive` has the same value as `positive`.

3.3. Expressions

Expressions are combinations of terms joined together by binary operators. An expression is always evaluated to a 32-bit value.

If the operand requires only a single-byte value (a `.byte` directive or an `addq` instruction, for example) the low-order eight bits of the expression are used.

If the operand requires only a 16-bit value (a `.word` directive or a `movem` instruction, for example) the low-order 16 bits of the expression are used.

Expressions are evaluated left to right with no operator precedence. Thus

`1 + 2 * 3`

evaluates to 9, not 7. Unary operators have precedence over binary operators since they are considered part of a term, and both terms of a binary operator must be evaluated before the binary operator can be applied.

A missing expression or term is interpreted as having a value of zero. In this case, an *Invalid expression* error is generated.

An *Invalid Operator* error means that a valid end-of-line character or binary operator was not detected after the assembler processed a term. In particular, this error is generated if an expression contains an identifier with an illegal character, or if an incorrect comment character was used.

3.4. Absolute, Relocatable, and External Expressions

When an expression is evaluated, its value is either absolute, relocatable, or external:

An expression is absolute if its value is fixed.

- An expression whose terms are constants is absolute.
- An identifier whose value is a constant via a direct assignment statement is absolute.

- A relocatable expression minus a relocatable term is absolute, if both items belong to the same program section.

An expression is relocatable if its value is fixed relative to a base address, but will have an offset value when it is linked or loaded into memory. All labels of a program defined in relocatable sections are relocatable terms.


Expressions which contain relocatable terms must only *add or subtract constants to their value*. For example, assuming the identifiers `widget` and `blivet` were defined in a relocatable section of the program, then the following demonstrates the use of relocatable expressions:

<i>Expression</i>	<i>Description</i>
<code>widget</code>	is a simple relocatable term. Its value is an offset from the base address of the current control section.
<code>widget+5</code>	is a simple relocatable expression. Since the value of <code>widget</code> is an offset from the base address of the current control section, adding a constant to it does not change its relocatable status.
<code>widget*2</code>	Not relocatable. Multiplying a relocatable term by a constant invalidates the relocatable status.
<code>2-widget</code>	Not relocatable, since the expression cannot be linked by adding <code>widget</code> 's offset to it.
<code>widget-blivet</code>	Absolute, since the offsets added to <code>widget</code> and <code>blivet</code> cancel each other out.

An expression is external (or global) if it contains an external identifier not defined in the current program. With one exception, the same restrictions on expressions containing relocatable identifiers apply to expressions containing external identifiers. The exception is that the expression


`widget-blivet`


is incorrect when both `widget` and `blivet` are external identifiers — you cannot subtract two external relocatable expressions. In addition, you cannot multiply or divide *any* relocatable expression.



Assembly Language Program Layout

Assembly Language Program Layout	23
4.1. Label Field	23
4.2. Operation Code Field	24
4.3. Operand Field	25
4.4. Comment Field	26
4.5. Direct Assignment Statements	26





Assembly Language Program Layout

An `as` program consists of a series of statements. Several statements can be written on one line, but statements cannot cross line boundaries. The format of a statement is:

```
[<label field>] [<opcode> [<operand field>]]
```

It is possible to have a statement which consists of only a label field.

The fields of a statement can be separated by spaces or tabs. There must be at least one space or tab separating the opcode field from the operand field, but spaces are unnecessary elsewhere. Spaces may appear in the operand field. Spaces and tabs are significant when they appear in a character string (for instance, as the operand of an `.ascii` pseudo-op) or in a character constant. In these cases, a space or tab stands for itself.

A line is a sequence of zero or more statements, optionally followed by a comment, ending with a `<newline>` character. A line can be up to 4096 characters long. Multiple statements on a line are separated by semicolons. Blank lines are allowed. The form of a line is:

```
[<statement> [ ; <statement> ... ] ] [ ! <comment> ]
```

4.1. Label Field

Labels are identifiers which the programmer may use to tag the locations of program and data objects. The format of a `<label field>` is:

```
<identifier> : [ <identifier> : ] . . .
```

If present, a label *always* occurs first in a statement and *must* be terminated by a colon:

```
sticky:          | label defined here.
```

More than one label may appear in the same source statement, each one being terminated by a colon:

```
presson: grab: hold: | multiple labels defined here.
```

The collection of label definitions in a statement is called the *label field*.

When a label is encountered in the program, the assembler assigns that label the value of the current location counter. The value of a label is relocatable. The symbol's absolute value is assigned when the program is linked with the system linker *ld(1)*.

4.2. Operation Code Field

The operation code field of an assembly language statement identifies the statement as either a machine instruction or an assembler directive.

One or more spaces (or tabs) must separate the operation code field from the following operand field in a statement. Spaces or tabs are unnecessary between the label and operation code fields, but they are recommended to improve readability of the program.

A machine instruction is indicated by an instruction mnemonic. The assembly language statement is intended to produce a single executable machine instruction. The operation of each instruction is described in the manufacturer's user manual. Conventions used in *as* for instruction mnemonics are described in Chapter 6 and a complete list of the instructions is presented in Appendix B.

An assembler directive, or pseudo-op, performs some function during the assembly process. It does not produce any executable code, but it may assign space for data in a program.

Note that *as* expects that all instruction mnemonics in the op-code field should be in *lower case only*. Using upper case letters in instruction mnemonics gives rise to an error message.

The names of register operands must also be in lower case only. This behavior differs from the case of identifiers, where both upper and lower case letters may be used and are considered distinct.

Many MC68010 and MC68020 machine instructions can operate upon byte (8-bit), word (16-bit), or long word (32-bit) data. The size which the programmer requires is indicated as part of the instruction mnemonic. For instance, a *movb* instruction moves a byte of data, a *movw* instruction moves a 16-bit word of data, and a *movl* instruction moves a 32-bit long word of data. In general, the default size for data manipulation instructions is word.

Many MC68881 machine instructions can operate on byte, word or long word integer data, on single-precision (32-bit), double-precision (64-bit) or extended-precision (96-bit) floating-point data or on packed-decimal (96-bit) data. The size required is specified as part of the instruction mnemonic by a trailing "b", "w", "l", "s", "d", "x" or *p*, respectively.

An alternate coprocessor id can be specified for MC68881 instructions by appending *@id* to the opcode, such as *fadd@2*. If you don't do this, the

coprocessor id specified by the most recent `.cpid` pseudo-operation is used. (See Chapter 5.)

Similarly, branch instructions can use a long or short offset specifier to indicate the destination. So the `beq` instruction uses a 16-bit offset, whereas the `beqs` uses a short (8-bit) offset.

Note that this implementation of `as` provides an extended set of branch instructions which start with the letter `j` instead of the letter `b`. If the programmer uses the `j` forms, the assembler computes the offset size for the instruction. See Section 1.1 for the assembler options which control this.

4.3. Operand Field

The *operand field* of an assembly language statement supplies the arguments to the machine instruction or assembler directive.

`as` makes a distinction between the *<operand field>* and individual *<operands>* in a machine instruction or assembler directive. Some machine instructions and assembler directives require two or more arguments, and each of these is referred to as an “operand”.

In general, an operand field consists of zero or more operands, and in all cases, operands are separated by commas. In other words, the format of an *<operand field>* is:

[*<operand>* [, *<operand>*] . . .]

The general format of the operand field for machine instructions is the same for all instructions, and is described in Chapter 6. The format of the operand field for assembler directives depends on the directive itself, and is included in the directive’s description in Chapter 5 of this manual.

Depending upon the machine instruction or assembler directive, the *operand field* consists of one or more *operands*. The kinds of objects which can form an operand are:

- Register operands
- Register pairs
- Address Operands
- String constants
- Floating-point constants
- Register lists
- Expressions

Register operands in a machine instruction refer to the machine registers of the processor or coprocessor.

Note that register names *must* be in lower case; `as` does not recognize register names in upper case or a combination of upper case and lower case.

Expressions are described in Chapter 3, address operands in Section 6.3, and constants in Chapter 2.

4.4. Comment Field

as provides the means for the programmer to place comments in the source code. There are two ways of representing comments.

A line whose first *non-whitespace* character is the hash character (#) is considered a comment. This feature is handy for passing C preprocessor output through the assembler. For example, these lines are comments:

```
# This is a comment line.
# And this one is also a comment line.
```

The other way to introduce a comment is when a comment field appears on a line with a statement. The comment field is indicated by the presence of the vertical bar character (|) after the source statement.

The comment field consists of all characters on a source line following and including the comment character. The assembler ignores the comment field. Any character may appear in the comment field, with the obvious exception of the *<newline>* character, which starts a new line.

An assembly language source line can consist of just a comment field. For example, the two statements below are quite acceptable to the assembler:

```
| This is a comment field.
| So is this.
```

4.5. Direct Assignment Statements

A direct assignment statement assigns the value of an arbitrary expression to a specified identifier. The format of a direct assignment statement is:

```
<identifier> = <expression>
```

Examples of direct assignments are:

```
vect_size = 4
vectora = 0xFFFFE
vectorb = vectora - vect_size
CRLF = 0x0D0A

dtemp = d0 | use register d0 as temporary
```

Any identifier defined by direct assignment may be redefined later in the program, in which case its value is the result of the last such statement. This is analogous to the SET operation found in other assemblers.

A local identifier may be defined by direct assignment, though this doesn't make much sense.

Register identifiers may not be redefined.


An identifier which has already been used as a label may not be redefined, since this would be tantamount to redefining the address of a place in the program. In addition, an identifier which has been defined in a direct assignment statement cannot later be used as a label. Both situations give rise to assembler error messages.

If the *<expression>* in a direct assignment is absolute, the identifier is also absolute, and may be treated as a constant in subsequent expressions. If the *<expression>* is relocatable, however, the *<identifier>* is also relocatable, and it is considered to be declared in the same program section as the expression.

If the *<expression>* contains an external identifier, the identifier defined by direct assignment is also considered external. For example:


```
.globl X | X is declared as external identifier  
holder = X | holder becomes an external identifier
```


assigns the value of X (zero if it is undefined) to holder and makes holder an external identifier. External identifiers may be defined by direct assignment.



Assembler Directives

Assembler Directives	31
5.1. <code>.ascii</code> — Generate Character Data	32
5.2. <code>.asciz</code> — Generate Zero-Terminated Sequence of Character Data	33
5.3. Directives to Generate Data	33
5.4. Directives to Switch Location Counter	34
5.5. <code>.skip</code> — Advance the Location Counter	35
5.6. <code>.lcomm</code> — Reserve Space in <code>bss</code> Area	35
5.7. <code>.globl</code> — Designate an External Identifier	36
5.8. <code>.comm</code> — Define Name and Size of a Common Area	36
5.9. <code>.align</code> — Force Location Counter to Particular Byte Boundary	37
5.10. <code>.even</code> — Force Location Counter to Even Byte Boundary	37
5.11. <code>.stabx</code> — Build Special Symbol Table Entry	37
5.12. <code>.proc</code> — Separate Procedures for Span-Dependent Instruction Resolution	38
5.13. <code>.cpid</code> — Name Default Coprocessor ID	38





Assembler Directives

Assembler directives are also known as *pseudo operations* or *pseudo-ops*. Pseudo-ops are used to direct the actions of the assembler, and to achieve effects such as generating data. The pseudo-ops available in `as` are listed in Table 5-1 below.

Table 5-1 *Assembler Directives*

<i>Pseudo-Operation</i>	<i>Description</i>
<code>.ascii</code>	Generates a sequence of ASCII characters.
<code>.asciz</code>	Generates a sequence of ASCII characters, terminated by a zero byte.
<code>.byte</code>	Generates a sequence of bytes in data storage.
<code>.bytez</code>	Generates a sequence of bytes in data storage initialized to zero.
<code>.word</code>	Generates a sequence of words in data storage.
<code>.long</code>	Generates a sequence of long words in data storage.
<code>.single</code>	Generates a sequence of single-precision floating-point constants in data storage.
<code>.double</code>	Generates a sequence of double-precision floating-point constants in data storage.
<code>.text</code>	Specifies that generated code be placed in the <i>text</i> control section until further notice.
<code>.data</code>	Specifies that generated code be placed in the <i>data</i> control section until further notice.
<code>.data1</code>	Specifies that generated code be placed in the <i>data1</i> control section until further notice.
<code>.data2</code>	Specifies that generated code be placed in the <i>data2</i> control section until further notice.
<code>.bss</code>	Specifies that space will be reserved in the <i>bss</i> control section until further notice.
<code>.globl</code>	Declares an identifier as global (external).
<code>.comm</code>	Declares the name and size of a <i>common</i> area.

Table 5-1 *Assembler Directives—Continued*

<i>Pseudo-Operation</i>	<i>Description</i>
<code>.lcomm</code>	Reserves a specified amount of space in the <i>bss</i> control section.
<code>.skip</code>	Advances the location counter by a specified amount.
<code>.align</code> <code>.even</code>	Forces location counter to next one-, two- or four-byte boundary. Forces location counter to next word (even-byte) boundary.
<code>.stabx</code>	Builds special symbol table entries. These directives are included for the benefit of compilers which generate information for the symbolic debuggers <i>dbx</i> and <i>dbxtool</i> .
<code>.proc</code>	Separates procedures for faster span-dependent instruction resolution.
<code>.cpid</code>	Assigns a coprocessor number.

These assembler directives are discussed in detail in the following sections.

5.1. `.ascii` — Generate Character Data

The `.ascii` directive translates character strings into their ASCII equivalents for use in the source program. The format of the `.ascii` directive is:

```
[ <label>: ] .ascii    "<character string>"
```

<character string> contains any character or escape sequence which can appear in a character string. Obviously, a newline must not appear within the character string. A newline can be represented by the escape sequence `\012`. The following examples illustrate the use of the `.ascii` directive:

<i>Octal Code Generated:</i>	<i>Statement:</i>
150 145 154 154 157 040 164 150 145 162 145	<code>.ascii "hello there"</code>
127 141 162 156 151 156 147 055 007 007 040 012	<code>.ascii "Warning-\007\007 \012"</code>
141 142 143 144 145 146 147	<code>.ascii "abcdefg"</code>

5.2. `.asciz` — Generate Zero-Terminated Sequence of Character Data

The `.asciz` directive is equivalent to the `.ascii` directive except that a zero byte is automatically inserted as the final character of the string. This feature is intended for generating strings which C programs can use. The following examples illustrate the use of the `.asciz` directive:

<i>Octal Code Generated:</i>	<i>Statement:</i>
110 145 154 154 157 040 127 157 162 144 041 000	<code>.asciz "Hello World!"</code>
124 150 105 040 107 162 145 141 164 040 120 122 117 115 160 153 151 156 040 163 164 162 151 153 145 163 040 141 147 141 151 156 041 000	<code>.asciz "The Great PROMpkin strikes again!"</code>

5.3. Directives to Generate Data

The `.byte`, `.word`, `.long`, `.single`, and `.double` directives reserve storage locations and initialize them with specified values.

The format of the various forms of data generation statements are:

```
[ <label>: ] .byte [ <expression> ] [ , <expression> ] ...
[ <label>: ] .bytez [ <expression> ] [ , <expression> ] ...
[ <label>: ] .word [ <expression> ] [ , <expression> ] ...
[ <label>: ] .long [ <expression> ] [ , <expression> ] ...
[ <label>: ] .single [ <expression> ] [ , <expression> ] ...
[ <label>: ] .double [ <expression> ] [ , <expression> ] ...
```

The `.byte` directive reserves one byte (8 bits) for each expression in the operand field, and initializes it to the low-order 8 bits of the corresponding expression.

The `.bytez` directive reserves one byte (8 bits) for each expression in the operand field, and initializes it to zero.

The `.word` directive reserves one word (16 bits) for each expression in the operand field, and initializes it to the low-order 16 bits of the corresponding expression.

The `.long` directive reserves one long word (32 bits) for each expression in the operand field, and initializes it to the value of the corresponding expression.

The `.single` directive reserves one long word for each expression in the operand field, and initializes it to the low-order 32 bits of the corresponding expression.

The `.double` directive reserves a pair of long words for each expression in the operand field, and initializes them to the value of the corresponding expression.

Multiple expressions can appear in the operand field of the `.byte`, `.word`, `.long`, `.single`, and `.double` directives. Multiple expressions must be separated by commas.

5.4. Directives to Switch Location Counter

These statements `.text`, `.data`, `.bss`, `.data1`, and `.data2`, change the 'control section' where assembled code is loaded.

`as` (and the system linker) view programs as divided into three distinct sections or address spaces:

<i>Space</i>	<i>Description</i>
<i>text</i>	The address space where the executable machine instructions are placed.
<i>data</i>	The address space where initialized data is placed. The assembler actually knows about three data areas, namely, <i>data</i> , <i>data1</i> , and <i>data2</i> . The second and third data areas are mainly for the benefit of compilers and are of minimal interest to the assembly language programmer. If the <code>-R</code> option is coded on the <code>as</code> command line, it means that the initialized data should be considered read-only. It is actually placed at the end of the <i>text</i> area.
<i>bss</i>	The address space where the uninitialized data areas are placed. Also, see the <code>.lcomm</code> directive described below.

For historical reasons, the different areas are frequently referred to as 'control sections' (csects for short).

These sections are equivalent as far as `as` is concerned, with the exception that no instructions or data are generated for the *bss* section — only its size is computed and its symbol values are output.

During the first pass of the assembly, `as` maintains a separate location counter for each section. Consider the following code fragments:

code:	.text movw	d1,d2	place next instruction in <i>text</i> section
grab:	.data .long	27	now generate data in <i>data</i> section
more:	.text addw	d2,d1	now revert to <i>text</i> section
hold:	.data .byte	4	now back to <i>data</i> section

During the first pass, *as* creates the intermediate output in two separate chunks: one for the *text* section and one for the *data* section. In the *text* section, *code* immediately precedes *more*; in the *data* section, *grab* immediately precedes *hold*. At the end of the first pass, *as* rearranges all the addresses so that the sections are sent to the output file in the order: *text*, *data* and *bss*.

The resulting output file is an executable image file with all addresses correctly resolved, with the exception of undefined *.globl*'s and *.comm*'s.

For more information on the format of the assembler's output file, consult the *a.out(5)* entry in the *System Programmer's Reference Manual*.

5.5. *.skip* — Advance the Location Counter

The *.skip* directive reserves storage by advancing the current location counter a specified amount. The format of the *.skip* directive is:

```
[ <label>: ] .skip <size >
```

where *<size>* is the number of bytes by which the location counter should be advanced. The *.skip* directive is equivalent to performing direct assignment on the location counter. For instance, a *.skip* directive like this:

```
Table .skip 1000
```

reserves 1000 bytes of storage, with the value of *Table* equal to the address of the first byte.

5.6. *.lcomm* — Reserve Space in *bss* Area

The *.lcomm* directive is a compact way to get a specific amount of space reserved in the *bss* area. The format of the *.lcomm* directive is:

```
.lcomm <name >,<size >
```

where *<name>* is the name of the area to reserve, and *<size>* is the number of bytes to reserve. The *.lcomm* directive specifically reserves the space in the *bss* area, regardless of which location counter is currently in effect.

A `.lcomm` directive like this:

```
.lcomm    lower_forty, 1200
```

is equivalent to these directives:

```
        .bss          | switch to .bss area
lower_forty: .skip size
revert to previous control section
```

5.7. `.globl` — Designate an External Identifier

A program may be assembled in separate modules, and then linked together to form a single executable unit. See the `ld(1)` command in the *SunOS Reference Manual*.

External identifiers are defined in each of these separate modules. An identifier which is defined (given a value) in one module may be referenced in another module by declaring it external in *both* modules.

There are two forms of external identifiers, namely, those declared with the `.globl` and those declared with the `.comm` directive. The `.comm` directive is described in the next section.

External symbols are declared with the `.globl` assembler directive. The format is:

```
.globl    <symbol> [ , <symbol> ] . . .
```

For example, the following statements declare the array `TABLE` and the routine `SRCH` as external symbols, and then define them as locations in the current control section:

```
        .globl    TABLE, SRCH
TABLE:  .word    0, 0, 0, 0, 0
SRCH:   movw    TABLE, d0

        etc.
```

5.8. `.comm` — Define Name and Size of a Common Area

The `.comm` directive declares the name and size of a common area, for compatibility with FORTRAN and other languages which use common. The format of the `.comm` statement is:

```
.comm <name>, <constant expression>
```

where `<name>` is the name of the common area, and `<constant expression>` is the size of the common area. The `.comm` directive implicitly declares the identifier `<name>` as an external identifier.

as does not allocate storage for *common* symbols; this task is left to the linker. The linker computes the maximum declared size of each *common* symbol (which may appear in several load modules), allocates storage for it in the final *bss* section, and resolves linkages. If, however, *<name>* appears as a global symbol (label) in any module of the program, all references to *<name>* are linked to it, and no additional space is allocated in the *bss* area.

5.9. `.align` — Force Location Counter to Particular Byte Boundary

The `.align` directive advances the location counter to the next one-, two- or four-byte boundary, if it is not currently on such a boundary. Intervening bytes are filled with zeros. The format of the `.align` directive is:

```
.align < size >
```

where *<size>* must be an assembler expression which evaluates to 1, 2 or 4.

This directive is necessary because word and long word data values must lie on even-byte boundaries, because machine instructions must start on even-byte boundaries, and because the MC68020 is much more efficient if word and long word data are on even-byte and four-byte boundaries, respectively.

5.10. `.even` — Force Location Counter to Even Byte Boundary

The `.even` directive advances the location counter to the next even-byte boundary, if its current value is odd. This directive is necessary because word and long word data values must lie on even-byte boundaries, and also because machine instructions must start on even-byte boundaries. `.even` is equivalent to `.align 2`.

```
.even
```

5.11. `.stabx` — Build Special Symbol Table Entry

The `.stabx` directives are provided for the use of compilers which can generate information for the symbolic debuggers *dbx* and *dbxtool*. The directives `.stabs`, `.stabd`, and `.stabn` build various types of symbol table entries.

The `.stab` directives have the following forms:

```
.stabs name, type, 0, desc, value
```

```
.stabn type, 0, desc, value
```

or

```
.stabd type, 0, desc
```

The `.stabs` directives are used to describe types, variables, procedures, and so on, while the `.stabn` directives convey information about scopes and the mapping from source statements to object code.

A `.stabd` directive is identical in meaning to a corresponding `.stabn` directive with the value field set to "." (dot), which the assembler uses to mean the current location. Most of the needed information, for example symbol name and type structure, is contained in the *name* field. The *type* field identifies the type of symbolic information, for example source file, global symbol, or source line. The *desc* field specifies the number of bytes occupied by a variable or type or the nesting level for a scope symbol. The *value* field specifies an address or an offset.

5.12. `.proc` — Separate Procedures for Span-Dependent Instruction Resolution

The `.proc` directive separates procedures for span-dependent instruction resolution. In its absence the assembler does span-dependent instruction resolution over entire files. If `.proc` is used, the resolution is done between occurrences of the directive and between either end of the file and its nearest occurrences. Since the algorithm used requires more than linear time, using `.proc` can save significant time for large assemblies. Branch instructions must not cross `.proc` directives, although calls may.

```
.proc
```

5.13. `.cpid` — Name Default Coprocessor ID

The `.cpid` directive gives the assembler a coprocessor id value to use for MC68881 instructions that don't have an explicit coprocessor id given. The form of the directive is


```
.cpid < id >
```

If no `.cpid` directive is given in a program, a value of 1 is assumed. Since no Sun systems currently have more than one coprocessor, you don't need to use this directive.

Instructions and Addressing Modes

Instructions and Addressing Modes	41
6.1. Instruction Mnemonics	41
6.2. Extended Branch Instruction Mnemonics	41
6.3. Addressing Modes	42
6.4. Addressing Categories	46





Instructions and Addressing Modes

This chapter describes the conventions used in *as* to specify instruction mnemonics and addressing modes. The information in this chapter is specific to the machine instructions and addressing modes of the MC68010 and MC68020 microprocessors and the MC68881 coprocessor. See Appendix C for information on the Sun FPA's instructions set and addressing modes.

6.1. Instruction Mnemonics

The instruction mnemonics that *as* uses are based on the mnemonics described in the relevant Motorola processor manuals. However, *as* deviates from them in several areas.

Most of the MC68010 and MC68020 instructions can apply to byte, word or long operands. Instead of using a qualifier of *.b*, *.w*, or *.l* to indicate byte, word, or long as in the Motorola assembler, *as* appends a suffix to the normal instruction mnemonic, thereby creating a separate mnemonic to indicate which length operand was intended.

For example, there are three mnemonics for the *or* instruction: *orb*, *orw*, and *orl*, meaning or byte, or word, and or long, respectively.

Instruction mnemonics for instructions with unusual opcodes may have additional suffixes. Thus in addition to the normal *add* variations, there also exist *addqb*, *addqw* and *addql* for the *add quick* instruction.

Branch instructions come in two flavors for the MC68010, byte (or short) and word, and an additional flavor, long, for the MC68020. Append the suffix *s* to the word mnemonic to specify the short version of the instruction. For example, *beq* refers to the word version of the Branch if Equal instruction, *beqs* refers to the short version, while *beql* refers to the long version.

6.2. Extended Branch Instruction Mnemonics

In addition to the instructions which explicitly specify the instruction length, *as* supports extended branch instructions, whose names are, in most cases, constructed from the word versions by replacing the *b* with *j*.

If the operand of the extended branch instruction is a simple address in the text segment, and the offset to that address is sufficiently small, *as* automatically generates the corresponding short branch instruction.

If the offset is too large for a short branch, but small enough for a branch, the corresponding branch instruction is generated. If the operand references an external address or is complex (see next paragraph), the extended branch

instruction is implemented either by a `jmp` or `jsr` (for `jra` or `jbsr`), or (for the MC68010) by a conditional branch (with the sense of the condition inverted) around a `jmp` for the extended conditional branches and (for the MC68020) the corresponding long branch.

The extended mnemonics should only be used in the text segment — if they are used in the data segment, the most general form of the branch is generated.

In this context, a complex address is either an address which specifies other than normal mode addressing, or a relocatable expression containing more than one relocatable symbol. For instance, if *a*, *b* and *c* are symbols in the current segment, the expression *a+b-c* is relocatable, but not simple.

Consult Appendix B for a complete list of the instruction opcodes.

6.3. Addressing Modes

Table 6-1 below describes the addressing modes that `as` recognizes. Note that certain modes are not valid for the MC68010. The notations used in this table have these meanings:

<i>Notation</i>	<i>Meaning</i>
<i>an</i>	An address register.
<i>dn</i>	A data register.
<i>ri</i>	Either a data register or an address register.
<i>fi</i>	A floating-point register.
<i>d</i>	A displacement, which is a constant expression in <code>as</code> . In MC68020 mode, a length specifier (<code>:L</code> , described below) may be appended to the displacement. Any forward or external references <i>require</i> the length specifier to be <code>:l</code> . All other references permit either <code>:l</code> or <code>:w</code> or nulls.
<i>L</i>	The index register's length. This may be either long (<code>l</code>) or word (<code>w</code>) or null. If the only value permitted by a particular addressing mode or category is <code>l</code> or <code>w</code> , then <i>L</i> will be replaced by the appropriate value in the table notation.
<i>s</i>	A scale factor that may be used to multiply the index register's length. The scale factor may have a value of 1, 2, 4, or 8.

The table notation of two or three items separated by colons, such as `ri:L:s`, indicate items that may be optional. In that particular case, *you may not* specify `:s` unless you have specified `:L`, which you may not specify unless you have specified `ri`. The items in the list must appear in the order given in the notation of the tables that follow.

In the table where both *d* and *d'* are specified, *d* corresponds to a MC68020 outer displacement and *d'* corresponds to a MC68020 base displacement.

`xxx` refers to a constant expression.

Certain instructions, particularly move, accept a variety of special registers including:

<i>Name</i>	<i>Register</i>
sp	the stack pointer, which is equivalent to a7
sr	the status register
cc	the condition codes of the status register
usp	the user mode stack pointer
pc	the program counter
sfc	the source function code register
dfc	the destination function code register
fpcr	the floating-point control register
fpsr	the floating-point status register
fpiar	the floating-point instruction address register

The memory-indirect and program counter memory-indirect addressing modes listed in the following tables are usable only with the MC68020.

In each of these addressing modes, up to four user-specified values are used to generate the final operand address:

- base register
- base displacement
- index register
- outer displacement

All four user-specified values are optional. Both base and outer displacements may be null, word or long. When a displacement is null, or an element is suppressed, its value is taken as zero in the effective address calculation.

In the case of memory-indirect addressing, an address register (a_n) is used as a base register, and its value can be adjusted by an optional base displacement (d'). An index register (ri) specifies an index operand ($ri:L:s$) and finally, an outer displacement (d) can be added to the address operand, yielding the effective address.

Program counter memory-indirect mode is exactly the same. The only difference is that the program counter is used as the base register.

Some examples of these addressing modes follow:

```

an@ (d' :L, ri:L:s)@(d:L)
an@(d:L)@(d' :L,ri:L:s)
an@@
an@(d:L)@
an@(d' :L,ri:L:s)@
pc@@
pc@(d:L)@
pc@(d' :L,ri:L:s)@(d:L)
pc@(d:L)@(d' :L,ri:L:s)
@(d:L)@
@(d' :L,ri:L:s)@(d:L)
@(d:L)@(d' :L,ri:L:s)
@(d' :L,ri:L:s)@
    
```

In the table below, note that the notation *ri/rj* means *ri* and *rj*, while *ri_rj* means *ri* through *rj*.

Table 6-1 Addressing Modes

Mode	Notation	Example
Register Register Deferred Register List	<i>an, dn, sp, pc, cc, sr, usp</i> <i>an@</i> <i>ri-rj</i> or <i>ri/rj</i>	<i>movw a3, d2</i> <i>movw a3@, d2</i> <i>movem a0-a4, a6@-</i>
FPA register Floating-Point Register (MC68881 only)	<i>fpai</i> <i>fpi</i>	<i>fpmoves fpal, d2</i> <i>fmoves fp1, a3@(24)</i>
Postincrement Predecrement	<i>an@+</i> <i>an@-</i>	<i>movw a3@+, d2</i> <i>movw a3@-, d2</i>
Displacement Word Index Long Index	<i>an@ (d)</i> <i>an@ (d, ri:w)</i> <i>an@ (d, ri:l)</i>	<i>movw a3@(24), d2</i> <i>movw a3@(16, d2:w), d3</i> <i>movw a3@(16, d2:l), d3</i>
Absolute Short Absolute Long	<i>xx:w</i> <i>xx:l</i>	<i>movw 14:w, d2</i> <i>movw 14:l, d2</i>
PC Displacement PC Word Index PC Long Index PC-Memory Indirect Pre-Indexed (68020) PC-Memory Indirect Post-Indexed (68020)	<i>pc@ (d)</i> <i>pc@ (d, ri:w)</i> <i>pc@ (d, ri:l)</i> <i>pc@ (d' :L, ri:L:s) @ (d:L)</i> <i>pc@ (d:L) @ (d' :L, ri:L:s)</i>	<i>movw pc@(20), d3</i> <i>movw pc@(14, d2:w), d3</i> <i>movw pc@(14, d2:l), d3</i> <i>movl pc@(2:w, d4:w:4) @ (14:l), d3</i> <i>movl pc@ (d:l) @ (3:w, d2:l:4), d3</i>
Memory Indirect Pre-Indexed (68020) Memory Indirect Post-Indexed (68020)	<i>an@ (d' :L, ri:L:s) @ (d:L)</i> <i>an@ (d:L) @ (d' :L, ri:L:s)</i>	<i>movl a1@ (d:L, d2:l:4) @ (14:w)</i> <i>movl a2@ (2:w) @ (14:w, d4:w:2)</i>

Table 6-1 Addressing Modes—Continued

<i>Mode</i>	<i>Notation</i>	<i>Example</i>
Normal	<i>identifier</i>	movw widget,d3
Immediate	# <i>xxx</i>	movw #27+3,d3

Normal mode assembles as PC-relative if the assembler can determine that this is appropriate, otherwise it assembles as either absolute short or absolute long, under control of the `-d2` command line option.

The Motorola manuals present different mnemonics (and in fact different forms of the actual machine instructions) for instructions that use the literal effective address as data instead of using the contents of the effective address. For instance, they use the mnemonic `adda` for *add address*. `as` does not make these distinctions because it can determine the type of opcode required from the form of the operand. Thus an instruction of the form:

```
avenue: .word 0
...
addl    #avenue, a0
```

assembles to the *add address* instruction because `as` can determine that `a0` is an address register.

```
right_now: =    40000
...
addl    #right_now, d0
```

assembles to an *add immediate* instruction because `as` can determine that `right_now` is a constant.

Because of this determination of operand forms, some of the mnemonics listed in the Motorola manuals are missing from the set of mnemonics that `as` recognizes.

Certain classes of instructions accept only subsets of the addressing modes above. For example, the *add* instruction does not accept a PC-relative address as a destination, and register lists may be used only with the `movem` and `fmovem` instructions.

`as` tries to check all these restrictions and generates the *illegal operand* error code for instructions that do not satisfy the address mode restrictions.

The next section describes how the address modes are grouped into addressing categories.

6.4. Addressing Categories

The processors group the effective address modes into categories derived from the manner in which they are used to address operands. Note the distinction between address *modes* and address *categories*. There are 14 addressing *modes* in the MC68010 and 18 in the MC68020, and they fall into one or more of four addressing *categories*. The addressing categories are defined here, followed by a table summarizing the grouping of the addressing modes into categories. Note that register lists can be used only by the `move` and `fmovem` instructions.

<i>Category</i>	<i>Meaning</i>
<i>Data</i>	means that the effective address mode is used to refer to data operands such as a register or immediate data.
<i>Memory</i>	means that the effective address mode can refer to memory operands. Examples include all the a-register indirect address modes and all the absolute address modes.
<i>Alterable</i>	means that the effective address mode refers to operands which are writeable (alterable). This category takes in every addressing mode except the PC-relative addressing modes and the immediate address mode.
<i>Control</i>	means that the effective address mode refers to memory operands with no explicit size specification.


Some addressing categories can be intersected to make more restrictive ones. For example, the Motorola MC68010 manual mentions the *Data Alterable Addressing Mode* to mean that the particular instruction can only use those modes which provided data addressing and are alterable as well.

Table 6-2 Addressing Categories

<i>Addressing Mode</i>	<i>Assembler Syntax</i>	<i>Data</i>	<i>Memory</i>	<i>Control</i>	<i>Alterable</i>	<i>MC68020 Only</i>
Register Direct	<code>an, dn, sp, pc, cc, sr, usp</code>	X			X	
A-Register Indirect	<code>an@</code>	X	X	X	X	
A-Register Indirect with Displacement	<code>an@ (d:L)</code>	X	X	X	X	X
A-Register Indirect with Word Index	<code>an@ (d:L, ri:w:s)</code>	X	X	X	X	X
A-Register Indirect with Long Index	<code>an@ (d:L, ri:l:s)</code>	X	X	X	X	X
A-Register Indirect with Post Increment	<code>an@+</code>	X	X		X	
A-Register Indirect with Pre Decrement	<code>an@-</code>	X	X		X	

Table 6-2 Addressing Categories—Continued

Addressing Mode	Assembler Syntax	Data	Memory	Control	Alterable	MC68020 Only
A-Register Indirect with Displacement	$an@ (d)$	X	X	X	X	
A-Register Indirect with Word Index	$an@ (d, ri:w)$	X	X	X	X	
A-Register Indirect with Long Index	$an@ (d, ri:l)$	X	X	X	X	
Memory-Indirect Post-Indexed	$an@ (d:L) @ (d' :L, ri:L:s)$	X	X	X	X	X
Memory-Indirect Pre-Indexed	$an@ (d' :L, ri:L:s) @ (d:L)$	X	X	X	X	X
Absolute Short	$xxx:w$	X	X	X	X	
Absolute Long	$xxx:l$	X	X	X	X	
PC-relative	$pc@ (d)$	X	X	X		
PC-Indirect with Displacement	$pc@ (d:L)$	X	X	X		X
PC-relative with Word Index	$pc@ (d, ri:w)$	X	X	X		
PC-Indirect with Word Index	$pc@ (d:L, ri:w:s)$	X	X	X		X
PC-relative with Long Index	$pc@ (d, ri:l)$	X	X	X		
PC-Indirect with Long Index	$pc@ (d:L, ri:l:s)$	X	X	X		X
PC-Memory Indirect Post-Indexed	$pc@ (d:L) @ (d' :L, ri:L:s)$	X	X	X	X	X
PC-Memory Indirect Pre-Indexed	$pc@ (d' :L, ri:L:s) @ (d:L)$	X	X	X	X	X
Immediate Data	$\#nnn$	X	X			




A

as Error Codes

as Error Codes	51
A.1. Usage Errors	51
A.2. Assembler Error Messages	51





A

as Error Codes

A.1. Usage Errors

Cannot open output file

The specified output file cannot be created. Check that the permissions allow opening this file.

Cannot open source file

The assembler cannot open the specified source file. Check the spelling, that the pathname supplied is correct, and that you have read permission for the file.

No input file

One or more input files must be specified — `as` cannot accept the output of a pipe as its input.

Too many file names given

The assembler cannot cope with more than one source file. Break the job into smaller stages.

Unknown option 'x' ignored

`as` does not recognize the option `x`. Valid options are listed in Section 1.1 of this manual.

A.2. Assembler Error Messages

If `as` detects any errors during the assembly process, it prints out a message of the form:

```
as: error (<line_no>): <error_code>
```

Error messages are sent to standard error. Here is a list of `as` error codes, and their possible causes.

Illegal .align

The expression following a `.align` evaluates to some value other than 1, 2 or 4.

Invalid assignment

An attempt was made to redefine a label with a direct assignment statement.

Invalid Character

An unexpected character was encountered in the program text.

Invalid Constant

An invalid digit was encountered in a number. For example, using an 8 or 9 in an octal number. Also happens when an out-of-range constant operand is found in an instruction — for example:

```
addq #200,d0
asll #12,d0
```

Invalid opcode

The assembler did not recognize an instruction mnemonic. Probably a misspelling.

Invalid operand

The operand used is not consistent with the instruction used — for example:

```
addqb #1,a5
```

is an invalid combination of instruction and operand. Check the instruction set descriptions for valid combinations of instructions and operands.

Invalid Operator

Check the operand field for a bad operator. The operators that `as` recognizes are plus (+), minus (-), negate or one's complement (~), multiply (*), and divide (/).

Invalid register expression

A register name was found where one should not appear — for example:

```
addl #d0,_there
```

Invalid Register List

The register list in a `movem` or `fmovem` instruction is malformed. Note that the list must contain more than one register name: to express a list containing just a single register, you must write its name twice separated by a slash, e.g. `fp0/ fp0`."

Invalid string

An invalid string was encountered in an `.ascii` or `.asciz` directive.

- Make sure the string is enclosed in double quotes.
- Remember that you must use the sequence `\"` to represent a quote inside a string.

Invalid symbol

An operand that should be a symbol is not — for example:

```
.globl 3
```

because the constant 3 is not a symbol.

Invalid Term

The expression evaluator could not find a valid term: a symbol, constant or `<expression>`.

An invalid prefix to a number or a bad symbol name in an operand generates this message.

Line too long

A statement was found which has more than 4096 characters before the new-line character.

Missing close-paren ')'

An unmatched '(' was found in an expression.

Multiply defined symbol

- An identifier appears twice as a label.
- An attempt to redefine a label using a direct assignment statement.
- An attempt to use, as a label, an identifier which was previously defined in a direct assignment statement.

Multiply Defined Symbol (Phase Error)

This rarely occurring message indicates an inconsistency in the assembler. Report it to Sun Microsystems Customer Support if it occurs.

Non-relocatable expression

If an expression contains a relocatable symbol (a label, for instance), the only operations that can be applied to it are the addition of absolute expressions or the subtraction of another relocatable symbol (which produces an absolute result).

Odd address

The previous instruction or pseudo-op required an odd number of bytes and this instruction requires word alignment. This error can only follow an `.ascii`, an `.asciz`, a `.byte`, or a `.skip` pseudo-operation.

NOTE Use a `.even` directive to ensure that the location counter is forced to a 16-bit boundary.

Offset too large

The instruction is a relative addressing instruction and the displacement between this instruction and the label specified is too large for the address field of the instruction.

Out of strings space

No more room is left in the assembler's internal string table. Divide the program into smaller portions; assemble portions of the program separately, then bind them together using the linker.

Register out of range

In the FPA's dot product, matrix move and transpose instructions when the register specified does not fall within the specified range, then this error is reported. Note that for most instructions where one operand is an effective address, the register range is 0 to 15. If all operands are FPA registers, the register range is 0 to 31. For constant RAM registers, the range is 0 to 511. This type of error would probably also cause the *Invalid operand* error to be reported.

Stab storage exceeded

No more room is left in the assembler's symbol table for debug information. Cut the program into smaller portions; assemble portions of the program separately, then bind them together using the linker.

Symbol storage exceeded

No more room is left in the assembler's symbol table. Divide the program into smaller portions; assemble portions of the program separately, then bind them together using the linker.

Symbol Too Long

A local label reference longer than one digit was found.

Undefined L-symbol

This is a warning message. A symbol beginning with the letter 'L' was used but not defined. It is treated as an external symbol. Compiler-generated labels usually start with the letter 'L' and should be defined in this assembly. The absence of such a definition usually indicates a compiler code generation error. This message is also generated by the use of symbols such as *n\$* if *n\$* has not been defined.

Unqualified forward reference

The displacement field in an MC68020 based/indexed address mode contains an unqualified forward reference. Note that the displacement in a based/indexed address mode for the MC68020 instruction set can contain a forward or external reference *only* if the length specifier is present. The length specifier should be :1 (long). This type of error would probably also cause *Multiply defined symbol (Phase error)*.

Undefined Symbol

A label reference to an undefined local label was found.

Wrong number of operands

Check Appendix B for the correct number of operands for the current instruction.

(

(

(

(

(

B

List of as Opcodes

List of as Opcodes 59



2

1992

3

4

5

6

B

List of a.s Opcodes

This appendix is a list of the instruction mnemonics accepted by a.s, grouped alphabetically. The list is divided into two tables, the first covers the MC680x0 processor's instructions, the second covers the MC68881 floating-point processor's instructions. For more information about floating-point programming, see the *Floating-Point Programmer's Guide*.

Each entry describes the following things:

- The mnemonics for the instruction,
- The generic name of the instruction,
- The assembly language syntax and the variations on the instruction,
- Whether the instruction is specific to the MC68020, or has extended capabilities on the MC68020 compared to the MC68010.

The syntax for a.s machine instructions differs somewhat from the instruction layouts and categories shown in the Motorola processor manuals. For example, a.s provides a single set of mnemonics for add (add binary), adda (add address), and addi (add immediate), differentiated only by the length of the operands. In general, a.s selects the appropriate instruction from the form of the operands.

Here is a brief explanation of the notations used below.

- An instruction of the form `addx` in the assembly language syntax column means that the instruction is coded as `addb`, `addw`, `addl`, *etc.*
- An operand field of `an` means any A-register.
- An operand field of `dn` means any D-register.
- An operand field of `rn` means any A- or D-register.
- An operand field of `fn` means any floating-point register.
- An operand field of `cn` means any control register.
- An operand field of `ea` means an effective address designated by one of the permissible addressing modes. Consult the relevant Motorola processor manual for details of the allowed addressing modes for each instruction.

- An operand field of *vector* means an exception vector location.
- An operand field of *#data* means an immediate operand.
- Other special registers such as *cc* (condition code register) and *sr* (status register) are specifically indicated where appropriate.

The MC68020 provides a set of bit-field manipulating instructions that don't exist on the MC68010. Their notation includes a bit field specifier of the form *{offset:width}*, where the offset denotes the beginning of the bit field in the word and the width is the number of bits in the field.

Offset values are counted from the high-order bit, as 0, to the low-order bit, as 31.

NOTE *This ordering is the reverse of the convention used in the bchg, bclr, bset, and btst instructions.*

Offset and width may be either constants or data registers. For example:

- `bfind d0, a5@ (4) {#0:#9}`
- `bfexta a5@ (4) {d0:#8}, d7`

In the table that follows, the processor is assumed to be the MC68010 unless specifically stated otherwise.

Table B-1 *List of MC680x0 Instruction Codes*

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>	<i>Processor</i>
<code>abcd</code>	add decimal with extend	<code>abcd dy, dx</code> <code>abcd ay@-, aX@-</code>	
<code>addb</code> <code>addw</code> <code>addl</code>	add binary	<code>addX ea, dn</code> <code>addX dn, ea</code> <code>addX ea, an (except addb)</code> <code>addX #data, ea</code>	
<code>addqb</code> <code>addqw</code> <code>addql</code>	add quick	<code>addqX #data, ea</code>	
<code>addxb</code> <code>addxw</code> <code>addxl</code>	add extended	<code>addxX dy, dX</code> <code>addxX ay@-, aX@-</code>	
<code>andb</code> <code>andw</code> <code>andl</code>	logical and	<code>andX ea, dn</code> <code>andX dn, ea</code> <code>andX #data, dn</code>	
<code>aslb</code> <code>aslw</code> <code>asll</code>	arithmetic shift left	<code>aslX dX, dy</code> <code>aslX #data, dy</code> <code>aslX ea</code>	

Table B-1 List of MC680x0 Instruction Codes—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>	<i>Processor</i>
asrb asrw asrl	arithmetic shift right	asrX dX, dy asrX #data, dy asrX ea	
bcc bccl bccs	branch conditionally	bccX label	MC68020
bchg	test a bit and change	bchg dn, ea bchg #data, ea	
bclr	test a bit and clear	bclr dn, ea bclr #data, ea	
bkpt	breakpoint	bkpt #data	MC68020
bset	test a bit and set	bset dn, ea bset #data, ea	
btst	test a bit	btst dn, ea btst #data, ea	
bfchg bfclr	test a bit field and change test a bit field and clear	bfchg ea(offset:width) bfclr ea(offset:width)	MC68020 MC68020
bfects	extract a bit field signed	bfects ea(offset:width), dn	MC68020
bfectu	extract a bit field unsigned	bfectu ea(offset:width), dn	MC68020
bfffo	find first one in bit field	bfffo ea(offset:width), dn	MC68020
bfins	insert a bit field	bfins dn, ea(offset:width)	MC68020
bfset	test a bit field and set	bfset ea(offset:width)	MC68020
bftst	test a bit field	bftst ea(offset:width)	MC68020
bcs bcsl bccs	branch carry set	bcsX ea	MC68020
beq beql beqs	branch on equal	beqX ea	MC68020
bge bge1 bges	branch greater or equal	bgeX ea	MC68020
bgt bgt1 bgts	branch greater than	bgtX ea	MC68020

Table B-1 List of MC680x0 Instruction Codes—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>	<i>Processor</i>
bhi bhi1 bhis	branch higher	bhiX <i>ea</i>	MC68020
ble ble1 bles	branch less than or equal	bleX <i>ea</i>	MC68020
bls bls1	branch lower or same	blsX <i>ea</i>	MC68020
blt blt1 blts	branch less than	bltX <i>ea</i>	
bmi bmi1 bmis	branch minus	bmiX <i>ea</i>	
bne bne1 bnes	branch not equal	bneX <i>ea</i>	MC68020
bpl bpl1 bpls	branch positive	bplX <i>ea</i>	MC68020
bra bral bras	branch always	braX <i>label</i>	MC68020
bsr bsr1 bsrs	subroutine branch	bsrX <i>label</i>	MC68020
bvc bvcl bvcs	branch overflow clear	bvcX <i>ea</i>	MC68020
bvs bvsl bvss	branch overflow set	bvsX <i>ea</i> bvsl	MC68020
callm	call module	callm # <i>data</i> , <i>ea</i>	MC68020
cas2b cas2l cas2w	compare & swap with operand	cas2X <i>dc1:dc2, du1:du2, (rn1):(rn2)</i>	MC68020 MC68020 MC68020
casb casl casw	compare & swap with operand	casX <i>dc, du, ea</i>	MC68020 MC68020 MC68020

Table B-1 List of MC680x0 Instruction Codes—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>	<i>Processor</i>
chkb chkw chk1	check register against bounds	chkX <i>ea, dn</i>	MC68020 MC68020 MC68020
chk2b chk21 chk2w	check register against bounds	chk2X <i>ea, rn</i>	MC68020 MC68020 MC68020
clrb clrw clrl	clear an operand	clrX <i>ea</i>	
cmp2b cmp21 cmp2w	compare register against bounds	cmp2X <i>ea, rn</i>	MC68020 MC68020 MC68020
cmpmb cmpmw cmpml	compare memory	cmpmX <i>ay@+, aX@+</i>	
cmpb cmpw cmpl	arithmetic compare	cmpX <i>ea, dn</i> cmpX <i>#data, ea</i>	
dbcc dbcs dbeq dbf dbge dbgt dbhi dblt dbmi dbne dbpl dbra dbt dbvc dbvs	decrement & branch on carry clear " on carry set " on equal " on false " on greater than or equal " on greater than " on high " on less than or equal " on low or same " on less than " on minus " on not equal " on plus " always (same as dbf) " on True " on overflow clear " on overflow set	dbcc <i>dn, label</i> dbcs <i>dn, label</i> dbeq <i>dn, label</i> dbf <i>dn, label</i> dbge <i>dn, label</i> dbgt <i>dn, label</i> dbhi <i>dn, label</i> dblt <i>dn, label</i> dbmi <i>dn, label</i> dbne <i>dn, label</i> dbpl <i>dn, label</i> dbra <i>dn, label</i> dbt <i>dn, label</i> dbvc <i>dn, label</i> dbvs <i>dn, label</i>	
divs divsl divsll	signed divide	divs <i>ea, dn</i> divsX <i>ea, dn</i> divsX <i>ea, dq</i> divsX <i>ea, dr: dq</i>	MC68020 MC68020 MC68020
divu divul	unsigned divide	divu <i>ea, dn</i> divuX <i>ea, dn</i>	MC68020

Table B-1 List of MC680x0 Instruction Codes—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>	<i>Processor</i>
divuw		divuX <i>ea, dn</i>	MC68020
		divuX <i>ea, dq</i>	MC68020
		divuX <i>ea, dr: dq</i>	MC68020
divull		divull <i>ea, dr: dq</i>	MC68020
eorb eorw eorl	logical exclusive or	eorX <i>dn, ea</i> eorX <i>#data, ea</i> eorb <i>#data, cc</i> eorw <i>#data, sr</i>	
exg	exchange registers	exg <i>rx, ry</i>	
extbl extw extl	sign extend	extbl <i>dn</i> extX <i>dn</i>	MC68020
jmp jsr jcc jcs jeq jge jgt jhi jle jls jlt jmi jne jpl jra jbsr jvc jvs	jump jump to subroutine jump carry clear jump on carry jump on equal jump greater or equal jump greater than jump higher jump less than or equal jump lower or same jump less than jump minus jump not equal jump positive jump always jump to subroutine jump no overflow jump on overflow	jmp <i>ea</i> jsr <i>ea</i> jcc <i>ea</i> jcs <i>ea</i> jeq <i>ea</i> jge <i>ea</i> jgt <i>ea</i> jhi <i>ea</i> jle <i>ea</i> jls <i>ea</i> jlt <i>ea</i> jmi <i>ea</i> jne <i>ea</i> jpl <i>ea</i> jra <i>ea</i> jbsr <i>ea</i> jvc <i>ea</i> jvs <i>ea</i>	
lea	load effective address	lea <i>ea, an</i>	
link linkl	link and allocate	link <i>an, #disp</i> linkl <i>an, #disp</i>	MC68020
lslb lslw lsl1	logical shift left	lslX <i>dx, dy</i> lslX <i>#data, dy</i> lslX <i>ea</i>	
lsrb lsrw lsrl	logical shift right	lsrX <i>dx, dy</i> lsrX <i>#data, dy</i> lsrX <i>ea</i>	
movb movl movw	move data	movX <i>ea, ea</i> movX <i>#data, dn</i>	

Table B-1 List of MC680x0 Instruction Codes—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>	<i>Processor</i>
movw movw movc	move from condition code register move from status register move to/from control register	movw <i>cc, ea</i> movw <i>sr, ea</i> movc <i>rn, cr</i> movc <i>cr, rn</i>	
moveml movemw	move multiple registers	movemX <i>#mask, ea</i> movemX <i>ea, #mask</i> movemX <i>ea, reglist</i> movemX <i>reglist, ea</i>	
movepl movepw	move peripheral	movepX <i>dn, an@(d)</i> movepX <i>an@(d), dn</i>	
moveq	move quick	moveq <i>#data, dn</i>	
movsb movsw movsl	move to/from address space	movsX <i>rn, ea</i> movsX <i>ea, rn</i>	
muls mulslw mulsll	signed multiply	muls <i>ea, dn</i> mulsX <i>ea, dl</i> mulsX <i>ea, dh:dl</i>	MC68020 MC68020
mulu mulul	unsigned multiply	mulu <i>ea, dn</i> muluX <i>ea, dl</i> muluX <i>ea, dh:dl</i>	MC68020 MC68020
nbcd	negate decimal with extend	nbcd <i>ea</i>	
negb negw negl	negate binary	negX <i>ea</i>	
negxb negxw negxl	negate binary with extend	negxX <i>ea</i>	
nop	no operation	nop	
notb notw notl	logical complement	notX <i>ea</i>	
orb orw orl	inclusive or	orX <i>ea, dn</i> orX <i>dn, ea</i> or <i>#data, ea</i> orb <i>#data, cc</i> orw <i>#data, sr</i>	
pack	pack	pack <i>aX@-, ay@-, #data</i> pack <i>dX, dy, #data</i>	MC68020 MC68020
pea	push effective address	pea <i>ea</i>	

Table B-1 List of MC680x0 Instruction Codes—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>	<i>Processor</i>
reset	reset device	reset	
rolb rolw roll	rotate left rotate left	rolX dx, dy rolX #data, dy rolX ea	
rorb rorw rorl	rotate right	rorX dx, dy rorX #data, dy rorX ea	
roxlb roxlw roxll	rotate left with extend	roxlX dx, dy roxlX #data, dy roxlX ea	
roxrb roxrw roxrl	rotate right with extend	roxrX dx, dy roxrX #data, dy roxrX ea	
rtd rte rtm rtr rts	return and deallocate parameters return from exception return from module return and restore codes return from subroutine	rtd #data rte rtm rn rtr rts rts #n	MC68020
sbcd	subtract decimal with extend	sbcd dy, dx sbcd ay@-, aX@-	
stop	halt machine	stop #xxx	
subb subw subl	arithmetic subtract	subX ea, dn subX dn, ea subX ea, an subX #data, ea	
st sf shi sls scc scs sne seq svc svs spl smi sge slt sgt sle	set all ones set all zeros set high set lower or same set carry clear set carry set set not equal set equal set no overflow set on overflow set plus set minus set greater or equal set less than set greater than set less than or equal	st ea sf ea shi ea sls ea scc ea scs ea sne ea seq ea svc ea svs ea spl ea smi ea sge ea slt ea sgt ea sle ea	

Table B-1 List of MC680x0 Instruction Codes—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>	<i>Processor</i>
subqb subqw subql	subtract quick	subqX #data, ea	
subxb subxw subxl	subtract extended	subxX dy, dx subxX ay@-, aX@-	
swap	swap register halves	swap dn	
tas	test operand then set	tas ea	
trap	trap	trap #vector	
trapcc trapccl trapccw	trap on carry clear	trapccX trapccX #data	MC68020 MC68020 MC68020
trapcs trapcsl trapcsw	trap on carry set	trapcsx trapcsX #data	MC68020 MC68020 MC68020
trapeq trapeql trapeqw	trap on equal	trapeqX trapeqX #data	MC68020 MC68020 MC68020
trapf trapfl trapfw	trap on never true	trapfX trapfX #data	MC68020 MC68020 MC68020
trapge trapgel trapgew	trap on greater or equal	trapgeX trapgeX #data	MC68020 MC68020 MC68020
trapgt trapgtl trapgt	trap on greater	trapgtX trapgtX #data	MC68020 MC68020

The following table describes the MC68881 instruction mnemonics supported by as.

Each mnemonic indicates the data type that it operates on by the last character of the mnemonic:

- b indicates a byte format instruction
- w indicates a word format instruction
- l indicates a long format instruction
- s indicates a single-precision format instruction
- d indicates a double-precision format instruction

- x indicates an extended-precision format instruction
- p indicates a packed format instruction
- y indicates that any of l, s, p, w, d, or b, are acceptable.

Table B-2 MC68881 Instructions supported by as

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fabsx fabsl fabss fabsp fabsw fabsd fabsb	absolute value	fabsx <i>ea, fn</i> fabsx <i>fm, fn</i> fabsy <i>ea, fn</i>
facosx facosl facoss facosp facosw facosd facosb	arc cosine	facosx <i>ea, fn</i> facosx <i>fm, fn</i> facosy <i>ea, fn</i>
faddx faddl fadds faddp faddw faddd faddb	add	faddx <i>ea, fn</i> faddx <i>fm, fn</i> faddy <i>ea, fn</i>
fasinx fasinl fasins fasinp fasinw fasind fasinb	arc sin	fasinx <i>ea, fn</i> fasinx <i>fm, fn</i> fasiny <i>ea, fn</i>
fat anx fat anl fat ans fat anp fat anw fat and fat anb	arc tangent	fat anx <i>ea, fn</i> fat anx <i>fm, fn</i> fat any <i>ea, fn</i>
fatanhx fatanh fatans	hyperbolic arc tangent	fatanhx <i>ea, fn</i> fatanhx <i>fm, fn</i> fatanh y <i>ea, fn</i>

Table B-2 MC68881 Instructions supported by as— Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fatanhp fatanhw fatanhd fatanhb	hyperbolic arc tangent (<i>contd.</i>)	
fbcc	branch conditionally	<i>fbcc label</i>
fbeq	(equal)	
fbeql		
fbf	(false)	
fbfl		
fbgt	(greater than)	
fbgtl		
fble	(less than or equal)	
fblel		
fblt	(less than)	
fbtl		
fbge	(greater than or equal)	
fbgel		
fbgl	(greater than or less)	
fbgll		
fbgle	(greater less or equal)	
fbglel		
fbgt	(greater than)	
fbne	(not equal)	
fbnel		
fbneq	(not (equal))	
fbneql		
fbnge	(not greater than or equal)	
fbngel		
fbngl	(not greater than or less)	
fbngll		
fbngle	(not greater than, less or equal)	
fbnglel		
fbngt	(not greater than)	
fbngtl		
fbnle	(not less than or equal)	
fbnlel		
fbnlt	(not less than)	
fbnltl		
fbt	(true)	
fbtl		
fbor	(ordered)	
fborl		
fboge	(ordered greater or equal)	
fbogel		
fbogl	(ordered greater or less)	

Table B-2 MC68881 Instructions supported by a-s— Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fbogll		
fbogt	(ordered greater than)	
fbogtl		
fbole	(ordered less or equal)	
fbolel		
fbolt	(ordered less than)	
fboltl		
fbseq	(signalling equal)	
fbseql		
fbsef	(signalling false)	
fbsefl		
fbzne	(signalling not equal)	
fbznel		
fbzt	(signalling true)	
fbztl		
fbueq	(unordered equal)	
fbueql		
fbuge	(unordered greater or equal)	
fbugel		
fbugt	(unordered greater than)	
fbugt.l		
fbule	(unordered less or equal)	
fbulel		
fbult	(unordered less than)	
fbult.l		
fbun	(unordered)	
fbunl		
fcmpx	compare	<i>fcmpx ea, fn</i>
fcmpl		<i>fcmpx fm, fn</i>
fcmps		<i>fcmpy ea, fn</i>
fcmpp		
fcmpw		
fcmpd		
fcmpb		
fcosx	cosine	<i>fcosx ea, fn</i>
fcosl		<i>fcosx fm, fn</i>
fcoss		<i>fcosy ea, fn</i>
fcosp		
fcosw		
fcosd		
fcosb		
fcoshx	hyperbolic cosine	<i>fcoshx ea, fn</i>
fcoshl		<i>fcoshx fm, fn</i>
fcoshs		<i>fcoshy ea, fn</i>

Table B-2 MC68881 Instructions supported by as— Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fcoshp fcoshw fcoshd fcoshb	hyperbolic cosine (<i>contd.</i>)	
fdbcc fdbeq fdbne fdbgt fdbngt fdbge fdbnge fdblt fdbnlt fdble fdbnle fdbgl fdbngl fdbgle fdbngle fdbogt fdbule fdboge fdbult fdbolt fdbuge fdbole fdbugt fdbogl fdbueq fdbor fdbun fdbf fdbt fdbsf fdbst fdbseq fdbsne	decrement & branch on condition (equal) (not equal) (greater than) (not greater than) (greater or equal) (not greater or equal) (less than) (not less than) (less or equal) (not less or equal) (greater or less) (not greater or less) (greater, less or equal) (not greater, less or equal) (ordered greater than) (unordered less or equal) (unordered greater or equal) (unordered less than) (ordered less than) (unordered greater or equal) (ordered less or equal) (unordered greater than) (ordered greater or less) (unordered equal) (ordered) (unordered) (false) (true) (signalling false) (signalling true) (signalling equal) (signalling not equal)	<i>fdbcc dn, label</i>
fdivx fdivl fdivs fdivp fdivw fdivd fdivb	divide	<i>fdivx ea, fn</i> <i>fdivx fm, fn</i> <i>fdivy ea, fn</i>

Table B-2 MC68881 Instructions supported by as—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fetoxr fetoxl fetoxs fetoxp fetoxw fetoxd fetoxb	e^x	fetoxr <i>ea, fn</i> fetoxl <i>fm, fn</i> fetoxs <i>ea, fn</i>
fetoxmlx fetoxmll fetoxmls fetoxmlp fetoxmlw fetoxmld fetoxmlb	$e^x - 1$	fetoxmlx <i>ea, fn</i> fetoxmlx <i>fm, fn</i> fetoxmly <i>ea, fn</i>
fgetexpx fgetexpl fgetexps fgetexpp fgetexpw fgetexpd fgetexpb	get exponent	fgetexpx <i>ea, fn</i> fgetexpx <i>fm, fn</i> fgetexpy <i>ea, fn</i>
fgetmanx fgetmanl fgetmans fgetmanp fgetmanw fgetmand fgetmanb	get mantissa	fgetmanx <i>ea, fn</i> fgetmanx <i>fm, fn</i> fgetmany <i>ea, fn</i>
fintx fintl fints fintp fintw fintd fintb	integer part	fintx <i>ea, fn</i> fintx <i>fm, fn</i> finty <i>ea, fn</i>
fintrx fintrzl fintrzs fintrzp fintrzw fintrzd fintrzb	integer part, round toward 0	fintrx <i>ea, fn</i> fintrx <i>fm, fn</i> fintry <i>ea, fn</i>

Table B-2 MC68881 Instructions supported by as—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fjcc	jump on condition	fjcc label
fjeq	(equal)	
fjne	(not equal)	
fjneq	(not equal or equal)	
fjgt	(greater than)	
fjngt	(not greater than)	
fjge	(greater or equal)	
fjnge	(not greater or equal)	
fjlt	(less than)	
fjnlt	(not less than)	
fjle	(less or equal)	
fjnle	(not less or equal)	
fjgl	(greater or less)	
fjngl	(not greater or less)	
fjgle	(greater, less or equal)	
fjngle	(not greater, less or equal)	
fjogt	(ordered greater than)	
fjule	(unordered less or equal)	
fjoge	(ordered greater or equal)	
fjult	(unordered less than)	
fjolt	(ordered less than)	
fjuge	(unordered greater or equal)	
fjole	(ordered less or equal)	
fjugt	(unordered greater than)	
fjogl	(ordered greater or less)	
fjueq	(unordered equal)	
fjor	(ordered)	
fjun	(unordered)	
fjf	(false)	
fjt	(true)	
fjsf	(signalling false)	
fjst	(signalling true)	
fjseq	(signalling equal)	
fjsne	(signalling not equal)	
flog10x	\log_{10}	flog10x ea, fn
flog10l		flog10x fm, fn
flog10s		flog10y fn
flog10p		
flog10w		
flog10d		
flog10b		
flog2x	\log_2	flog2x ea, fn
flog2l		flog2x fm, fn
flog2s		flog2y ea, fn
flog2p		

Table B-2 MC68881 Instructions supported by a_s—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
flog2w flog2d flog2b	\log_2 (contd.)	
flognx flognl flogns flognp flognw flognd flognb	\log_e	flognx <i>ea, fn</i> flognx <i>fm, fn</i> flogny <i>ea, fn</i>
flognplx flognpil flognpls flognplp flognplw flognp1d flognplb	$\log_e(x+1)$	flognplx <i>ea, fn</i> flognplx <i>fm, fn</i> flognply <i>ea, fn</i>
fmodx fmodl fmods fmodp fmodw fmodd fmodb	modulo	fmodx <i>ea, fn</i> fmodx <i>fm, fn</i> fmody <i>ea, fn</i>
fmovex fmove1 fmoves fmovep fmovew fmoved fmoveb	move fp register	fmovex <i>ea, fn</i> fmovex <i>fm, ea</i> fmovey <i>ea, fn</i>
fmovecrx	move constant ROM	fmovecrx # <i>ccc, fn</i>
fmovemx fmoveml fmovem	move multiple data registers	fmovey <i>ea, list</i> fmovemx <i>list, ea</i> fmoveml <i>ea, dn</i> fmovem <i>dn, ea</i>
fmulx fmull fmuls fmulp	multiply	fmulx <i>ea, fn</i> fmulx <i>fm, fn</i> fmuly <i>ea, fn</i>

Table B-2 MC68881 Instructions supported by as—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fmulw fmuld fmulb	multiply (<i>contd.</i>)	
fnegx fnegl fnegs fnegp fnegw fnegd fnegb	negate	fnegx <i>ea, fn</i> fnegx <i>fm, fn</i> fnegy <i>ea, fn</i>
fnop	no operation	fnop
fremx freml fremf fremw fremd fremb	IEEE remainder	fremx <i>ea, fn</i> fremx <i>fm, fn</i> fremf <i>ea, fn</i>
frestore	restore internal state	frestore <i>ea</i>
fsave	save internal state	fsave <i>ea</i>
fscalex fscalel fscalf fscalep fscalew fscaled fscaleb	scale exponent	fscalex <i>ea, fn</i> fscalex <i>fm, fn</i> fscalf <i>ea, fn</i>
fsc fseq fsne fsneq fsgt fsngt fsge fsnge fslt fsnlt fsle fsnle fsgl fsngl fsgle	set according to condition (equal) (not equal) (not equal or equal) (greater than) (not greater than) (greater or equal) (not greater or equal) (less than) (not less than) (less or equal) (not less or equal) (greater or less) (not greater or less) (greater, less or equal)	fsc <i>ea</i>

Table B-2 MC68881 Instructions supported by as—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
<i>fsngle</i>	(greater, less or equal)	
<i>fsogt</i>	(not greater, less or equal)	
<i>fsule</i>	(unordered less or equal)	
<i>fsoge</i>	(ordered greater or equal)	
<i>fsult</i>	(unordered less than)	
<i>fsolt</i>	(ordered less than)	
<i>fsuge</i>	(unordered greater or equal)	
<i>fsole</i>	(ordered less or equal)	
<i>fsugt</i>	(unordered greater than)	
<i>fsogl</i>	(ordered greater or less)	
<i>fsueq</i>	(unordered equal)	
<i>fsor</i>	(ordered)	
<i>fsun</i>	(unordered)	
<i>fsf</i>	(false)	
<i>fst</i>	(true)	
<i>fssf</i>	(signalling false)	
<i>fsst</i>	(signalling true)	
<i>fsseq</i>	(signalling equal)	
<i>fssne</i>	(signalling not equal)	
<i>fsgldivx</i>	single-precision divide	<i>fsgldivx ea, fn</i>
<i>fsgldivs</i>		<i>fsgldivx fm, fn</i>
<i>fsgldivl</i>		<i>fsgldivy ea, fn</i>
<i>fsgldivp</i>		
<i>fsgldivw</i>		
<i>fsgldivb</i>		
<i>fsglmulx</i>	single-precision multiply	<i>fsglmulx ea, fn</i>
<i>fsglmuls</i>		<i>fsglmulx fm, fn</i>
<i>fsglmull</i>		<i>fsglmuly ea, fn</i>
<i>fsglmulp</i>		
<i>fsglmulw</i>		
<i>fsglmulb</i>		
<i>fsinx</i>	sin	<i>fsinx ea, fn</i>
<i>fsinl</i>		<i>fsinx fm, fn</i>
<i>fsins</i>		<i>fsiny ea, fn</i>
<i>fsinp</i>		
<i>fsinw</i>		
<i>fsind</i>		
<i>fsinb</i>		
<i>fsincosx</i>	simultaneous sine and cosine	<i>fsincosx ea, fc: fs</i>
<i>fsincosl</i>		<i>fsincosx fm, fc: fs</i>
<i>fsincoss</i>		<i>fsincosy ea, fc: fs</i>
<i>fsincosp</i>		

Table B-2 MC68881 Instructions supported by as— Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fsincosw fsincosd fsincosb	simultaneous sine and cosine (<i>contd.</i>)	
fsinhx fsinhs fsinhp fsinhw fsinhd fsinhb	hyperbolic sine	fsinhx <i>ea, fn</i> fsinhx <i>fm, fn</i> fsinhy <i>ea, fn</i>
fsqrtx fsqrtl fsqrts fsqrtp fsqrtw fsqrt d fsqrtb	square root	fsqrtx <i>ea, fn</i> fsqrtx <i>fm, fn</i> fsqrty <i>ea, fn</i>
fsubx fsubl fsubs fsubp fsubw fsubd fsubb	subtract	fsubx <i>ea, fn</i> fsubx <i>fm, fn</i> fsuby <i>ea, fn</i>
ftanx ftanl ftans ftanp ftanw ftand ftanb	tangent	ftanx <i>ea, fn</i> ftanx <i>fm, fn</i> ftany <i>ea, fn</i>
ftanhx ftanhl ftanhs ftanhp ftanhw ftanhd ftanhb	hyperbolic tangent	ftanhx <i>ea, fn</i> ftanhx <i>fm, fn</i> ftanhy <i>ea, fn</i>
ftentoxx ftentoxl ftentoxs ftentoxp	10^x	ftentoxx <i>ea, fn</i> ftentoxx <i>fm, fn</i> ftentoxy <i>ea, fn</i>

Table B-2 MC68881 Instructions supported by a s— Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
ftentoxw ftentoxd ftentoxb	10 ^x (contd.)	
ftrapcc ftrapeq ftrapeqw ftrapeql ftrapne ftrapnew ftrapnel ftrapgt ftrapgtw ftrapgtl ftrapngt ftrapngtw ftrapngtl ftrapge ftrapgew ftrapgel ftrapnge ftrapngew ftrapngel ftraplt ftrapltw ftrapltl ftrapnlt ftrapnltw ftrapnltl ftraple ftraplew ftraplel ftrapnle ftrapnlew ftrapnlel ftrapgl ftrapglw ftrapgll ftrapngl ftrapnglw ftrapngll ftrapgle ftrapglew ftrapglel	trap conditionally (equal) (not equal) (greater than) (not greater than) (greater or equal) (not greater or equal) (less than) (not less than) (less than or equal) (not less than or equal) (greater than or less) (not greater than or less) (greater, less or equal)	ftrapcc ftrapcc #data

Table B-2 MC68881 Instructions supported by as—Continued

<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
fttrapngle	(not greater, less or equal)	
fttrapnglew		
fttrapnglel		
fttrapogt	(ordered greater than)	
fttrapogtw		
fttrapogtl		
fttrapule	(unordered less or equal)	
fttrapulew		
fttrapulel		
fttrapoge	(ordered greater or equal)	
fttrapogew		
fttrapogel		
fttrapult	(unordered less than)	
fttrapultw		
fttrapultl		
fttrapolt	(ordered less than)	
fttrapoltw		
fttrapoltl		
fttrapuge	(unordered greater or equal)	
fttrapugew		
fttrapugel		
fttrapole	(ordered less or equal)	
fttrapolew		
fttrapolel		
fttrapugt	(unordered greater than)	
fttrapugtw		
fttrapugtl		
fttrapogl	(ordered greater or less)	
fttrapoglw		
fttrapogll		
fttrapueq	(unordered equal)	
fttrapueqw		
fttrapueql		
fttrapor	(ordered)	
fftraporw		
fttraporl		
trapun	(unordered)	
fttrapunw		
fttrapunl		
fttrapf	(false)	
fttrapfw		
fttrapfl		
fttrap	(true)	
fttraptw		
fttraptl		


Table B-2 MC68881 Instructions supported by as—Continued


<i>Mnemonic</i>	<i>Operation Name</i>	<i>Syntax</i>
ftrapsf ftraptw ftrapsfl ftrapst ftrapsfw ftrapstl ftrapseq ftrapseqw ftrapseql ftrapsne ftrapsnew ftrapsnel	(signalling false) (signalling true) (signalling equal) (signalling not equal)	
ftstx ftstl ftsts ftstp ftstw ftstd ftstb	test operand	ftstx <i>ea</i> ftstx <i>fm</i> ftsty <i>ea</i>
ftwotoxx ftwotoxl ftwotoxs ftwotoxp ftwotoxw ftwotoxd ftwotoxb	2^x	ftwotoxx <i>ea, fn</i> ftwotoxx <i>fm, fn</i> ftwotoxy <i>ea, fn</i>

C

FPA Assembler Syntax

FPA Assembler Syntax	83
C.1. Instruction Syntax	83
C.2. Register Syntax	84
C.3. Operand Types	84
C.4. Two-Operand Instructions	84
C.5. Three-Operand Instructions	85
C.6. Four-Operand Instructions	86
C.7. Other Instructions	90
C.8. Restrictions and Errors	91
C.9. Instruction Set Summary	91





FPA Assembler Syntax

This appendix describes the Sun Floating-Point Accelerator (FPA) support extensions to `as` included in Sun software release 3.1 and later.

The extensions to `as` are described in general, with discussions of two-, three-, and four-operand instruction examples. Some instructions covered separately don't follow the formats described at the beginning of the appendix. The appendix includes restrictions and potential errors, followed by a summary of supported floating-point instructions.

C.1. Instruction Syntax

The general format for floating-point instructions is

```
fpopt@A    operands
```

where

`fp` indicates an FPA instruction.

`op` is the opcode name.

`t` is the operand type, either single (`s`) or double (`d`).

The `@A` part of the instruction is optional. When present, `A` specifies the address register which contains the base address for the FPA and can be in the range 0..7. If this form is used, a previous instruction must load the FPA address (0xe0000000) into the specified address register.

If `@A` is not present, then absolute long addressing is used to refer to the FPA. This form is more efficient for short routines.

Depending on the instruction, there may be from zero to four operands specified. The operands can be any of the following forms:

- Any MC68020 effective address, with the exception that absolute short addresses are not allowed for double-precision values.
- If either of the data register or the address register is used to hold a double-precision value, then the value will be in a register pair and both registers, separated by a colon, must be specified in the instruction. For example:

```
fpaddd    d0:d1, fpa0
```

The only exception to this rule is the `fpload` instruction (convert integer to double-precision value).

- In some instructions (command register type) it is possible to specify that the register be in constant RAM. The syntax used for this case is `%n`, where *n* is a register number in the range 0 to 511.

C.2. Register Syntax

The 32 floating-point data registers are designated `fpa0`, `fpa1`, ..., `fpa31`. The supported control registers are:

<i>Hardware</i>	<i>Software</i>
MODE3_0	fpamode
WSTATUS	fpastatus

C.3. Operand Types

as supports three floating-point operand types:

- `s` for single-precision floating-point operands.
- `d` for double-precision floating-point operands.
- `l` for 32-bit integer operands, used for integer to floating-point conversions.

C.4. Two-Operand Instructions

Opcodes such as add, subtract, multiply, divide, negate, absolute value, square root, conversion from integer to floating-point, conversion from single to double (and vice versa) are all represented as:

```
fpopt X, fpan
```

where *t* = `s` or `d`, and *X* is any valid MC68020 effective address for an operand or is an FPA data register.

If *X* is an FPA register which is in the constant RAM, then it can be in the range 0 to 511. If it is not in constant RAM, then it is one of the 32 FPA data registers. When *X* is an FPA register, then `fpan` is one of the 32 floating-point data registers. If *X* is an effective address, then `fpan` is one of the FPA registers in the range 0 to 15. The following are examples of such instructions:

	Instruction	Computes
<code>fpnegs</code>	<code><effective address>, fpa1</code>	
<code>fpsqrd</code>	<code><effective address>, fpa2</code>	
<code>fpsubs</code>	<code>fpa1, fpa2</code>	<code>fpa2 ← fpa2 - fpa1</code>
<code>fprsubs</code>	<code>fpa1, fpa2</code>	<code>fpa2 ← fpa1 - fpa2</code>
<code>fpdivs</code>	<code>d0, fpa2</code>	<code>fpa2 ← fpa2 / d0</code>
<code>fprdivs</code>	<code>d0, fpa2</code>	<code>fpa2 ← d0 / fpa2</code>

In the above examples `fprsubs` and `fprdivs` are the reverse subtract and reverse divide operators, respectively.

The opcodes for sine, cosine, atan, e^x , e^{-x} , $\ln(x)$, $\ln(1+x)$, \sqrt{x} , and $\text{sincos}(x)$ are all supported as command register type instructions:

```
fpop $t$  fpa $x$ , fpa $n$ 
```

where $t = s$ or d .

fpa_x is either a floating-point register or a register in the constant RAM (which is specified as $\%number$). For the sincos instruction, the destination operand is actually a register pair:

```
fpsincos $t$  fpa $x$ , fpa $c$ :fpa $s$ 
```

where fpa_c is the cosine's destination and fpa_s is the sine's destination.

C.5. Three-Operand Instructions

The opcodes $+$, $-$, $*$, $/$ are supported in extended and command register forms as

```
fpop $3t$  X, fpa $m$ , fpa $n$ 
```

where $t = s$ or d and X is an *effective address* for an extended instruction or a floating-point register for a command register type of instruction.

In the *command register form*, X and fpa_m can indicate a register number in the constant RAM. That is, they can either be in the range 0 to 511 or in the range 0 to 31. In the *extended instruction form*, fpa_m and fpa_n must be in the range 0 to 15. In the above format the positions of X and fpa_m can be exchanged for the commutative operators add and multiply (the result of the operation remains the same).

For example,

```
fpa $2$  ← <effective address> + fpa $1$ 
```

can be represented by either of the following forms:

```
fpa $dd3s$  <effective address>, fpa $1$ , fpa $2$   
fpa $dd3s$  fpa $1$ , <effective address>, fpa $2$ 
```

The same rule applies to subtract and divide operations. However, they are not commutative, so different answers result from each order. For example,

```
fpa $2$  ← fpa $1$  - <effective address>
```

must be coded as:

```
fpa $sub3s$  <effective address>, fpa $1$ , fpa $2$ 
```

whereas

```
fpa2 ← <effective address> - fpa1
```

must be coded as:

```
fpsub3s fpa1, <effective address>, fpa2
```

Following the same format,

```
fpa3 ← fpa2 - fpa1
```

must be coded as:

```
fpsub3s fpa1, fpa2, fpa3
```

C.6. Four-Operand Instructions

In the extended and command register formats there are pivot instructions of the form:

```
fpopt X, fpax, fpay, fpan
```

where $fpan$ is the destination floating-point data register, $t = s$ or d , and X is an effective address or a floating-point register.

In the extended form, the positions of X and $fpay$ can be exchanged for both single- and double-precision types of instructions. In single-precision extended form, it is possible for two of the four operands to be effective addresses. This is in general either the first and third or the second and third operands.

In the command register form, $fpax$ and $fpay$ can be replaced by $\%x$ and $\%y$ indicating register numbers x and y in the constant RAM.

For four-operand instructions, $fpax$, $fpay$ and $fpan$ can each be in the range 0 to 15 when X is an effective address. If X is an FPA register, then X and $fpan$ must be in the range 0 to 31 and $fpax$ and $fpay$ can either be in the range 0 to 511 (designating a location in constant RAM) or else in the range 0 to 31.

These pivot instructions are rather complicated and will be dealt with completely. The following shows the forms of each operation, the assembly code equivalent to each form, a generalization of the assembly instruction and a sequence of operations equivalent to the pivot instruction.

Instruction		Meaning
fpma(s,d)	<effective address>, reg2, reg3, reg1	reg1 ← reg3 + (reg2 * operand)
fpma(s,d)	reg2, reg3, <effective address>, reg1	reg1 ← operand + (reg3 * reg2)
fpma(s,d)	reg4, reg2, reg3, reg1	reg1 ← reg3 + (reg2 * reg4)
fpmas	<ea1>, reg2, <ea2>, reg1	reg1 ← operand2 + (reg2 * operand1)

The fpma instruction, where m stands for multiply, and a stands for add, can be generalized as

```
fpmat X, fpax, fpay, fpan
```

where *t* is s or d, and *X* is an <effective address> or one of the floating-point data registers. In the extended type of instruction, the positions of *X* and *fpay* can be exchanged. Also, for single precision either the first and third operands or the second and third operands can be effective addresses. Note that, for example,

```
fpmas d0, fpa1, fpa2, fpa3
```

is equivalent to the following sequence of instructions

```
fpmul3s d0, fpa1, temp
fpadd3s temp, fpa2, temp
fpmoves temp, fpa3
```

where temp is a temporary register.

Instruction		Meaning
fpms(s,d)	<effective address>, reg2, reg3, reg1	reg1 ← reg3 - (reg2 * operand)
fpms(s,d)	reg2, reg3, <effective address>, reg1	reg1 ← operand - (reg3 * reg2)
fpms(s,d)	reg4, reg2, reg3, reg1	reg1 ← reg3 - (reg2 * reg4)
fpmss	<ea1>, reg2, <ea2>, reg1	reg1 ← operand2 - (reg2 * operand1)

The fpms instruction, where m stands for multiply, and s stands for subtract, can be generalized as

```
fpmst X, fpax, fpay, fpan
```

where *t* is s or d, and *X* is an <effective address> or one of the floating-point data registers. In the extended type of instruction, the positions of *X* and *fpay* can be exchanged. Also, in single-precision two-memory instructions, either the first and third operands or the second and third operands can be effective addresses. Note that, for example,

```
fpmss fpa1, fpa2, d0, fpa3
```

is equivalent to the following sequence of instructions

```
fpmul3s    fpa1, fpa2, temp
fpsub3s    temp, d0, temp
fpmoves    temp, fpa3
```

The `fpmr` instruction, where `m` stands for multiply, and `r` stands for reverse subtract, can be generalized as

```
fpmrt     X, fpax, fpay, fpan
```

where `t` is `s` or `d`, and `X` is an *<effective address>* or one of the floating-point data registers. In the extended type of instruction, the positions of `X` and `fpay` can be exchanged.

Instruction	Meaning
<code>fpmr{s,d} <effective address>, reg2, reg3, reg1</code>	$reg1 \leftarrow (-reg3) + (reg2 * operand)$
<code>fpmr{s,d} reg2, reg3, <effective address>, reg1</code>	$reg1 \leftarrow (-operand) + (reg3 * reg2)$
<code>fpmr{s,d} reg4, reg2, reg3, reg1</code>	$reg1 \leftarrow (-reg3) + (reg2 * reg4)$
<code>fpmrs <ea1>, reg2, <ea2>, reg1</code>	$reg1 \leftarrow (-operand2) + (reg2 * operand1)$

In single-precision extended form either the first and third operands or the second and third operands can be effective addresses. Note that, for example,

```
fpmrs     d0, fpa1, fpa2, fpa3
```

is equivalent to the following sequence of instructions:

```
fpmul3s    d0, fpa1, temp
fpsub3s    fpa2, temp, temp
fpmoves    temp, fpa3
```

The `fpam` instruction, where `a` stands for add, and `m` stands for multiply, can be generalized as

```
fpamt     X, fpax, fpay, fpan
```

where `t` is `s` or `d`, and `X` is an *<effective address>* or one of the floating-point data registers. In the extended type of instruction, the positions of `X` and `fpay` can be exchanged.

Instruction	Meaning
<code>fpam(s,d) <effective address>, reg2, reg3, reg1</code>	$reg1 \leftarrow reg3 * (reg2 + operand)$
<code>fpam(s,d) reg2, reg3, <effective address>, reg1</code>	$reg1 \leftarrow operand * (reg3 + reg2)$
<code>fpam(s,d) reg4, reg2, reg3, reg1</code>	$reg1 \leftarrow reg3 * (reg2 + reg4)$
<code>fpams <ea1>, reg2, <ea2>, reg1</code>	$reg1 \leftarrow operand2 * (reg2 + operand1)$

In single-precision two-memory instructions, either the first and third operands or the second and third operands can be effective addresses. Note that, for example,

```
fpams    fpa1, fpa2, fpa3, fpa4
```

is equivalent to the following sequence of instructions:

```
fpadd3s  fpa1, fpa2, temp
fpmul3s  temp, fpa3, temp
fpmoves  temp, fpa4
```

The `fpsm` instruction, where `s` stands for subtract, and `m` stands for multiply, can be generalized as

```
fpsmt  X, fpax, fpay, fpan
```

where `t` is `s` or `d`, and `X` is an effective address or one of the floating-point data registers. In the extended type of instruction, the positions of `X` and `fpay` can be exchanged. The special cases for single-precision instructions are that either the first and third operands or the second and third operands can be effective addresses.

Instruction	Meaning
<code>fpsm(s,d) <effective address>, reg2, reg3, reg1</code>	$reg1 \leftarrow reg3 * (reg2 - operand)$
<code>fpsm(s,d) reg2, reg3, <effective address>, reg1</code>	$reg1 \leftarrow operand * (reg3 - reg2)$
<code>fpsm(s,d) reg4, reg2, reg3, reg1</code>	$reg1 \leftarrow reg3 * (reg2 - reg4)$
<code>fpsm(s,d) reg2, <effective address>, reg3, reg1</code>	$reg1 \leftarrow reg3 * (-reg2 + operand)$
<code>fpsm(s,d) reg2, reg4, reg3, reg1</code>	$reg1 \leftarrow reg3 * (-reg2 + reg4)$
<code>fpsms <ea1>, reg2, <ea2>, reg1</code>	$reg1 \leftarrow operand2 * (reg2 - operand1)$
<code>fpsms reg2, <ea1>, <ea2>, reg1</code>	$reg1 \leftarrow operand2 * (-reg2 + operand1)$

Note that, for example,

```
fpsms  d0, fpa1, fpa2, fpa3
```

is equivalent to the following sequence of instructions:

```

fpsub3s d0, fpa1, temp
fpmul3s temp, fpa2, temp
fpmoves temp, fpa3

```

C.7. Other Instructions

Other special instructions are listed below. In each of them the last operand is also the destination, except for `tst`, `cmp` and `mcmp` where `fpastatus` is the implied destination. `X` is either an effective address or an FPA data register and `t` is either `s` or `d` for all instructions except `fpmovet`, where `t` can be `s`, `d`, or `l`.

Table C-1 Other Instructions

<i>Mnemonic</i>	<i>Operand</i>	<i>Operation Name</i>
<code>fnop</code>		<code>nop</code>
<code>fptstt</code>	<code>X</code>	operand compare with zero
<code>fpcmpt</code>	<code>X, fpam</code>	register <code>m</code> compare with operand
<code>fpmcmpt</code>	<code>X, fpam</code>	register <code>m</code> compare magnitude with operand
<code>fpmovet</code>	<code>fpam, fpan</code>	move floating-point registers
<code>fpmove2t</code>	<code>fpam, fpan</code>	2x2 matrix move
<code>fpmove3t</code>	<code>fpam, fpan</code>	3x3 matrix move
<code>fpmove4t</code>	<code>fpam, fpan</code>	4x4 matrix move
<code>fpdot2t</code>	<code>fpax, fpay, fpan</code>	$fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1)$
<code>fpdot3t</code>	<code>fpax, fpay, fpan</code>	$fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1) + (fpax+2) * (fpay+2)$
<code>fpdot4t</code>	<code>fpax, fpay, fpan</code>	$fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1) + (fpax+2) * (fpay+2) + (fpax+3) * (fpay+3)$
<code>fptran2t</code>	<code>fpam, fpan</code>	transpose 2x2 matrix
<code>fptran3t</code>	<code>fpam, fpan</code>	transpose 3x3 matrix
<code>fptran4t</code>	<code>fpam, fpan</code>	transpose 4x4 matrix
<code>fpmove</code>	<code>fpamode, <ea></code>	read mode register
<code>fpmove</code>	<code><ea>, fpamode</code>	write to mode register
<code>fpmove</code>	<code>fpastatus, <ea></code>	read status register
<code>fpmove</code>	<code><ea>, fpastatus</code>	write to status register
<code>fpmovet</code>	<code>fpam, <ea></code>	read a floating-point data register
<code>fpmovet</code>	<code><ea>, fpan</code>	write to a floating-point data register

C.8. Restrictions and Errors

In double-precision instructions, when absolute short addressing or a single data or address register is used, *as* reports an invalid operand error.

For the dot product and matrix move and transpose instructions, when the register specified does not fall within the specified range, *as* reports a register out of range error.

For most instructions where one operand is an effective address, the register range is 0 to 15. If all operands are FPA registers, then the register range is 0 to 31. For constant RAM registers, the range is 0 to 511. *as* reports an invalid operand error when any of these registers are not within the permitted range.

C.9. Instruction Set Summary

In the following table, *X* is any valid MC68020 effective address (the form *(xxx) : w* is not allowed for double) or FPA register. In some three- or four-address instructions the position of the *X* and one of the FPA register can be exchanged. This is shown in the fourth column of the following table.

Table C-2 *Floating-Point Instructions*

<i>Instruction</i>	<i>Operand</i>	<i>Operation</i>	<i>Alternative</i>
<i>fpnegs</i> <i>fpnegd</i>	<i>X, fpan</i> <i>X, fpan</i>	negate single negate double	
<i>fpabss</i> <i>fpabsd</i>	<i>X, fpan</i> <i>X, fpan</i>	absolute value single absolute value double	
<i>fpltos</i> <i>fpltod</i>	<i>X, fpan</i> <i>X, fpan</i>	convert integer to single convert integer to double	
<i>fpstol</i> <i>fpdtol</i>	<i>X, fpan</i> <i>X, fpan</i>	convert single to integer convert double to integer	
<i>fpstod</i> <i>fpdtos</i>	<i>X, fpan</i> <i>X, fpan</i>	convert single to double convert double to single	
<i>fpsqrs</i> <i>fpsqrd</i>	<i>X, fpan</i> <i>X, fpan</i>	square single square double	
<i>fpadds</i> <i>fpadd3s</i>	<i>X, fpan</i> <i>X, fpam, fpan</i>	add single add single	<i>fpam, X, fpan</i>
<i>fpaddd</i> <i>fpadd3d</i>	<i>X, fpan</i> <i>X, fpam, fpan</i>	add double add double	<i>fpam, X, fpan</i>
<i>fpsubs</i> <i>fpsub3s</i> <i>fprsubs</i>	<i>X, fpan</i> <i>X, fpam, fpan</i> <i><ea>, fpan</i>	subtract single subtract single reverse subtract single	<i>fpam, X, fpan</i>
<i>fpsubd</i> <i>fpsub3d</i> <i>fprsubd</i>	<i>X, fpan</i> <i>X, fpam, fpan</i> <i><ea>, fpan</i>	subtract double subtract double reverse subtract double	<i>fpam, X, fpan</i>
<i>fpmuls</i> <i>fpmul3s</i>	<i>X, fpan</i> <i>X, fpam, fpan</i>	multiply single multiply single	<i>fpam, X, fpan</i>

Table C-2 Floating-Point Instructions—Continued

<i>Instruction</i>	<i>Operand</i>	<i>Operation</i>	<i>Alternative</i>
fpmuld fpmul3d	X, fpan X, fpam, fpan	multiply double multiply double	fpam, X, fpan
fpdivs fpdiv3s fprdivs	X, fpan X, fpam, fpan <ea>, fpan	divide single divide single reverse divide single	fpam, X, fpan
fpdivd fpdiv3d fprdivd	X, fpan X, fpam, fpan <ea>, fpan	divide double divide double reverse divide double	fpam, X, fpan
fpnop		nop	
fptsts fptstd	X X	single compare with 0 double compare with 0	
fpcmps fpcmpd fpmcmps fpmcmpd	X, fpam X, fpam X, fpam X, fpam	single compare double compare single magnitude compare double magnitude compare	
fpsins fpsind fpcoss fpcosd fpatans fpatand	fpax, fpan fpax, fpan fpax, fpan fpax, fpan fpax, fpan fpax, fpan	sine single sine double cosine single cosine double atan single atan double	
fpetoxs fpetoxd fpetoxms fpetoxmd	fpax, fpan fpax, fpan fpax, fpan fpax, fpan	e ^x single e ^x double e ^x -1 single e ^x -1 double	
fplogns fplognd fplognpls fplognpld	fpax, fpan fpax, fpan fpax, fpan fpax, fpan	ln(x) single ln(x) double ln(1+x) single ln(1+x) double	
fpsincoss fpsincosd	fpax, fpac:fpas fpax, fpac:fpas	fpac ← cosine(x), fpas ← sine(x) fpac ← cosine(x), fpas ← sine(x)	
fpmas fpmad fpmss	X, fpax, fpay, fpan X, fpax, fpay, fpan X, fpax, fpay, fpan	fpas ← (fpax * X) + fpay fpas ← (fpax * X) + fpay fpas ← fpay - (fpax * x)	fpax, X, fpay, fpan fpay, fpax, X, fpan X, fpax, X, fpan fpax, X, X, fpan fpax, X, fpay, fpan fpay, fpax, X, fpan fpax, X, fpay, fpan fpay, fpax, X, fpan X, fpax, X, fpan fpax, X, X, fpan

Table C-2 Floating-Point Instructions—Continued

<i>Instruction</i>	<i>Operand</i>	<i>Operation</i>	<i>Alternative</i>
<i>fpm</i> sd	<i>X</i> , <i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow fpay - (fpax * x)$	<i>fpax</i> , <i>X</i> , <i>fpay</i> , <i>fpan</i> <i>fpay</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i>
<i>fpm</i> rs	<i>X</i> , <i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow (fpax * x) - fpay$	<i>fpax</i> , <i>X</i> , <i>fpay</i> , <i>fpan</i> <i>fpay</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i> <i>X</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i> <i>fpax</i> , <i>X</i> , <i>X</i> , <i>fpan</i>
<i>fpm</i> rd	<i>X</i> , <i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow (fpax * x) - fpay$	<i>fpax</i> , <i>X</i> , <i>fpay</i> , <i>fpan</i> <i>fpay</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i>
<i>fp</i> ams	<i>X</i> , <i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow (fpax + x) * fpay$	<i>fpax</i> , <i>X</i> , <i>fpay</i> , <i>fpan</i> <i>fpay</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i> <i>X</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i> <i>fpax</i> , <i>X</i> , <i>X</i> , <i>fpan</i>
<i>fp</i> amd	<i>X</i> , <i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow (fpax + x) * fpay$	<i>fpax</i> , <i>X</i> , <i>fpay</i> , <i>fpan</i> <i>fpay</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i>
<i>fp</i> sms	<i>X</i> , <i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow (fpax - x) * fpay$	<i>fpax</i> , <i>X</i> , <i>fpay</i> , <i>fpan</i> <i>fpay</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i> <i>X</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i> <i>fpax</i> , <i>X</i> , <i>X</i> , <i>fpan</i>
<i>fp</i> smd	<i>X</i> , <i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow (fpax - x) * fpay$	<i>fpax</i> , <i>X</i> , <i>fpay</i> , <i>fpan</i> <i>fpay</i> , <i>fpax</i> , <i>X</i> , <i>fpan</i>
<i>fpm</i> oves	<i><ea></i> , <i>fpan</i>	write to a register, single	
<i>fpm</i> oved	<i><ea></i> , <i>fpan</i>	write to a register, double	
<i>fpm</i> ove1	<i><ea></i> , <i>fpan</i>	write to a register, integer	
<i>fpm</i> oves	<i>fpam</i> , <i><ea></i>	read a register, single	
<i>fpm</i> oved	<i>fpam</i> , <i><ea></i>	read a register, double	
<i>fpm</i> ove2s	<i>fpam</i> , <i>fpan</i>	2x2 matrix move, single	
<i>fpm</i> ove2d	<i>fpam</i> , <i>fpan</i>	2x2 matrix move, double	
<i>fpm</i> ove3s	<i>fpam</i> , <i>fpan</i>	3x3 matrix move, single	
<i>fpm</i> ove3d	<i>fpam</i> , <i>fpan</i>	3x3 matrix move, double	
<i>fpm</i> ove4s	<i>fpam</i> , <i>fpan</i>	4x4 matrix move, single	
<i>fpm</i> ove4d	<i>fpam</i> , <i>fpan</i>	4x4 matrix move, double	
<i>fp</i> dot2s	<i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1)$	
<i>fp</i> dot2d	<i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1)$	
<i>fp</i> dot3s	<i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1) + (fpax+2) * (fpay+2)$	
<i>fp</i> dot3d	<i>fpax</i> , <i>fpay</i> , <i>fpan</i>	$fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1) + (fpax+2) * (fpay+2)$	

Table C-2 Floating-Point Instructions—Continued

<i>Instruction</i>	<i>Operand</i>	<i>Operation</i>	<i>Alternative</i>
fpdot4s fpdot4d	fpax, fpay, fpan fpax, fpay, fpan	$fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1) + (fpax+2) * (fpay+2) + (fpax+3) * (fpay+3)$ $fpan \leftarrow fpax * fpay + (fpax+1) * (fpay+1) + (fpax+2) * (fpay+2) + (fpax+3) * (fpay+3)$	
fpttran2s fpttran2d fpttran3s fpttran3d fpttran4s fpttran4d	fpam, fpan fpam, fpan fpam, fpan fpam, fpan fpam, fpan fpam, fpan	transpose 2x2 matrix, single transpose 2x2 matrix, double transpose 3x3 matrix, single transpose 3x3 matrix, double transpose 4x4 matrix, single transpose 4x4 matrix, double	
fpmove fpmove fpmove fpmove	fpamode, <ea> <ea>, fpamode fpastatus, <ea> <ea>, fpastatus	read the mode register write on mode register read the status register write to status register	

Index

A

absolute expressions, 18 *thru* 19
addressing categories, 46 *thru* 47
 alterable, 46
 control, 46
 data, 46
 memory, 46
addressing modes, 42 *thru* 45
 .align directive, 37
 .ascii directive, 32
 .asciz directive, 33
assembler directives, 31 *thru* 38
 .align, 37
 .ascii, 32
 .asciz, 33
 .bss, 34
 .byte, 33
 .comm, 36
 .data, 34
 .even, 37
 .globl, 36
 .lcomm, 35
 .long, 33
 .proc, 38
 .skip, 35
 .text, 34
 .word, 33
assembler options, 3 *thru* 4
 -d2, 4
 -h, 4
 -j, 4
 -k, 3
 -L, 3
 -m68010, 3
 -m68020, 3
 -o, 3
 -R, 3
assignment statements, 26 *thru* 27

B

basic elements, 9 *thru* 13
 .bss directive, 34
 .byte directive, 33

C

character set, 9
 .comm directive, 36
comment field, 26
constants, 11 *thru* 12
 decimal, 11
 floating-point, 12
 hexadecimal, 11
 numeric, 11
 octal, 11
 string, 12

D

-d2 option, 4
 .data directive, 34
decimal constants, 11
direct assignment, 26 *thru* 27
directives, 31 *thru* 38
 .align, 37
 .ascii, 32
 .asciz, 33
 .bss, 34
 .byte, 33
 .comm, 36
 .data, 34
 .even, 37
 .globl, 36
 .lcomm, 35
 .long, 33
 .proc, 38
 .skip, 35
 .text, 34
 .word, 33

E

Error Codes, 51
 .even directive, 37
expressions, 17 *thru* 19
 absolute, 18 *thru* 19
 external, 18 *thru* 19
 operators, 17
 relocatable, 18 *thru* 19
 terms, 18
external expressions, 18 *thru* 19



F

floating-point constants, 12
 FPA Assembler Syntax, 83 *thru* 90

G

.globl directive, 36

H

-h option, 4
 hexadecimal constants, 11

I

identifiers, 9 *thru* 10
 Instruction Syntax, 83
 Instructions, Two-Operand, 84

J

-j option, 4

K

-k option, 3

L

-L option, 3
 label field, 23 *thru* 24
 labels, 10 *thru* 11
 local, 10
 numeric, 10
 scope, 10
 .lcomm directive, 35
 lexical elements, 9 *thru* 13
 lines, 23
 local labels, 10
 location counter, 12
 .long directive, 33

M

-m68010 option, 3
 -m68020 option, 3

N

notation, 4 *thru* 5
 numeric constants, 11
 numeric labels, 10

O

-o option, 3
 octal constants, 11
 operand field, 25 *thru* 26
 Operand Types, 84
 operation code field, 24 *thru* 25
 options, 3 *thru* 4
 -k, 3
 -d2, 4
 -h, 4
 -j, 4
 -L, 3
 -m68010, 3
 -m68020, 3

options, *continued*

-o, 3
 -R, 3

P

.proc directive, 38
 program layout, 23 *thru* 27
 pseudo-ops, 31 *thru* 38
 .align, 37
 .ascii, 32
 .asciz, 33
 .bss, 34
 .byte, 33
 .comm, 36
 .data, 34
 .even, 37
 .globl, 36
 .lcomm, 35
 .long, 33
 .proc, 38
 .skip, 35
 .text, 34
 .word, 33

R

-R option, 3
 register operands, 25 *thru* 26
 address registers, 42
 data registers, 42
 special registers, 42
 Register Syntax, 84
 relocatable expressions, 18 *thru* 19

S

scope of labels, 10
 .skip directive, 35
 special register operands
 cc, 42
 dfr, 42
 fpcr, 42
 fpiax, 42
 fpsr, 42
 pc, 42
 sfr, 42
 sp, 42
 sr, 42
 usp, 42
 statements, 23
 comment field, 26
 direct assignment, 26 *thru* 27
 label field, 23 *thru* 24
 operand field, 25 *thru* 26
 operation code field, 24 *thru* 25
 string constants, 12

T

.text directive, 34
 Two-Operand Instructions, 84

U

Usage Errors, 51

W

.word directive, 33

