DISK STORAGE SYSTEM

TECHNICAL MANUAL



REFERENCE MANUAL

3050 DISK STORAGE SYSTEM FOR MICRODATA COMPUTERS

SYSTEM INDUSTRIES

System Industries reserves the right to make changes and/or improvements to its products without prior notification, and without incurring any obligation to incorporate such changes or improvements in equipment previously sold or shipped.

Applicable change information will be furnished by System Industries' Customer Service Department in the form of Customer Service Bulletins, and through changes issued to this manual.

Information in this manual is proprietary, and is not to be reproduced or disseminated in any form without the prior written consent of System Industries. Comments on this manual or its use are invited and should be addressed to System Industries, Technical Publications, P. O. Box 9025, Sunnyvale, CA 94086, USA.

© 1978 By System Industries

CONTENTS

CHAPTER		PAGE
1	INTRODUCTION	1-1
2	FUNCTIONAL CAPABILITIES	2-1
	System Configurations	2-1 2-2 2-8
3	SYSTEM DESCRIPTION	3-1
	Register Descriptions	3-1 3-8 3-1 3-1 3-2
4	OPERATIONS CHECKOUT	4-1
	Loading the Diagnostic Program	4-1 4-8
5	DIAGNOSTIC PROGRAM	5-1
	Program Description	5-1 5-4
APPENDIX		
Α	OPERATING CHARACTERISTICS, UNPACKING AND INSTALLATION	A-1
В	DRAWINGS AND SCHEMATICS	2-1
GLOSSARY.		G-1
INDEX		I-1
MADDANTV		

I. INTRODUCTION

The System Industries Model 4400/4500 Disk Systems are designed to provide a wide range of bulk storage capabilities to users of various minicomputers. All of these systems incorporate the System Industries 3040 Disk Controller combined with either the Diablo Systems Inc. Model 40 Series moving-head disk drives, or the Applied Magnetics Corporation (AMC) fixed-head disk drives, or combinations of both. The moving-head drives provide a large online capacity plus the convenience and flexibility of a removable storage medium, while the fixed-head drives provide very fast access. Thus, these storage systems can be configured to meet in an efficient fashion the needs of a variety of minicomputer system requirements and applications.

This manual describes the Model 4400/4500 Disk System when the Model 3040 Disk Controller is interfaced to the Microdata computers.

The manual includes the functional descriptions and capabilities of the system, procedures on its operational aspects, and includes checkout and diagnostic data. The appendixes contain information regarding installation procedures along with all the necessary diagrams and schematics for a complete understanding of the system.

2. FUNCTIONAL CAPABILITIES

System Configuration

The Model 4400 Disk Storage Systems employ fixed-head disks only and are used in those applications requiring very fast access to limited amounts of data. Model 4500 Systems employ moving-head disk drives and are best suited for those applications requiring large capacity, or the flexibility and convenience of a removable medium for off-line storage. With either system, the user has the option of adding one or more of the other type of disk. Such combinational systems can provide rapid access to those parts of the data or program files that require it, and at the same time, offer large-capacity on-line data storage.

The Model 4400/4500 Systems utilize both the Program I/O and direct memory access facilities of the minicomputer. All commands from the minicomputer to the disk system and status information from the disk system to the computer are transferred via Program I/O. All data transfers between the computer memory and the disk use the DMA facility.

The Model 3040 Controller, which is the heart of the disk storage system, has four independent parallel peripheral ports. Each port can accommodate one of the following:

- One Diablo Model 43 Disk Drive
- One Diablo Model 44 Disk Drive
- One AMC Model 200-D Disk Drive

Any combination of the 3 disk drives may be attached to the 3040 Controller to form a storage system. Since the same set of instructions is used for both the moving-head and the fixed-head disks, the programming is independent of the particular storage system configuration.

Changes to the Model 4400 or 4500 Disk System's configuration can be made conveniently in the field by plugging the cable interfaces for the additional disk drives into the unused ports of the 3040 Controller.

Table 2-1 summaries the capacities, access times, and transfer rates for the Model 4500 Systems and Table 2-2 provides that information for the Model 4400 Systems.

Data Transfer Operation

The main functions of a disk controller are to provide the user with a method of addressing the blocks of data on the disk and to control the parallel to serial or serial to parallel conversions of the data when writing onto or reading from the disk respectively. This subsection describes the methods employed by the Model 3040 Disk Controller when used in the Model 4400/4500 Systems.

Disk Addressing

The smallest addressable block of data in a Model 4400/4500 Disk System is called a sector. For 16-bit minicomputers, each sector contains either 128 or 256 16-bit words, depending upon whether a track is divided into 24 or 12 sectors respectively. The number of tracks in any one disk drive is a function of the type of disk drive and can be obtained from either Table 2-1 or 2-2. In order to address a sector, the user must specify a Block Address which contains both the track and sector information for that particular block of data. The maximum block address for each disk platter is a function of the number of tracks on that disk platter and the number of sectors on each track. Starting

TABLE 2-1
Moving-Head Disk Specifications for 16-bit Computers

	Model 43	Model 44
Number of Tracks per Drive	816	1632
Number of Sectors per Track	12/24	12/24
Number of Words per Sector	256/128	256/128
Total Drive Capacity (Words)	2,506,752	5,013,504
Maximum System Capacity (Words)	10,027,008	20,054,016
Bit Transfer Rate	2500 Khz	2500 Khz
Word Transfer Rate	156 Khz	156 Khz
Average Rotational Latency	12.5 ms	12.5 ms
Head Movement Times, Max.:		
Cylinder to Cylinder	12 ms	12 ms
Average	38 ms	38 ms

TABLE 2-2 $\begin{tabular}{ll} Specifications for a Maximum Capacity Fixed-Head \\ System for 16-bit Computers. \end{tabular}$

Maximum Number of Tracks*	128	
Number of Sectors/Track	12/24	
Number of Words/Sector	256/128	
Total Disk Capacity (Words)	393,216	
Maximum System Capacity (Words)	1,572,864	
Bit Transfer Rate	3.4 MHz	
Word Transfer Rate	191 Khz	
Average Access Time	8.3 ms	

^{*}AMC drives are available with 1-16 heads. Each head records on 8 tracks. Formatting is performed prior to shipment.

with sector zero of track zero and going to the last sector of the last track, each sector is identified with an ascending 15-bit binary value which will be unique for each sector. Thus to address a sector, the user must specify its unique 15-bit block address, and from that value, the Model 3040 Controller will automatically calculate the correct track and sector values. This alleviates the user from having to work with the numbers 12 or 24, which are not multiples of two, when specifying a disk address.

• Data Transfer Specification

Besides the starting disk address, only two other parameters need to be specified to initiate a data buffer of any size - from one word up to 32,768 words. These two other parameters are the word count and the starting core address. These parameters are initialized prior to a data transfer initiation by a single I/O instruction and are automatically maintained and updated by the 3040 Controller throughout the ensuing transfer.

NOTE: A "word" is defined to be 16 bits in length.

Once these three parameters have been initialized and the data transfer is started, the 3040 Controller will transfer the exact number of words as specified by the word count and will automatically cross any sector, track, or cylinder boundary to access these words. This word count/current address approach to data transfer operations enables the user to transfer large blocks of data with just a single sequence of I/O instructions, without regard to disk boundaries. Sectors of data are transferred consecutively, even when going across track boundaries.

A revolution of time is lost only on moving-head disks when going across cylinder boundaries to allow time for the heads to move to the next cylinder.

• Read and Write Operations

The I/O instructions which initiate the read or write operation actually initiate a command seek-read or a seek-write operation. This concept thus helps simplify the programming steps to start a data transfer since the user doesn't have to separately preposition the head before a read or write instruction is executed. The longer time it takes to do a seek-read or seek-write over just a read or write after the head has been positioned does not affect the total system, since the disk ports are parallel in construction and overlap seeks on any other port may be initiated at any time. In addition, the combined seek-read (or write) operation makes the moving-head disk appear to the user to be no different than the fixed-head disk except for the response time, allowing programming to be done independently of the disk type.

Address Verification

For the moving-head drives, the Model 3040 Controller automatically verifies that the correct sector has been located before a read or write operation can take place on any sector. This is done for each and every sector to be read or written, and is especially important for the write operation where an inaccurate head movement would cause a loss of data without this verification. This address verification is accomplished by comparing the address of the desired block address and the actual address written at the

beginning of each sector on the disk. These block addresses are written on each disk cartridge prior to its use by means of a disk formatting program. Should an addressing error be sensed, an automatic restore is done on that disk port by the Model 3040 Controller to alleviate the programmer from having to accomplish this by additional instructions.

• Double Buffering

In order to allow the computer some timing leeway while still keeping up with the high transfer rates of the disk drives, a double buffering data transfer scheme is employed.

Data coming off the disk during a read operation comes in in a bit serial fashion and shifts into the Data Shift Register in the 3040 Controller. When this shift register is full, a parallel transfer must take place from the shift register into a buffer interface register which holds the data for a computer DMA cycle while the shift register is busy shifting in the next word. If only one buffer interface register were employed, this would require that the computer answer the DMA request within the time it takes to shift in one word to the disk controller. This would place limitations on both system architectures and the types of instructions one could use while the data transfer was taking place.

To alleviate this problem, a double buffering scheme using a second buffer interface register was employed. This gives the

computer twice the amount of time it takes the disk to transmit one word to the controller for it to answer a DMA request. This scheme is also utilized when writing onto the disk. This gives the system designer and programmer the flexibility needed without worrying about the speed of the disk transfers.

Error Checking

The Model 4400/4500 Disk Systems are constantly sensing for the occurrence of nine different errors. Four of these, which are sensed by the disk drives themselves, are the File Ready, Write Check, Logical Address Interlock and Seek Incomplete Errors.

The other five, which are sensed by the Model 3040 Controller, are the Address Verification, Cyclic Redundancy Check, Computer Timing, Write-Lockout and Format errors. When any of these errors are sensed, the operation is terminated with the cause of the termination displayed in the Control and Error Register of the Model 3040 Controller.

• Post-Transfer Status Information

At the completion of a data transfer, as well as during it, the contents of both the Block Address Register and the Control and Error Register in the Model 3040 Controller are available via program I/O instructions. The information in the Block Address Register will contain either the block address of the sector on the disk following the last one involved in the transfer operation if the transfer was successfully completed, or the block address of the sector on the disk when one of the nine error was sensed. The

contents of the error portion of the Control and Error Register indicates which errors, if any, occurred during the transfer operation.

Additional Features

The following features, in addition to those directly involved in the data transfer operation, enhance the capabilities and ease of use of the Model 4400/4500 Disk Systems.

• Bad Sector Indication

Bad sectors on a disk cartridge used in moving-head drives can be identified and then flagged by means of a format program. This is done by incorrectly formatting the bad sector, thus forcing an address verification error. Software look-up tables may then be used to identify the replacement sector.

Write Protection

For moving-head disks, any sector on a cartridge can be write-protected by setting the write-protect bit in the Block Address Word. The setting of this bit is done when the sector is formatted prior to its use. When it is set and during the course of normal operation (when the format switch is in the "NORMAL" position), an attempt to write that sector will result in the generation of a write-protect error and a termination of the write operation. The initial writing of write-protected sectors or the updating of information in write-protected

sectors can be accomplished through manual intervention by switching the format switch to the "FORMAT" position before attempting to write on those sectors. In this case, the format switch serves as a write-protect override switch.

Write-protection in the fixed-head disks may only be accomplished if the disk is equipped with the write-protect option. With this option, groups of eight tracks may be protected against write operations by setting the write-protect switch (located on the front panel of the disk) associated with the set of tracks. As with the cartridge disk, if a write operation is attempted on any sector in a set of tracks whose write-protect switch has been set, the write operation will be terminated and the occurrence of the write-protect error will be indicated in the Status Register of the controller.

• Overlap Seeking

With four parallel ports and separate Seek Address and Block Address Registers, the design of the Model 3040 Disk Controller allows the user to initiate overlap seeks (head-positioning actions without data transfers automatically following) on a disk port at any time, even if a data transfer is in progress on another disk port. This capability can greatly enhance system response times by overlapping the longer head movement times with other system actions and reducing the access times of data transfers down to the lower limit of the average rotational delay of the drive.

• Interrupt Generation

The Model 4400/4500 Disk Systems are designed to fully utilize both the skip-on-condition (either "done" or "busy") instructions and the interrupt capabilities of the Microdata series computers to which it is interfaced. The programmer may read the CER and test either the done or busy flags at any time, and can control interrupts locally in the Model 3040 Disk Controller via the interrupt enable bit of the Control and Error Register. If the interrupt enable bit is set when the done flag gets set, an interrupt request will be generated to the computer.

The done flag will be set when a data transfer completes, either successfully or with the sensing of an error, or when a head movement terminates from an overlap seek while there is no data transfer in progress.

The information needed to interpret the cause of the interrupt is contained in the Control and Error Register of the Controller for data-transfer-related interrupts and in the Seek Status Register for interrupts generated at the completion of a seek operation. Both of these registers may be interrogated by an I/O instruction in an interrupt subroutine.

Instruction Timing

The Model 4400/4500 Systems have been designed to eliminate timing problems that could result under certain sequences of disk system comands. For example:

- The controller will automatically queue a data transfer instruction for a cartridge disk drive that is presently seeking and will execute that data transfer instruction upon the completion of the seek operation.
- The controller will automatically queue a data transfer instruction until the completion of the sequence that sets up the Word Count Register and Current Address Register. This relieves the CPU of any waiting when initiating the data transfer operation.
- Overlap seeks may be initiated on any port at any time.

 However, the execution of an overlap seek on a port is

 ignored when that port is presently seeking or performing
 a data transfer.
- The registers in the controller that receive commands from the computer are always available; the programmer does not have to observe any minimum waiting time restrictions.

₱-			
•			

SYSTEM DESCRIPTION

This chapter contains the description of the Model 3040 Controller and is presented in terms of the registers whose contents control the controller operation and provide information to the CPU, and the instructions which control these registers.

See Appendix B, Drawing # 3050-9006-1, for a block diagram of the 3040 Controller interfaced with a Microdata computer and a single disk drive. Using programmed I/O instructions, information moves to or from the Control and Error Register and the Block Address Register, only to the Seek Address Register, and only from the Seek Status Register. The two buffer interface registers are connected to the DMA facility of the computer for data transfers and the Current Address Register is attached to the DMA facility for specifying the locations in the CPU memory to (or from) which the data is to be transferred.

REGISTER DESCRIPTIONS

The following controller registers are those with which the programmer has direct contact (either establishing or interogating their contents):

• Control and Error Register

The Control and Error Register (CER) is a 16-bit register, whose upper half consist of seven error-indicator bits and whose lower half provides seven data transfer control and status buts. One bit is unused.

A total of nine different errors are sensed by the controller during a data transfer operation. They have been divided into three equal groups so that a two-bit field may describe which of the three errors in a group has occurred or that none of the three has occurred. One bit, the error flag, is used to indicate if any of the nine possible errors has occurred.

The control portion of the CER contains the busy and done flags to indicate the current status of a controller data transfer operation, the disk unit select bits used to select one of the four ports for a data transfer, the interrupt enable and format enable bits, and a read disk indicator bit used to control the direction of all data transfers on the data channel.

The specific bit assignments for this register are as follows:

-			
	BIT		FUNCTION
	15		Error Flag. Indicates that an error occurred.
	14,13	00	No Format, Select, or Timing Errors.
•		01	Format Error. Indicates an attempt to format a disk without having the format switch in the FORMAT position, or to format a fixed-head disk.
		10	Select Error. Disk command assigned to a port that either has no disk or has a disk which is not in a condition to operate.
		11	Timing Error. Computer did not respond in time to receive or supply a data word from/to the controller.
	12,11	00	No Logical Address Interlock, Address Verification, or Seek Incomplete Errors.
		01	Logical Address Interlock. Indicates that the track address given to the controller is greater than the maximum track value for the disk selected.

- Address Verification Error.
 Indicates that the controller has detected a difference between the Block Address Word in the sector it is attempting to read or write and the Block Address it expects to fine there. The controller initiates an automatic restore on that disk.
- 11 Seek Incomplete Error.
 Indicates a hardware malfunction in the disk. The controller initiates an automatic restore on that disk.
- 10,9 OO No Write Lock Out, Write Check or Cyclic Redundancy Check errors.
 - Ol Write Lock Out Error.
 Indicates an error occurred when the program attempted to write onto a write-protected sector. The format switch can override the write-protected capability in the moving-head disk.
 - 10 Write Check Error.
 Indicates a malfunction in the disk that makes it incapable of writing data.
 - 11 Cyclic Redundancy Check Error.
 Indicates that an error was detected in the cyclic redundancy check word when reading the data from the disk.
- 8 Identical to Bit O.
- 7 Unused. Will always read as zero.
- Interrupt Enable.

 When set, this bit will allow the controller to generate an interrupt request when the done bit gets set.
- Format Enable.
 When set, this bit will allow a sector to be formatted on a moving-head disk.
- 4,3 Disk Unit Select.
 A two bit field selecting one of four ports for a data transfer.
- Read Disk Enable.
 This bit, which is automatically controlled by the controller, is used to indicate the direction of a data transfer. When set, the controller is reading from the disk; when clear the controller is writing onto the disk.
- Busy Flag.
 Indicates the controller is busy transferring data to or from the selected disk.
- Done Flag.
 When set, this bit indicates that either (1) a data transfer operation has been completed, or (2) an independent seek operation has been completed while there is no data transfer active to any of the other three ports.

• Seek Status Register

The Seek Status Register (SSR) is a 16-bit register and is used to hold the status and results of all seek operations. It is composed of four 3-bit registers, each of which is associated with a disk port. Four bits are unused. In each 3-bit register, two bits are used to indicate the results of the last seek on the port while the third bit is a dynamic indication of whether the port is ready to receive a seek command. This register may only be read back to the accumulator, while the two bits used to indicate the seek results are automatically cleared upon a seek being initiated on that port. Those ports are having disks connected to them will have their 3-bit register read back as a 78. The complete bit assignments are as follows:

BIT	<u>FUNCTION</u>
12-14	Status register corresponding to disk port 3.
8-10	Status register corresponding to disk port 2.
4-6	Status register corresponding to disk port 1.
0-2	Status register corresponding to disk port 0.
3,7,11,15	Unused. Will always read as ones.
2,6,10,14	Indicates that a Hardware Seek Error has occurred. This can occur from either seeking to a non-existent cylinder (i.e., a Logical Address Interlock Error) or if the disk was unsuccessful in seeking to a legal cylinder number does occur, the controller will automatically generate a restore command to the disk.
1,5,9,13	Indicates that a Busy Error has occurred. This can occur from initiating a seek on a port when it was either active doing a data transfer or was not in a condition to receive a seek operation. In either case, the seek command is ignored when this error occurs.
0,4,8,12	A dynamic indicator for whether the port is in a condition to receive a seek command. A zero indicates it is ready while a one indicates that either the head is presently moving or that the drive is not ready.

• Seek Address Register

The Seek Address Register (SAR) is a 16-bit register used to temporarily hold the port and block address information while an overlap seek is initiated. It is also used as a communication path for those program I/O instructions entering the Block Address Register. The Seek Address Register may not be read back into the accumulator, but is always free to receive programmed information without any timing restrictions. The specific bit assignments are as follows:

BIT	FUNCTION
15, 14	A two-bit field used to select the port on which the overlap seek operation is to be initiated.
13-0	The block address containing the cylinder value to which the head will move when the overlap seek is executed. For 12 sector per track operation, this will be the full block address number. For 24 sector per track operation, this field will be the 14 most significant bits of the 15-bit block address number.

• Block Address Register

The Block Address Register (BAR) is a 16-bit register used to hold the block address for read and write operations. It is entered with the starting block address when the read or write operation is initiated, and is automatically updated when data transfers require going across sector boundaries. The specific bit assignments are as follows:

BIT	FUNCTION
15	Disk Select: A zero will select the non-removeable disk and a one will select the removeable disk for a moveable-head disk. This bit should be a zero for the fixed-head disk.
14-0	The block address to or from which the controller will transfer data.

OTHER REGISTERS

The registers described below are also used by the 3040 Controller, but are not available for programmer contact.

• Word Count Register (WCR)

This 16-bit register stores the number of words remaining to be transferred and is updated as the transfer of each word takes place.

• Current Address Register (CAR)

This 16-bit register holds the core memory address for the word being transferred and is incremented after each transfer occurs.

• Data Shift Register (DSR)

During a read operation the Data Shift Register takes the data from the disk in a bit-serial fashion (least significant bits first) and when a complete word has been assembled that word is transferred in parallel to one of the buffer interface registers. The transfers alternate between Buffer Interface

Register #1 and Buffer Interface Register #2. During a write operation, data from the buffer interface registers are alternately transferred a word at a time into the Data Shift Register which in turn transmits the data in a bit-serial fashion (least significant bit first) out to the disk.

Buffer Interface Register (BIR)

As mentioned above, the data coming from the disk to the computer or vice versa pass through one of the two buffer interface registers. For a sequence of words being transferred, the registers are used alternately (first Register #1, then Register #2, then Register #1, and so on). This double buffering scheme gives the computer twice the oneword transfer time to respond to a data transfer request. With the high bit-transfer rates of these disk drives, this is particularly important if time-consuming instructions, such as indirect addressing sequences, are being used.

• Arithmetic Check Register (ACR)

This register accumulates the arithmetic checksum word generated during the transfer of data to or from a sector. After writing a sector, this word is written at the end of the sector. After a read operation, the previously written checksum word is compared to the contents of this register to verify the correctness of the data transfer operation.

• Sector Address Register (SCR)

This 5-bit register, whose inputs are the sector information out of the address divide network, holds the current sector value for only the read or write operations. This register is not altered when an overlap seek is executed.

• Sector Counter

This register contains the number of the sector currently under the read/write heads. As the disk revolves, the Sector Counter is updated by the sector pulses from the disk and is compared with the contents of the Sector Address Register in order to determine when a data transfer operation should begin. This counter is located in the disk drive for moveable-head drives and on the disk interface cable for fixed-head drives.

DISK SECTOR FORMAT

This section describes the format of each sector on the cartridge disks and the fixed-head disks.

Moveable-Head Disk Sector Format

The format for a moveable-head disk sector is illustrated in Figure 3-2. Each item in this sector is described below:

- First Preamble

The preamble at the beginning of each sector consists of thirteen 16-bit words written on the disk. The first 207 bits in the preamble are zeros; the last bit is a one.

- Block Address Word

This 16-bit word written on the disk contains the block address of the particular sector. The block address is written on a cartridge when it is formatted. Before a data transfer operation takes place, this block address is read and compared with the disired address in order to verify that the correct sector has been located. Bits 14-0 of the Block Address Word must correspond directly with bits 14-0 of the Block Address Register for the verify to be completed. Bit 15 of the Block Address Word is used as the write protect bit for the sector. If it is a zero, normal operation will occur. If it is set to a one, the sector will be write-protected and a write lock out error will occur if an attempt is made to write in a write-protected sector. Placing the format switch in the "FORMAT" position will override this write protect bit and allow updating of data in a write-protected sector.

- Second Preamble

The Second Preamble contains a 51.2 us string of bits (all zeros except for the last bit which is a one). This preamble envelopes the write amplifier turn-off and turn-on for the format and data sections respectively, and provides the read circuitry with a zero field for resynchronization during a read operation.

- Data

The data portion of the sector contains either 256 or 128 16-bit words for 12 or 24 sector per track operation, respectively.

- Cyclic Redundancy Check Word

This 16-bit word is the one's complement sum of the 256 or 128 data words in the sector. This word is automatically computed by the controller and written on the disk during a write operation. It is read and compared with a recalculated value from the disk data to verify the validating of the data transfer during a read operation.

- Overhead

The overhead is the unused portion of the sector. It is nominally 278 or 66 us for 12 or 24 sectors per track respectively, but will vary as a function of the instantaneous speed tolerances of the disks and with interchangability tolerances of the disk cartridges.




Figure 3.2
Moveable-Head Disk Sector Format

Fixed-Head Disk Sector Format

The format for a fixed-head disk sector is illustrated in Figure 3.3. Each item in this sector is described below:

- Preamble

The preamble at the beginning of each sector consists of nine bits. The first seven bits are ones followed by a zero-one combination for the last two bits.

- Data

The data portion of the sector contains either 256 or 128 16-bit words for 12 and 24 sector per track operation, respectively.

- Cyclic Redundancy Check Word

This 16-bit word is the one's complement sum of the 256 or 128 data words in the sector. This word is automatically computed by the controller and written on the disk during a write operation. It is read and compared with a recalculated value from the disk data to verify the validity of the data transfer during a read operation.

- Overhead

The overhead is the unused portion of the sector. It has a nominal value of 20 us.




Figure 3.3
Fixed-Head Disk Sector Format

NOTE: The formatting of the fixed-head disk is done by the writing of a clock track on the disk with special equipment.

INTERFACE OPERATIONS

There are several differences between the Microdata 800/1600 version and other 16-bit versions of the System Industries 3040 Controller, specifically:

1) A General Buffer Register has been added to the controller. While the Microdata computer has 16-bit accumulators, it can only transfer 8 bits of information at a time. The General Buffer Register enables the controller to work with 16-bit words but transfer control information to and from the computer in 8-bit bytes. Figure 3.4 shows how the General Buffer Register has been incorporated into the controller.

A transfer of information from an accumulator to a controller register, (all but the Control and Error register), requires the following steps:

- a) Accumulator bits 7 through 0 are transferred to the General Buffer Register.
- b) Bits 15 through 8 of the accumulator are shifted into accumulator bit positions 7 through 0.
- c) The information from the upper half of the accumulator, (that which has been shifted into bit locations 7 through 0), is transferred into bit positions 15 through 8 of the controller register. The contents of the General Buffer Register, (per step a), are also transferred to the controller register bits 7 through 0.

When transferring information from a controller register to an accumulator in the computer, the following steps occur:

- a) The contents of register bit locations 15 through 8 are transferred into accumulator bit positions 7 through 0 as register bit locations 7 through 0 are transferred to the General Buffer Register.
- b) The information in the accumulator is shifted into bit positions 15 through 8.
- c) The contents of the General Buffer Register are read into accumulator bit positions 7 through 0.




Figure 3.4
GENERAL BUFFER REGISTER OPERATION

Controller registers may also be entered using an output byte from memory (OBM) instruction. This instruction is functionally the same to the controller as an output byte from an accumulator. The following steps occur in transferring information from the computer memory to a controller register:


- a) The contents of the desired memory location are transferred to the General Buffer Register.
- b) The contents of another memory location are transferred to bit positions 15 through 8 of the desired controller register. At the same time the information in the General Buffer Register is also transferred to the controller register bits 7 through 0.

Information is transferred from a controller register to the computer memory in the following manner:

- a) The contents of register bit positions 15 through 8 are transferred into the desired memory location as register bit positions 7 through 0 are transferred into the General Buffer Register.
- b) The contents of the General Buffer Register are transferred into another memory location.
- 2) The Control and Error (CER) Register has been modified to simplify disk operations with the Microdata byte I/O environment. One output byte from an accumulator or memory location with an Order Code of 1

loads the control commands into the C&E Register (bits 8, 6-0), and selectively clears the error portion of this register (bits 15-9) if the most significant bit (MSB) of the output byte is a zero. Figure 3.5 shows the interaction between the C & E Register in the controller and an accumulator in the Microdata computer.

- 3) In the Microdata controller, a '1' in bit 6 of C & E Register will ENABLE an interrupt to be generated by the controller. There are three (3) ways in which the local interrupt control flip-flop (i.e. bit 6 of the C & E Register) can be controlled:
 - a) A Master Clear instruction (output with order code = 7) or depressing the "SAVE" or "RESET" switches on the computer front panel will clear bit 6 of the C & E Register (i.e. disable local interrupts).
 - b) Enter the C & E Register (output with order code = 1) with bit 6 in the output byte = 1 to enable interrupts, or bit 6 in the output byte = 0 to disable interrupts.
 - c) Output instruction with order code = 6, where bit 6 of the output byte = 1 enables interrupts and bit 6 of the output byte = 1 disables interrupts.



^{*} Bit 7=1 Produces no change in bits 9-15, Bit 7=0 clears bits 9-15.

DISK CONTROLLER INSTRUCTIONS

This section describes the instructions used to specify the operations of Model 3040 Controllers when they are interfaced to a Microdata computer. These instructions are used for both moving-head and fixed-head disks.

Instruction Set

The standard device code address for the Model 3040 Controller will be hexadecimal 06 for the MICRO 800 and MICRO 1600 series computers and has a corresponding interrupt address of $10C_{16}$. The device address and corresponding interrupt address may be modified per user requirements. In the description of the instruction set which follows, "lower half" refer to the least significant and most significant halves of the 16-bit controller registers. Output and Input Buffer Registers are used in the interface to convert the byte I/O commands into 16-bit command transfers and reduce the I/O input commands into two 8-bit byte transfers.

There are no instruction time programming restrictions with the Model 3040 Controller and it uses the standard Byte I/O instructions repertoire of the Microdata computers. The user should refer to the Microdata 800 and Microdata 1600 Reference and Interface manuals for the detailed description of these instructions.

Output Instructions

These instructions are accomplished using an output byte from A, OBA; output byte from B, OBB; or output byte from memory, OBM. Functionally, to the controller they are equivalent. The significant information is in the F field which is 3 bits in length. The following is a description

of the F field corresponding to these three instructions and shows what operation occurs in each of these cases.

- Order Code O: Load the Output Buffer Register with I/O bus data.
- Order Code 1: Load the Control and Error Register.

 This single byte command transfers bits 0-6 of the selected accumulator into bits 0-6 of the Control and Error Register and does a selective clear on bits 9-15 of the Control and Error Register using bit 15 of the selected accumulator.

 If bit 15 of the accumulator is a zero, bits 9-15 are cleared; if bit 15 of the accumulator is one, bits 9-15 remain unchanged.
- Order Code 2: Load the Seek Address Register and initiate an Overlap Seek.

This command will load the upper half of the Seek Address Register with the I/O bus data and load the lower half of the Seek Address Register from the Output Buffer Register and initiate an overlap seek (a head movement without a following data transfer). Bits 15 and 14 specify on which of the disk ports the seek is to take place, and bits 13-0 contain the block address from which the controller can determine which cylinder it should seek to. For 24 sector per track operation, bits 13-0 contain the 14 most significant bits of the 15 bit block address. This instruction can be initiated at any time and will be ignored if on that port,

another seek or a data transfer is currently being executed.

The busy error flag for that port's Seek Status Register

will be set if this conflict occurs.

- Order Code 3: Load the Seek Address Register and initiate a
 Word Count/Current Address Sequence.

 This command will load the upper half of the Seek Address
 Register with the I/O data bus and load the lower half of
 the Seek Address Register from the Output Buffer Register
 and initiate the following sequence:
 - The controller interprets the contents of the Seek Address Register as an address, and transfers it through the Block Address and Arithmetic Check Registers to the Current Address Register.
 - It then uses this address as a pointer and initiates a two word DMA sequence.
 - 3. The first word retrieved is interpreted as the initial word count for the ensuing data buffer and is transferred into the Word Count Register.
 - 4. The second word retrieved is interpreted as the initial core address for the ensuing data buffer and is transferred into the Current Address Register.

• Order Code 4: Load the Block Address Register and initiate a Read.

This command will load the upper half of the Block Address Register with the I/O bus data and load the lower half of the Block Address Register from the Output Buffer Register and initiate the following sequence:

- A seek is initiated to the sector specified by the Block Address Register on the disk port specified by bits 4 and 3 of the Control and Error Register.
- 2. When the track and sector are reached, the controller goes through an address verification sequence where it verifies that the correct sector has been reached by reading the Block Address Word and comparing it with the contents of the Block Address Register. This verification sequence is done only for moving-head disks to verify the head movements, and is not needed to verify the electronic head selection circuitry of the fixed head disks.
- 3. After the verification sequence is done (if needed), the read sequence will commence where the controller will convert the serial data on the disk into parallel 16-bit words and transfer them into core using the Current Address Register as the pointer as to where to store each word in core.
- 4. The read operation will continue until the number of words initially specified in the Word Count Register

has been transferred. As the data is read in from each sector on the disk, a one's complement sum is calculated from the data and compared with the cyclic redundancy check word in that sector to verify the validity of the data.

5. The controller operates on a total sector each time, but transfers only the initial Word Count Register number of words into core. Should the initial value be less than or equal to a sector length, the read operation will terminate at the end of the initial sector after checking the validity of the data. Should the initial value be greater than a sector length, the read operation will go automatically from sector to sector (checking for address verification on each sector if necessary) and will cross both track and cylinder boundaries until the initial Word Count Register value of words has been transferred.

NOTE: For moveable-head disks, it will take an additional revolution when reading across cylinder boundaries to allow time for the heads to move. Except for this case, all large transfers will go from sector to sector without losing any time between sectors.

6. As each sector is read successfully, the Block Address Register is incremented to point to the next sector.

Thus, at the conclusion of the data transfer, the

Block Address Register will point to the sector immediately following the last sector read if the transfer terminated successfully.

- 7. At the conclusion of the data transfer or whenever an error has been sensed, the Done Flag will be set, the Busy Flag will be cleared, and an interrupt request to the computer will be generated if the interrupt Enable Bit (bit 6 of the Control and Error Register) is set.
- Order Code 5: Load the Block Address Register and initiate a Write.

This command will load the upper half of the Block Address Register with the I/O bus data and load the lower half of the Block Address Register from the Output Buffer Register and initiate a write sequence. This sequence is the same as for the read sequence with the following exceptions:

- In the address verification sequence, the most significant bit of the Block Address Word is tested to see if the sector is write-protected. Trying to write into a write-protected sector will terminate the write operation and set both bits 15 and 9 in the Control and Error Register.
- The write operation will transfer words from core to the disk until the initial value of the Word Count Register has been reached. It will

- then write the remaining words in the sector (should there be any) as zeros.
- 3. While it is transferring data to each sector, the controller computes the one's complement sum of the data in the sector and then writes this value as the Cyclic Redundancy Check Word immediately after the data in each sector.
- Order Code 6: Enable or Disable the Interrupt control flipflop of the disk system using bit 6 of the I/O bus. If bit 6 is a zero, disable the interrupt. If bit 6 is a one, enable the interrupt.
- Order Code 7: Master Clear the controller. This instruction initializes the controller and is equivalent to depressing the Reset or Save switches on the computer front panel.

Input Instructions

The input buffer instructions IBA, IBB, and IBM are also functionally equivalent to the controller. The order code definitions are:

- Order Code O: Read the Input Buffer Register.
- Order Code 1: Read the upper half of the Control and Error Register. The lower half of the Control and Error Register may then be obtained by reading the Input Buffer Register.

- Order Code 2: Read the upper half of the Seek Status
 Register. The lower half of the Seek Status Register
 may then be obtained by reading the Input Buffer Register.
- Order Code 3: Read the upper half of the Block Address
 Register. The lower half of the Block Address Register
 may then be obtained by reading the Input Buffer Register.
- Order Code 4-7: Not used.

CONTROLLER OPERATIONS

The following information is provided to help the user better understand the Model 3040 Controller and aid in its programming.

• Master Clear

The Model 3040 Controller contains its own master clear generator circuit and also receives the master clear signal of the program I/O bus. The master clear function clears all the error information bits, format enable, busy and done bits in the Control and Error Register, clears the interrupt enable bit in the Control and Error Register, and clears all sequence control logic in the controller necessary to initialize the controller.

• The Overlap Seek and the Seek Status Register

The purpose of the Seek Address and Seek Status Registers is to give the Model 4400/4500 Disk Systems a true overlap seek capacity, which is independent of whether a data transfer is in progress on

another port. An overlap seek is initiated by the execution of the Load SAR and Initiate OVL Seek instruction. There bits 15 and 14 of the Seek Address Register define which of the four disk ports the seek is to take place on, and bits 13-0 define the block address for 12 sector per track operation or the 14 most significant bits of the block address for 24 sector per track operation to which the heads should be moved to. The Disk Select Bit, bit 15 of the Block Address Register, does not need to be defined for the overlap seek operation since all four heads in the moving-head disk drive are attached to the same head positioner mechanism. The overlap seek capability can be used even in a single disk drive system, since any read or write initiation will be automatically queued in the controller until the port on which the data transfer is to take place becomes ready. This queue also alleviates any timing restrictions on when to initiate a read or write sequence.

The completion of an overlap seek on any port will set the done flag in the Control and Error Register, if and only if a data transfer is not active at that time. A program interrupt will also be generated if interrupts are enabled at the time the done flag gets set. Should any overlap seek operations terminate during a data transfer on another port, this fact will not be identified to the program at that time, and it will be up to the user to interrogate the Seek Status Register (bits 12, 8, 4 and 0 for ports 3, 2, 1, and 0, respectively) to determine if any other head movements did terminate during the data transfer should this information be needed.

The hardware will automatically protect against the initiation of overlap seeks if the port in question is presently either active with a data transfer or has its head moving and is not in a condition to enact another seek. In both cases, the seek initiation is ignored and the busy error bit in that port's Seek Status Register is set.

• The Control and Status Registers

Except for the done flag's capability of being set at the end of an overlap seek, the Control and Error Register is used exclusively for data transfers. The error portion of this register, which contains any error information resulting from a data transfer, can be cleared only by program control and set only by the controller upon the detection of any of the nine errors. This portion of the register should be cleared prior to a data transfer initiation, so that any information in it after the data transfer can be only a result of that data transfer.

The control portion of the register contains both control and status information for data transfer operations. The five bits comprising the interrupt enable, format enable, disk unit select bits and the busy bit must be appropriately set by the programmer according to their usage. However, while the read disk, busy and done flags may be set or cleared by a Load CER instruction, they are also under automatic control of the controller. The read disk bit is used to control the direction of DMA transfers and must be controlled for both the word count/current address sequence as well as the read or write operations. The busy flag is automatically set at the time of an Initiate Write or Read instruction and cleared when the data

transfer terminates. The done flag will automatically be cleared (if it is not already) at the time of the Initiate Write or Read instruction and will be set when the data transfer terminates.


Word Count/Current Address Sequence

The word count/current address sequence was designed to allow the user to initialize two of the three basic parameters needed to initiate a data transfer with one programmed I/O instruction. The controller interprets the information transferred during an Initiate WCCA instruction as the address of the first of two consecutive words in core, and initiates a two word DMA sequence to retrieve them. The word count register is a 16-bit register and allows for a full 64K byte transfer from a single data transfer initiation.

• Read or Write Operations

The design concept of the Model 3040 Controller was to minimize the programming sequence needed to set up and initiate a data transfer and have this one sequence capable of transferring from 1 word to 32,768 without regard to any disk boundaries.

The sequence to initiate a data transfer is described by the following flow diagram along with the I/O instruction mnemonic used to accomplish each action:



As seen from this flow diagram, the same sequence is used for both read and write operations with the only difference being whether Order Code 4 or 5 is used.

• Data Transfer Monitoring

The Model 3040 Controller is designed to utilize the Read CER and test instructions and interrupt capabilities of the computer. Once the data transfer has been initiated, the user may periodically test for the completion of the data transfer by executing the Jump If Busy or Done is Nonzero instructions with the result of jumping to the specified address if the specified condition is met. If the user chooses not to periodically test for the data transfer completion, he may set the interrupt enable bit at the time he initializes the Control and Error Register for the data transfer, which will result in an interrupt generation upon the completion of the data transfer.

Once the controller has been identified as the interrupting device, or if the periodic done flag testing was used to determine the data transfer completion, the Jump If Error is Nonzero instruction can be used to test if any errors occurred during the data transfer. If any error did occur, the description of the error can be obtained by interrogating bits 14-9 of the Control and Error Register.

The action taken by the program in case of errors will depend on the specific application. However, certain errors may allow recovery techniques while others are invariably fatal. Address Verification, Write Check, Cyclic Redundancy Check, Timing, and Seek Incomplete errors may sometimes be corrected by repeating the current operation (which includes reinitializing the Control and Error Registers). If the error is a recoverable one, it will not persist for more than seven attempts. Beyond seven attempts, it should be considered fatal. If the interrupt scheme was used, the programmer should clear the done flag prior to the execution of an interrupt enable instruction to prevent any false interrupts from occurring.

• Disk Formatting

Before data can be written onto a moving-head disk sector, and hence read from the sector, the sector must be formatted by writing a preamble and Block Address Word at the beginning of each sector. This is accomplished by initiating a write sequence on each sector, the same sequence as if writing data except for the following conditions:

 The format switch must be manually placed in the FORMAT position.

- The format enable bit (bit 5 of the Control and Error Register) must be set to a one.
- 3. The word count must be specified as E_{16} (14₁₀).
- 4. The data buffer must be following:
 - a. the first C_{16} (12 $_{10}$) words must be zero.
 - b. the D_{16} (13 $_{10}$) word must be 8000.
 - c. the last word of the data buffer is the Block Address word.

Thus, each sector is formatted separately by initiating a write sequence with the above special requirements. It will result in a string of 207 zeros being placed on the disk starting at the sector notch with a one being written on the disk in the 208th bit time (83.2us). The sixteen bits immediately following the single one bit will be the Block Address Word.

Block Address Word and Sector Write Protection

The last word of the data buffer when formatting a sector is the Block Address Word. For normal operation (i.e., not write-protecting a sector) the most significant bit of this word should be a zero and bits 14-0 are identical to the bits 14-0 which are loaded into the Block Address Register when the write sequence was initiated to format the sector. If it is desired to format the sector in the write-protect mode, the most significant bit (bit 15) of the Block Address Word must be set to a one. Once it is formatted in the write-protect mode, data may be written into the sector by leaving the

format switch in the FORMAT position, which performs as a write protect override switch.

When a sector is formatted, data must be first written into the sector before any valid read operation may be initiated on that sector. Thus, when reformatting a normal sector into a write-protected sector, the data in the sector, if it is to be saved, must first be read into a temporary storage area while the sector is reformatted, and then rewritten into the sector after it has been reformatted.

4. OPERATIONS CHECKOUT

A diagnostic program is used to checkout the disk system. The program is composed of three sections:

- Parameter Specifications, in which the user specifies the configuration parameters and desired controls on diagnostic software;
- Controller Tests, in which the register transfers and interrupt operation of the controller are checked; and
- Disk System Tests, in which Seeking, Reading and Writing Operations, Format features, and Error indicators are checked.

A portion of the Disk System Tests section is the format program which may be used independently to format new disk cartridges.

• Loading the Diagnostic Program

This sub section describes the procedures for loading the Diagnostic Program into a Microdata 800/1600 computer.

Required Equipment

The Diagnostic requires an equipment configuration consisting of:

- Microdata with 16384 bytes of memory
- Teletype
- 3040 Controller
- One or more disk drives

Diagnostic Program Loading Procedure

- Load the Teletype Operating System (TOS)
- Place the Diagnostic Program paper tape in the paper tape reader;
- Set front panel sense switch 1:

OFF for serial TTY
ON for parallel TTY

• Type "R" on TTY

The program will be read in and upon successful loading, the Diagnostic will automatically assume control and the input dialogue will begin. Note: The program occupies location $0-1FD2_{16}$ and is not relocatable.

Alternate Diagnostic Program Loading Procedure

- Load the proper bootstrap (i.e., for either serial or parallel
 TTY) in the following manner:
 - 1) Place the TTY in the off-line mode, place the reader control lever to the "free" position and enable the Teletype reader. Type control and Q.
 - 2) Place the TTY in the on-line mode and insert the bootstrap tape in the reader with the first rub-out character at the read station. Set the reader control lever in the stop (center) position.
 - 3) Set the front panel sense swtiches as follows:
 - 4) Sense switch 1: off for serial TTY interface on for parallel TTY interface
 - 5) Sense switch 2: Must be off.

- 6) Sense switch 3: Must be off.
- 7) Sense switch 4: Must be on. This selects the bootstrap loader whenever the run switch is selected and was preceded by a reset.
- 8) Press the reset and the run switches and the system will wait for the Teletype reader to be started.
- 9) Press the TTY reader lever to the start position.
- After the bootstrap has been read into the system, set the TTY reader control lever in the stop position.
- Remove the bootstrap tape from the reader and insert the diagnostic program tape.
- Press the TTY reader level to the start position.

The program will be read in and upon successful loading, the Diagnostic will automatically assume control and the input dialogue will begin.

If the diagnostic program has been loaded into the computer memory, the TOS can be used to restart the program. Type a "G" and then a zero to initiate the first prompt.

• Specifying the Test Parameters

The parameters that control the operation of the Diagnostic are input by the user through the front panel switch register in response to prompts typed out on the teletype. The specification dialogue is divided into five parts:

- Describing the disk configuration;
- Indicating the portion of the disk to be tested;
- Indicating the interrupt address;
- Indicating whether or not disk formatting between passes is desired;
- Specifying a variety of Diagnostic operation and error type-out controls.

Disk Configuration Specification

The dialogue begins with the prompt:

ENTER DISK TEST INFORMATION

Set the front panel sense switches using the code described below to describe the configuration of the disk on each port (0-3).

NOTE: Each of the four switches must be set three times to completely define each port.

Further, after all ports have been defined, switch no. 4 must be set to a "1" to proceed to the next prompt and continue running the diagnostic program.

DISK TEST SPECIFICATION CODE FIRST DISK TEST INFORMATION ENTRY

Switch	Information Entered	Code
1,2	Unit (port) number	The port number, 0-3, expressed as a binary number.
3	Type of disk	<pre>0 = fixed head disk 1 = moving head disk</pre>
4	Are all disk parameters specified	<pre>0 = enter additional parameters 1 = done - all parameters specified</pre>

After the sense switches are set to the desired positions, depress the Run switch.

DISK TEST SPECIFICATION CODE SECOND DISK TEST INFORMATION ENTRY

Switch	Information Entered	Code
1	Track Density	<pre>0 = 100 tracks/inch (Model 43) 1 = 200 tracks/inch (Model 44)</pre>
2	Number of sectors per track	<pre>0 = 12 sectors/track 1 = 24 sectors/track</pre>
3	(not used)	0
4	Partial disk test specification	<pre>0 = test full disk *1 = test less than full disk</pre>

^{*}If a "1" is specified:

a) For a fixed-head disk - you will be given the prompt:
TYPE NUMBER OF HEADS

Type the number (hexadecimal) of heads to be tested.

b) For a moving-head disk - you will be given the prompt:
TYPE MAX CYLINDER

Type the maximum number (hexadecimal) of cylinder to be tested.

DISK TEST SPECIFICATION CODE THIRD DISK TEST INFORMATION ENTRY

Switch	Information Entered	Code
1	Removable cartridge test indicator	<pre>0 = do not test removeable cartridge 1 = test removeable cartridge</pre>
2	Fixed cartridge test indicator	<pre>0 = do not test fixed cartridge 1 = test fixed cartridge</pre>
3	(not used)	0
4	(not used)	0

When all these parameters have been entered correctly the prompt:

ENTER DISK TEST INFORMATION

will be repeated. In response, enter the description of the next port to be tested. If information on all ports to be tested has been entered, set sense switch No. 4 to "1" and depress Run to go on to the next prompt. The Diagnostic will go on to the next prompt automatically when the disks on all four ports have been specified.

Controller Device Code

The diagnostic next types out

TYPE CONTROLLER DEVICE CODE

In response, type the assigned device code on the TTY (hexadecimal 6 is standard) and depress the return key on the TTY.

Disk Formatting Control

The next prompt in the dialogue is

ENTER FORMAT LOOP CONTROL

In response, set the front panel sense switches using the code described below:

FORMAT LOOP CONTROL CODE

Switch	Information Entered	Code
1	Controls the number of times the disk is to be formatted	<pre>0 = format the disk and run the seek all blocks test only once 1 = reformat the disk and run seek all blocks test on every pass of the test</pre>
2	Controls whether entire diagnostic or just formatting portion is to be run.	<pre>0 = run complete diagnostic 1 = run formatting routine only</pre>
3	Controls whether or not a special format test is run	<pre>0 = special format test not run 1 = special format is run</pre>
4	(Not used)	0

After the switches have been set, depress the Run switch on the front panel of the computer.

Diagnostic Operation/Type Out Controls

The final prompt is

ENABLE FORMAT SWITCH, ERROR AND TYPE OUT CONTROLS

Set the format switch on the rear of the controller to the "FORMAT"

position. Then, set the sense switches on the front panel according

to the code described below to indicate which of a variety of operation

and type-out options are desired.

DIAGNOSTIC CONTROL CODES

Switch	Control Description	Code
1	Controls whether Diagnostic repeats current operation or continues on with test.	<pre>0 = continues with test 1 = repeats current operation (Always set to zero initially)</pre>
2	Controls whether or not the Diagnostic halts on an non-recoverable error	<pre>0 = halts after seven occurrences of an error 1 = continues on errors</pre>
3	Controls whether or not error type outs are made	<pre>0 = type out all errors 1 = delete type outs</pre>
4	Controls typing out of data errors detected on a data compare operation	<pre>0 = types out only first eight data errors 1 = types out all data errors</pre>

After the switches have been set, depress the Run switch.

• Diagnostic Program Operation

After having received all of the control parameter inputs, the diagnostic tests the controller registers, formats the disk, tests the features of the disk controls, and tests the reading and writing of the disk for each port being exercised.

The following describes these tests in somewhat more detail and indicates how to use an option of the diagnostic to assist with trouble shooting. If any of the tests described below are not performed satisfactorily, an error results and an error number is printed out. See Chapter 5 for descriptions of these error messages:

• Controller Tests

The test section of the diagnostic begins with three controller tests. These tests, which check the controller only, do not require a disk be on the system in order to be performed.

1) Control and Error Register Test:

The transmission paths between the computer and the Control and Error Register are checked by sequentially setting and reading back bits. A reset command is issued after each bit is set and the register is checked to assure that the bit cleared properly.

2) Interrupt Test:

The diagnostic generates an interrupt by setting the Done bit in the Control and Error Register using the CER Load instruction and then checks to see that an interrupt is properly generated, that it used the correct vector address, and that it occurs within the maximum allowable time.

3) Word Count and Current Address Test:

The transmission paths between the controller Block Address
Register and the computer are checked by transmitting back
and forth various sequences of zeros and ones. This test

also verifies that the word count and current address sequence terminates.

• Disk Operation Tests

The next sequence of tests checks the operation of the entire disk system.

1) Logical Address Interlock and Overlap Seek Test:

The Seek Status Register is examined to see if the selected disk is ready to Seek, Read, or Write, then an overlap seek is performed to sector zero, and the disk unit is checked to make sure that the hardware and busy error flags clear within 300 milliseconds. Then five more overlap seeks are done to check for various timing and logical address interlock errors. They are:

• Seek to maximum sector plus one to test logical

- address interlock.
- Seek to sector zero to check proper operation.
- Seek to maximum sector to check proper operation.
- Overlap seek while simulating a data transfer on the same port to test the busy error indication.
- Overlap seek while simulating a data transfer on another port to check proper operation.

2) Format Test:

NOTE: The Format Enable switch must be in the FORMAT position during this test.

This test formats the disk and then writes the block address in the data portion of each sector. It then reads back each sector comparing the block address with the data written in the sector to check that the formatting was done correctly. Then two other tests of controller functions are performed:

- Write an incorrect block address in sector zero and verify that it causes an address verification error.
- Format disk in Write Protect mode to check for proper operation.

Then the disk is reformatted normally and the test continues.

3) Special Format Test:

If sense switch No. 3 was set to a "1", in response to the Format Loop Control prompt, two additional tests are performed. The message DISABLE FORMAT SWITCH is typed out on the Teletype and the user disables the Format Switch and depresses RUN. The diagnostic will attempt to format the disk and check for the proper error indications. Also a Write operation will be attempted in a write-protected sector to test the error indicators. After these two tests, the message ENABLE FORMAT SWITCH will be typed out, and after the RUN key is pressed, the tests will continue.

4) Seek All Blocks Test:

Seeks are performed to sector zero, then to the maximum sector, then sector one, then to maximum sector minus one, and so on through the disk, verifying on each seek that the proper location was reached.

5) Random Seek Test:

A series of 512 random block addresses are generated and Seek/Read operations are performed to these sectors. The diagnostic verifies that the correct location is reached on each seek.

6) Single Block Data Test:

This test writes a fixed data pattern in each sector of the disk using single block transfers, reads back the data in single- and multiple-block transfers, and checks all data transfers for accuracy.

7) Multiple Block Data Test:

This test writes the entire disk with a fixed data pattern using multiple block transfers and then reads it back using multiple block transfers, and single- and partial block transfers. All transfers are checked for accuracy.

When these tests have been completed for the fixed and removable disks on the first port, as indicated by the disk test information, the test automatically runs for each of the other ports indicated, and then recycles back to the first port again. If the format portion of the test is not to be redone (as indicated by the test control inputs), a message DISABLE FORMAT SWITCH will be typed out. Set the Format Switch to the NORMAL position and press RUN. The diagnostic will continue to recycle until stopped manually or until an error halt has occurred.

• Trouble Shooting Aid

Sense switches 1, 2, and 3 can be used as a trouble shooting aid. If an error occurs and the computer halts, setting switches 1, 2, and 3 and depressing RUN forms a continuous scope loop on the test which caused the error.

Whenever switch 1 is set, the test currently being performed will be repeated continuously until switch 1 is reset.

• Formatting Disk Cartridges

When using only the format portion of the diagnostic, enter all the normal parameters for the port on which the disk to be formatted is attached. Be sure the Format Enable switch is in the FORMAT position and that sense switch 2 is set in the Format Loop Control prompt. When the formatting operation is complete, the message END FORMAT OPERATION will be typed out and the program will halt.

5. DIAGNOSTIC PROGRAM

This chapter presents a detailed description of the Diagnostic Program for a Model 3040 Disk System when it is interfaced with a Microdata computer.

PROGRAM DESCRIPTION

The Table of Tests and Errors provides a fast reference for the error messages and the tests that produce them. Following the table is an explanation of what each test does and how to interpret the error messages.

TABLE 5-1
TESTS AND ERRORS

TEST NO.	TEST DESCRIPTION	ERROR NUMBER
1	Control and Error Register Test	1,2
2	Interrupt Test, Skip on Busy Test, Skip on Done Test	0,3
3	Word Count/Current Address Test	4
4	Logical Address Interlock and Overlap Seek Test	
4.1	Test Unit Ready to Seek, Read or Write	5
4.2	Seek to Sector O, Hardware Error and Busy Flags clear	6, 206
4.3	Overlap Seek to maximum sector +1; test Logical Address Interlock	7, 11-14
4.4	Overlap Seek to Sector O	15, 17-22
4.5	Overlap Seek to Maximum Sector	23, 25-30
4.6	Overlap Seek with Simulated Data Transfer	31, 33-36

TABLE 5-1 (continued)

TEST NO.	TEST DESCRIPTION	ERROR NUMBER
4.7	Overlap Seek with simulated data transfer on another port.	37, 41-44
4.8	Seek/Read Maximum sector +1; test logical Address Interlock, Skip on Error Test	45-47
4.9	Seek/Write Maximum Sector +1; test logical Address Interlock, Skip on Error Test	50-52
5	Format Test (for Moving-Head Disks only)	
5.1	Format disk with Write Protect Bit = 0	53-55
5.2	Write block number in data portion of each block	75-100
5.3	Read each block and verify block address is in data portion	101-104
5.4	Format Sector O with incorrect block address	173-175
5.5	Attempt to read Sector O, check for Address Verification Error	176-177
5.6	Attempt to write Sector O, check for Address Verification error	200-201
5.7	Format all sectors in write-protect mode Write Protect Bit = 1	56-60
5.8	Write maximum block number minus block number in data portion of each sector	105-110
5.9	Read and verify that maximum block number minus block number is in data portion of each sector	111-114
5.10*	Attempt to format with format switch normal; check for format error	202-203
5.11*	Attempt to write with format switch normal and sectors write-protected; check for Write Lockout Error	204-205
5.12	Reformat the disk with Write Protect Bit = O	64-65
*Special format tests which are executed only if requested by the user in the test specification sector of the Diagnostic Operation.		

TABLE 5-1 (continued)

TEST NO.	TEST DESCRIPTION	ERROR NUMBERS
6	One Word Write/Read Test	
6.1	Write the block number in the data portion of all sectors	115-120
6.2	Read all sectors and verify that they were written correctly	121-124
7	Seek All Blocks Test	125-130
8	Random Seek Test	131-134
9	Single Sector Write/Read Test	
9.1	Write entire disk with data pattern one sector at a time	135-141
9.2	Read entire disk one sector at a time and verify accuracy	142-146
9.3	Read entire disk 1-1/2 sectors at a time and verify accuracy	147-153
10	Multiple Sector Write/Read Test	·
10.1	Write entire disk 1-1/2 sectors at a time with fixed data pattern	154-160
10.2	Read entire disk 1-1/2 sectors at a time and verify accuracy	161-165
10.3	Read entire disk one sector at a time and verify accuracy	166-172

NOTE: A "WORD" is defined to be 16 bits in length, unless specifically stated otherwise.

DIAGNOSTIC PROGRAM TESTS

TEST NO. 1

- Control and Error Register Test

Description:

This test sequentially transmits one bit at a time out from the computer and reads it back from the Control and Error Register (CER) to verify the transmission. It checks bit numbers 1-6, one bit at a time, and bits 0 and 8 together. After each bit has been successfully received and read back from the controller, a Reset command is issued and the test checks to verify that the proper bit was cleared. Note that bits 2-4 are not affected by a Reset command, so they are ignored in this portion of the test.

Errors:

- 001 Indicates that a bit did not get set in the CER when transmitted from the computer.
- 002 Indicates that one of the bits set in the CER did not clear when a Reset command was issued.

TEST NO. 2

- Interrupt Test

Description:

An interrupt receive address is loaded into the interrupt vector location and an interrupt is generated by setting the interrupt enable and done bits in the CER. The program verifies that an interrupt is generated to the proper address within the maximum amount of time.

Errors:

000 - Indicates that the interrupt was to an improper address. The message "ILLEGAL INTERRUPT FROM ADDRESS ____ " is typed

out, where the address is the point in the program being executed when the interrupt occurred. This error message will be printed at any time during the program when an illegal interrupt occurs.

003 - Indicates that no interrupt occurred when the interrupt enable and done bits were set in the CER.

TEST NO. 3

- Word Count/Current Address Test

Description:

This test transmits selected values from the computer to the Block Address Register (BAR) in the controller using the word count/current address sequence command. Each value is loaded into an accumulator and transmitted to the BAR. Then the contents of the BAR are checked. The first value transmitted is all zeros, initiating the word count/current address function to address 0. The second value transmitted is 177775. The next value transmitted is alternating ones and zeros, starting with a zero in the least significant bit position (125252). The final value transmitted is 52524.

Errors:

004 - Indicates that the word count/current address sequence did not load the proper value into the BAR.

TEST NO. 4

- Logical Address Interlock and Overlap Seek Test

This test is composed of the following sub-tests described below:

Sub-Test 4.1

Description:

This sub-test interrogates the Seek Status Register (SSR) to verify that the selected disk is ready to seek, read, or write.

Errors:

005 - Indicates that the disk is not ready to seek, read or write.

Sub-Test 4.2

Description:

This sub-test performs an overlap seek to Sector 0 and verifies that the hardware error and busy flags are both cleared.

Errors:

- 006 Indicates that the hardware error and/or busy flags did not clear with a seek to Sector 0.
- 206 Indicates that the Ready to Seek, Read or Write line did not return to zero within the maximum allowable 300 milliseconds when the seek to Sector O was attempted.

Sub-Test 4.3

Description:

This sub-test executes a seek to the maximum sector plus one and tests the Logical Address Interlock. This test and the following overlap seek tests are subroutine L4 to perform the seeks and the error checking.

Subroutine L4 operates as follows: It first clears the error and done flags in the CER, issues the overlap seek, checks to see if the Ready to Seek, Read, or Write line returns to zero within a maximum of 300 milliseconds. Next the values in the SSR and all ports other than the

port being tested are checked to make sure they have not changed, and the flags that were set during this operation are checked to verify they were handled properly. These include busy, hardware error and the done flags.

Seeking to the maximum sector plus one should generate a Logical Address Interlock hardware error. Also, the done flag should be set but the busy flag should not be set.

Errors:

- 007 Indicates that the Ready to Seek, Read, or Write line did not return to zero within 300 milliseconds after an overlap seek was executed.
- 011 Indicates that a portion of the SSR associated with a port other than the port being tested changed during the execution of an overlap seek.
- 012 Indicates that the busy flag was set during an overlap seek when it should not have been.
- 013 Indicates that a hardware error failed to occur but should have during an overlap seek.
- 014 Indicates that the done flag failed to get set upon completion of an overlap seek.

Sub-Test 4.4

Description:

This sub-test performs an overlap seek to Sector 0 and does the checking described in Sub-Test 4.3. In this case, since the proper operation of the Logical Address Interlock in Sub-Test 4.3 insures that the head will be positioned over Sector 0, the done flag should be set. The test

verifies that it is set and that no false errors are set during this operation.

Errors:

- 015 Indicates that the Ready to Seek, Read, or Write line did not return to zero within 300 milliseconds after an overlap seek was executed.
- 017 Indicates that a portion of the SSR associated with a port other than the port being tested changed during the execution of an overlap seek.
- 020 Indicates that the busy flag was set during an overlap seek when it should not have been.
- 021 Indicates that a hardware error occurred on the overlap seek when it should not have.
- O22 Indicates that the done flag failed to get set upon completion of an overlap seek.

Sub-Test 4.5

Description:

This sub-test performs an overlap seek to the maximum sector and performs the checks described in Test 4.3. In this case, the done flag should be set but neither the hardware error nor the busy flags should be set in the SSR.

- 023 Indicates that the Ready to Seek, Read, or Write line did not return to zero within 300 milliseconds after an overlap seek was executed.
- 025 Indicates that a portion of the SSR associated with a port other than the port being tested changed during the execution of an overlap seek.

- 026 Indicates that the busy flag was set during an overlap seek when it should not have been.
- 027 Indicates that a hardware error occurred on the overlap seek when it should not have.
- 030 Indicates that the done flag failed to get set upon completion of an overlap seek.

Sub-Test 4.6

Description:

This sub-test attempts an overlap seek to the maximum sector while simulating a data transfer on the same port. The data transfer is simulated by setting the Pseudo Busy Flag flip flop using the Word Count/Current Address operation and also loading the number of the port being tested into the CER. When the overlap seek is attempted under these conditions, a busy flag should be set and the hardware error and done flags should not be set.

- 031 Indicates that the Read to Seek, Read, or Write line did not return to zero within 300 milliseconds after an overlap seek was executed.
- 033 Indicates that a portion of the SSR associated with a port other than the port being tested changed during the execution of an overlap seek.
- 034 Indicates that the busy flag was not set on the overlap seek when it should have been.
- 035 Indicates that a hardware error occurred during the overlap seek operation when it should not have.
- 036 Indicates that the done flag was erroneously set during the overlap seek operation.

Sub-Test 4.7

Description:

This sub-test performs an overlap seek while a simulated data transfer on another port is being executed. The data transfer is simulated by leaving the Pseudo Busy Flip flop set but alternating the unit select in the CER to the number of a port other than the one being tested. Then a seek to the maximum sector is performed. No changing of cylinders is required since the head was properly positioned over this maximum sector before the test was initiated. During the test, the busy flag should be cleared. No hardware error should occur, and the done flag should not be set since there is a data -transfer in progress.

- 037 Indicates that the Ready to Seek, Read, or Write line did not return to zero within 300 milliseconds after an overlap seek was executed.
- 041 Indicates that a portion of the SSR associated with a port other than the port being tested changed during the execution of an overlap seek.
- 042 Indicates that the busy flag was set during an overlap seek when it should not have been.
- 043 Indicates that a hardware error occurred on the overlap seek when it should not have.
- 044 Indicates that the done flag was erroneously set during the overlap seek operation.

Sub-Test 4.8

Description:

In this sub-test, a Seek/Read operation to the maximum sector plus one is attempted using subroutine L5. The Seek/Read command is issued and the program waits for the done flag to be set. It verifies that a hardware error is indicated in the SSR and that the Logical Address Interlock error is properly displayed in the CER.

Errors:

- 045 Indicates that the controller did not terminate the operation attempting to read the maximum sector plus one in the maximum allowable time.
- 046 Indicates that the CER failed to show the occurrence of a

 Logical Address Interlock after an attempt to read the maximim sector plus one.
- 047 Indicates that the SSR did not properly show a hardware error after the attempt to read the maximum sector plus one.

Sub-Test 4.9

Description:

This test attempts to perform a Seek/Write to the maximum sector plus one doing the same checks as in Sub-Test 4.8.

- 050 Indicates that the controller did not terminate the operation attempting to write the maximum sector plus one in the maximum allowable time.
- 051 Indicates that the CER failed to show the occurrence of a Logical

 Address Interlock after attempt to write the maximum sector plus one.

052 - Indicates that the SSR did not properly show a hardware error after the attempt to write the maximum sector plus one.

TEST NO. 5

- Format Test (For Moving-Head Disks Only)

This test is composed of the sub-tests described below:

Sub-Test 5.1

Description:

In this part of the test, the disk is formatted for normal operation (Write Protect bit is zero) using the subroutine F15. This subroutine is used whenever a format operation is being performed. It sets the format enable bit in the CER, moves the proper word count pointer to the Word Count Register, initiates a Word Count/Current Address sequence, and then initiates a format write to the selected sector. The program then checks that the done flag gets set within the maximum allowable time. When the done flag has been set, the CER is checked to verify that no error has occurred and that the busy flag is not set. Then the program compares the value of the Block Address Register (BAR) with the address of the block to be written. Note that the BAR is not incremented at the end of a format sequence as it is at the end of a normal write operation.

- 053 Indicates that the done flag did not get set in the maximum allowable time after a sector was formatted. Note that the BAR should contain the number of the block being formatted at the time the error occurred.
- 054 Indicates that the CER indicated an error occurred when a

sector was being formatted.

055 - Indicates that the contents of the BAR, which should equal the number of the block being formatted, are incorrect.

Sub-Test 5.2

Description:

In this sub-test the block address of each sector is written in the first word of the data portion of that sector using subroutine W11.

Errors:

- 075 Indicates that the done flag was not set in the maximum allowable time when attempting to write the block number in the data portion of a sector.
- 076 Indicates that the CER indicated an error occurred during the data transfer when attempting to write the block number into the data portion of a sector.
- 077 Indicates that the data in the buffer was modified during the write operation.
- 100 Indicates that the second word in the buffer was modified during the one-word write operation when attempting to write the block number in the data portion of the sector.

Sub-Test 5.3

Description:

In this sub-test, each sector is read to verify that the block address was written correctly in the data portion of the sector. Upon successful completion of this test, if the third Format Loop Control digit typed was a one, the message "END OF FORMAT OPERATION" is typed out and the computer halts.

Errors:

- 101 Indicates that the done flag was not set in the maximum allowable time when attempting to read the block number in the data portion of a sector.
- 102 Indicates that the CER indicated an error occurred during the data transfer wehn attempting to read the block number from the data portion of a sector.
- 103 Indicates that the data in the buffer was modified during the read operation.
- 104 Indicates that the word in the buffer which is one greater than the word count was modified during the single sector read when attempting to read the block number in the data portion of the sector.

Sub-Test 5.4

Description:

This sub-test formats the entire disk with incorrect block numbers.

Errors:

- 173 Indicates that the done flag did not get set in the maximum allowable time after a sector was formatted.
- 174 Indicates that the CER indicated an error occurred when a sector was being formatted.
- 175 Indicates that the contents of the BAR, which should equal the number of the block being formatted, are incorrect.

Sub-Test 5.5

Description:

In this sub-test an attempt is made to read Sector O by issuing a read

instruction. The value in the CER should be 9105_{16} indicating an Address Verification error occurred during the read operation.

Errors:

- 176 Indicates that the controller did not terminate the read operation in the maximum allowable time.
- 177 Indicates that the contents of the CER at the end of the read operation were not waht they should have been.

Sub-Test 5.6

Description:

In this sub-test, an attempt is made to write in Sector 0. The expected value in the CER is 9101_{16} indicating an Address Verification error occurred during the write operation.

Errors:

- 200 Indicates that the controller did not terminate the write operation in the maximum allowable time.
- 201 Indicates that the contents of the CER at the end of the write operation were not what they should have been.

Sub-Test 5.7

Description:

In this sub-test, subroutine F15 is used to format the disk with every sector being write-protected. This is done by setting the write-protect bit (the most significant bit) in the Block Address Word.

- 056 Indicates that the done flag did not get set in the maximum allowable time after a sector was formatted.
- 057 Indicates that the CER indicated an error occurred when a

sector was being formatted.

060 - Indicates that the contents of the BAR, which should equal the number of the block being formatted, are incorrect.

Sub-Test 5.8

Description:

This sub-test using subroutine W11 writes in the data portion of each sector a value equal to the maximum block number minus the block number of the sector being written. If the format switch is enabled these write operations should be executed.

Errors:

- 105 Indicates that the done flag was not set in the maximum allowable time when attempting to write the block number in the data portion of a sector.
- 106 Indicates that the cer indicated an error occurred during the data transfer when attempting to write the block number into the data portion of a sector.
- 107 Indicates that the data in the buffer was modified during the write operation.
- 110 Indicates that the second word in the buffer was modified during the one word write operation when attempting to write the block number in the data portion of the sector.

Sub-Test 5.9

Description:

In this sub-test, each sector is read to verify that the value of the maximum block number minus the block number was correctly written in the sector.

Errors:

- 111 Indicates that the done flag was not set in the maximum allowable time when attempting to read the block number in the data portion of a sector.
- 112 Indicates that the CER indicated an error occurred during the data transfer when attempting to read the block number from the data portion of a sector.
- 113 Indicates that the data in the buffer was modified during the read operation.
- 114 Indicates that the word in the buffer which is one greater than the word count was modified during the single sector read when attempting to read the block number in the data portion of the sector.

Sub-Test 5.10

Description:

If sense switch 3 was set when the Format Loop Control parameters were entered, a message requesting that the operator disable the format switch will be typed out; otherwise the diagnostic will continue with Sub-Test 5.12. Once the format switch has been disabled and the RUN key has been depressed, subroutine F5 will be used to attempt to format Sector 0. This attempt to format the disk with the format switch disabled should result in the value A101₁₆ being displayed in the CER.

- 202 Indicates that the controller did not terminate the read operation in the maximum allowable time.
- 203 Indicates that the contents of the CER at the end of the read operation were not what they should have been.

Sub-Test 5.11

Description:

In this sub-test, an attempt is made to write into Sector 0 with the format switch disabled. This should result in a Write Lockout error indicated by the value 8301_{16} in the CER since the sector is write protected. At the conclusion of this test, a message telling the operator to enable the format swtich will be typed out so that the format test can be continued.

Errors:

- 204 Indicates that the controller did not terminate the write operation in the maximum allowable time.
- 205 Indicates that the contents of the CER at the end of the write operation were not what they should have been.

Sub-Test 5.12

Description:

This sub-test formats the entire disk in the normal mode (Write Protect Bit = 0) using subroutine F15.

- 064 Indicates that the done flag did not get set in the maximum allowable time after a sector was formatted.
- 065 Indicates that the CER indicated an error occurred when a sector was being formatted.
- 066 Indicates that the contents of the BAR, which should equal the number of the block being formatted, are incorrect.

TEST NO.

6

- One Word Write/Read Test

This test is composed of the sub-tests described below:

Sub-Test 6.1

Description:

In this sub-test, the block address of each sector is written in the first word of the data portion of that sector. This test is performed by subroutine W11, which is also used in the Sub-Tests 5.2 and 5.8.

The operation of W11 is as follows: It sets up the parameters for the read/write subroutine and then writes all sectors, beginning with sector zero and writing every other sector. The reason for this interlace is to get maximum efficiency by providing the program with the time it needs to perform the diagnostic checks between sectors rather than wasting entire disk revolutions.

- 115 Indicates that the done flag was not set in the maximum allowable time when attempting to write the block number in the data portion of a sector.
- 116 Indicates that the CER indicated an error occurred during the data transfer when attempting to write the block number into the data portion of a sector.
- 117 Indicates that the data in the buffer was modified during the write operation.
- 120 Indicates that the second word in the buffer was modified during the one word write operation when attempting to write the block number in the data portion of the sector.

Sub-Test 6.2

Description:

In this sub-test, all sectors are read, beginning with sector zero and reading every other sector, to verify that the information written in Sub-Test 6.1 was written correctly.

Errors:

- 121 Indicates that the done flag was not set in the maximum allowable time when attempting to read the block number in the data portion of a sector.
- 122 Indicates that the CER indicated an error occurred during the data transfer when attempting to read the block number from the data portion of a sector.
- 123 Indicates that the data in the buffer was modified during the read operation.
- 124 Indicates that the word in the buffer which is one greater than the word count was modified during the single sector read when attempting to read the block number in the data portion of the sector.

TEST NO.

- Seek All Blocks Test

Description:

Using subroutine W11, the combination Seek/Read instruction is executed on Sector zero, and since the first word of the data portion of all sectors contains their respective block numbers, it can verify that the appropriate sector is reached and read. The same operation is performed on the maximum sector, then on Sector one, then on the maximum sector minus one, and so on

until all sectors have been read. This test exercises the head positioning movement and verifies the operation of the Sector Counter on the movinghead disk, and verifies the head selection electronics and the Sector Counter on the fixed-head disk. Notice that for the moving-head disk, this method of operation verifies that moving the head across the center track a large number of times does not distort the information on that track.

Errors:

- 125 Indicates that the done flag was not set in the maximum allowable time when attempting to read the block number in the data portion of a sector.
- 126 Indicates that the CER indicated an error occurred during the data transfer when attempting to read the block number from the data portion of a sector.
- 127 Indicates that the data in the buffer was modified during the read operation.
- 130 Indicates that the word in the buffer which is one greater than the word count was modified during the single sector read when attempting to read the block number in the data portion of the sector.

TEST NO. 8

- Random Seek Test

Description:

In this test, a series of 512 seeks to random sectors is performed. After each seek, the data portion of the sector (which contains the block number) is read to verify that the correct sector was reached. Subroutine W11 is

used to perform these operations.

Errors:

- 131 Indicates that the done flag was not set in the maximum allowable time when attempting to read the block number in the data portion of a sector.
- 132 Indicates that the CER indicated an error occurred during the data transfer when attempting to read the block number from the data portion of a sector.
- 133 Indicates that the data in the buffer was modified during the read operation.
- 134 Indicates that the word in the buffer which is one greater than the word count was modified during the single sector read when attempting to read the block number in the data portion of the sector.

TEST NO. 9

- Single Block Write/Read Test

Sub-Test 9.1

Description:

In this test, a data pattern that fills the entire sector is written in each sector - one sector at a time. The pattern used is constructed as follows:

(a) the first word of every sector is the complement of the block number to help in the identification of an incorrect sector; (b) each of the next fifteen 16-bit words contains a pattern of alternating ones and zeros expressed as 125252₈; (c) the next sixteen words are all zeros; (d) the next sixteen words are formed by shifting a zero through a pattern of ones starting with the zero in the least significant bit position and moving it

to the most significant position; (e) the next sixteen words are alternating patterns of 107070_8 and its complement repeated eight times; (f) the next sixteen words are alternating ones and zeros expressed as 52525_8 ; (g) the next sixteen words are a data pattern which shifts a one through a pattern of zeros, starting with the one in the least significant bit position and moving it to the most significant bit position; (h) the next sixteen words are all ones (177777); (i) the last sixteen words are alternating words of all ones and all zeros starting with the word of all ones. The above data pattern of 128 words is repeated as necessary to fill the sector.

The subroutine that writes the data on the disk for this test is DRW. It controls the interlacing to insure that maximum disk efficiency is obtained. It sets up the parameters for RW. This routine can be used for either reading or writing.

RW operates as follows: After initiating the write or read operation, it waits for the done flag to be set. After the done flag is set, the CER is checked for the occurrence of erros and the Block Address Register value is checked to be sure it was incremented by the correct amount. The contents of buffer location BUF1 (data) is compared with the contents of buffer location BUF2 (read/write buffer) to insure that the data was not modified during the write operation and was read correctly during the read operation.

If switch 4 is set, the computer will print all data errors; if not, the program will print only the first eight data errors found. The word following the last word in the read/write buffer is always checked to make sure it was not modified during the operation.

The RW subroutine is entered for the write portion of the test from DRW.

This subroutine writes every third or every sixth sector on the disk depending upon whether a one sector or two sector write is being employed. This interlacing, which requires three passes through the disk in order to write every sector, is done to provide enough program time to do the necessary comparison between writes without losing an entire disk revolution.

Between every write operation, the block n-mber in BUF1 and BUF2 is changed but no other changes are made in the data pattern.

Errors:

- 135 Indicates that the controller did not complete the write function in the maximum allowable time.
- 136 Indicates that the CER indicated an error occurred during the transfer of the data pattern.
- 137 Indicates that the BAR did not have the proper value after the termination of the operation.
- 140 Indicates that there was an error in the data comparison during a data transfer operation. If the first Format Loop Control digit typed was a one, all errors detected during this buffer compare test are typed out.
- 141 Indicates that the word in the buffer which is one greater than the word count during a data transfer operation, was modified during the operation.

Sub-Test 9.2

Description:

In this sub-test, the entire disk is read one sector at a time. The subroutine DRW is used to call RW. DRW reads every fourth or every eighth sector depending

upon whether a one or two sector read is required. This interlacing permits the checks to be done between read operations rather than wasting an entire disk revolution after each read operation.

The data pattern in each sector is compared against what it should be to verify that the write operation in sub-test 9.1 were done correctly.

Errors:

- 142 Indicates that the controller did not complete the read function in the maximum allowable time.
- 143 Indicates that the CER indicated an error occurred during the transfer of the data pattern.
- 144 Indicates that the BAR did not have the proper value after the termination of the operation.
- 145 Indicates that there was an error in the data comparison during a data transfer operation. If the first Format Loop Control digit typed was a one, all errors detected during this buffer compare test are typed out.
- 146 Indicates that the word in the buffer which is one greater than the word count during a data transfer operation, was modified during the operation.

Sub-Test 9.3

Description:

In this sub-test, DRW is used to read the entire disk 1 1/2 sectors at a time while verifying the data portions on each sector. This tests the multiple sector read operations.

Errors:

- 147 Indicates that the controller did not complete the read function in the maximum allowable time. Note that if the value in the BAR is one greater than it should be, the error occurred during the reading of the second sector of the multiple sector operation.
- 150 Indicates that the CER indicated an error occurred during the transfer of the data pattern.
- 151 Indicates that the BAR did not have the proper value after the termination of the operation.
- 152 Indicates that there was an error in the data comparison during a data transfer operation. If the first Format Loop Control digit typed was a one, all errors detected during this buffer compare test are typed out.
- 153 Indicates that the word in the buffer which is one greater than the word count during a data transfer operation, was modified during the operation.

TEST NO. 10

- Multiple Sector Write/Read Test

Sub-Test 10.1

Description:

In this sub-test, subroutines DRW and RW are used to write the data patterns described in sub-test 9.1 onto the entire disk in $1\ 1/2$ sector segments.

Errors:

154 - Indicates that the controller did not complete the write function in the maximum allowable time. Note that if the

- value in the BAR is one greater than it should be, the error occurred during the writing of the second sector of the multiple sector operation.
- 155 Indicates that the CER indicated an error occurred during the transfer of the data portion.
- 156 Indicates that the BAR did not have the proper value after the termination of the opeation.
- 157 Indicates that there was an error in the data comparison during a data transfer operation. If the first Format Loop Control digit typed was a one, all errors detected during the buffer compare test are typed out.
- 160 Indicates that the word in the buffer which is one greater than the word count during a data transfer operation, was modified during the operation.

Sub-Test 10.2

Description:

In this sub-test, the entire disk is read and the data patterns verified in segments of $1\ 1/2$ sectors, just as they were written in sub-test 10.1. The subroutines DRW and RW are used for these operations.

- 161 Indicates that the controller did not complete the read function in the maximum allowable time. Note that if the value in the BAR is one greater than it should be, the error occurred during the reading of the second sector of the multiple sector operation.
- 162 Indicates that the CER indicated an error occurred during the transfer of the data pattern.

- 163 Indicates that the BAR did not have the proper value after the termination of the operation.
- 164 Indicates that there was an error in the data comparison during a data transfer operation. If the first Format Loop Control digit typed was a one, all errors detected during the buffer compare test are typed out.
- 165 Indicates that the word in the buffer which is one greater than the word count during a data transfer operation, was modified during the operation.

Sub-Test 10.3

Description:

In this sub-test, the entire disk is read one sector at a time and the data patterns are verified.

- 166 Indicates that the contoller did not complete the read function in the maximum allowable time.
- 167 Indicates that the CER indicated an error occurred during the transfer of the data pattern.
- 170 Indicates that the BAR did not have the proper value after the termination of the operation.
- 171 Indicates that there was an error in the data comparison during a data transfer operation. If the first Format Loop Control digit typed was a one, all errors detected during this buffer compare test are typed out.
- 172 Indicates that the word in the buffer which is one greater than the word count during a data transfer operation, was modified during the operation.

	LUC	OBJECT	ER	STMT	LABEL	OP	USTRIES INC. RIES DISK DIAGNUSTIC K DIAGNOSTIC VERSION 2 MODIFIED 04/10/75 DIAGNOSTIC REDEFINE 'EXEC' AND 'DDAT' X'1000' X'2000' DDATH-64 HF1+768 X'0' DAT DATA TRANSFER LOCATIONS 0 R-W CONTROL 0 WAIT TIME 0 ERROR VALUE 0 BAR CHK FLG 0 FAST EXIT FLG 0 FAST EXIT FLG 0 CONTROL SETTINGS 0 BF2 0 DO 0 DETUCKS 0 DETUC	04/10/75	PAGE 0001
		·			* SYST	EM IND	USTRIES INC.	0000	
•				0002	* MSI	800 58	RIES DISK DIAGNUSTIC	0001	
,				0003	*			0002	
•				_0004_	_ * DIAB	rn bis	K DIAGNOSTIC VERSION 2 MODIFIED 04/10/75	0003	
				0005	* .			0004	
•		1000		3000	*TU RE	LUCATE	DIAGNOSTIC REDEFINE *EXEC* AND *DUAT*	0005	
•		1000		0007	EXEC	E QU	X 1000 ·	0006	
	***	2000		0003	DUAI	EQU	X120001	0601	
		2040		0009	0.00	EQU	DDA1+64	0008	
	`0000	2340		0010	. pr2	rwc	DCLT100	0039	
	0000	3.4		0012		NEED	^ · U ·	0010	
	0001	08		0012		RUI		0011	
	0002	662000		0014		IMP/	DOAT	0012	
		002000		0015	* PAGE	7 F-R11	- DATA TRANSFER LOCATIONS	0013	
	00.05	0000		0016	DATAL	DC.	O R-W CONTROL	0015	
	0007	0000		0017		DC	O WAIL TIME	0016	
	0009	0000		0018		DC.	O ERROR VALUE	0017	
	6000	0000		0019		DC	O BAR CHK FLG	0018	
1	0000	0000		0020		υC	O FAST EXIT FLG	0019	
	UUUF	0000		0021	E DS 1	υC	0	0020	
				0055	* PAGE	ZERO	- CUNTROL SETTINGS	0021	
	0011	0000		0023	WCCA	UC	0	0022	
	0013	2340		0024		UC	BF2	0023	
	0015	.0000		0025	SECTOR	. ייר		0024	
	0017	0000		0026		DC	0	0025	
:	0019	0000		0027	BLOCKS	DC		0026	
Ŀ				0028	. * PUR1	PARAN	ETLKS	0327	
	0013	0000		0029	105K	DC.	O O=MOVING HEAD, -1=FIXED HEAD	0028	
	0010	0000		0030	WISC	UC	O MAX TEST SECTOR	0029	
_	. 0011	0000		0031	MKSC	DC	, O MAX REAL SECTOR	0030	
	0021	0000		0032	21//250	. UU	O BITES/SECTOR	0031	
;	0025	0000		0034	MULSEL	. טכ	0 1.5 * BY1E5/5ECIUK	0932	
-	0023	0000		0034	INIT	DC	O UFFOLL; -1-LESS THAN FULL	0034	•
	0029	0000	•	0036	17 17 17 17 17 17 17 17 17 17 17 17 17 1	DC DC	O IN THE MUST STENT FLANT BITS O IF MIT 15=1. TEST FLYED MISC	6034	
	0022	0000		0037	*		IF RIT 14=1. TEST REMOVABLE DISC	0037	
		** * **		0038	*	· · · -	The state of the s	0033	
	002B	0000		0039	MSEC	DC.	0	0031 0035	
	0020	0000		0040	ADDRES	υC	O CONTROLLER DEVICE CODE	0039	
-	002F	0000		0041	DAVAL	UC	O O=FIXED, 8000=REMOVABLE	0040	
	0031	0000		0042	EFG	DC	0	0041	
	0033	0000		0043	EF1	NC	0	5	
Γ	0035	0000		0044	ERNUM	υc	0 :	0043	
٠	0037	0000		0045	PORTS	UC	0	0044	
1	0039	0000		0046	PASS1	DC.	0	0045	
	0038	0000		0047	LPFORM	UC	O IF NOT O, FORMAT FOR EACH TEST	0046	
	003ء	0000		0048	FOY	NC	O IF NOT O, FORMAT ONLY	0047	
	003F	0000		0049	SFT	DC	O IF NOT O, RUN SPECIAL FORMAT TE	0048	
	0041	0000		0050	SW	DC	0	0049	
			-	0051	* PAGE	ZEKO	- 10 ROUTINE LOCATIONS	0050	
	.0043	1F32		0052	CLSTAT	nc	ELST CLEAR STATUS	0051	
	0045	1 E E D		0053	SKPDON	I LC	ESKON SKIP ON NOT DONE IN 6MS	0052	

	LOC	OBJECT	ER	STMT	LABEL	UP	OPERANDS			04/10/75	PAGE 0002
•	0047	1EE5		0054	RUSTAT	DC	ERT		READ STÁTUS	0053	
į ·		1F09		0055	ROBAK	DC	ERB		READ BAR	0054	
)		1F2A		0056	LDCON	DC	ELCON		LUAD CUNTRUL	0055	
	0040	1£54		0057	LDRD	DC	ELR		LUAD BAR & READ	0056	
	004F	1F60		8200	LOWR	DC	čLW		LOAD BAR & WRITE	0057	
) :	0051	1F30		0059	IULS	DC	EULS		SEFK	0058	
:	0053	1F49		0060	IWCCA	DC .	EIhC		LOAD WORD CNT/CURRENT ADD	0059	The state of the s
	0055	1F01		1500	RSSR	DC	ERS		READ SEEK STATUS	0060	
)		1F6C		0062	RESET	DC	EIO		MASTER RESEL CONTROLLER	0061	
p		[1F9E]		0063	TI.	DC	TIN		TTY IN	0062	
1	0058	1FB0		0064	TO.	DC	TOT		TTY OUT	0063	
) !				0065	*					0064	
1	0082			0060		ORG	X*82*		and the second s	0065	. The second of the second of
		1009		0067		DC	ILTRP	182		0006	
F.		1009		3000		DC	ILTRP			0067	
		1009		0069		DC	ILTRP	182		0068	
ļ	0088			0070		DC	ILIRP			0069	
•		1009		6071		OC .	ILTEP	I 82		0070	
		0200		0072		DC	X 2001			0071 0072	
		1E46		0073		DC	PWF			0073	
į		1E4C		0074		DC	PWS			0073	
	0094			0075	4. 0405	Dr.G	X 1941	ALC: CAL		0075	
1				0076	# PAGE			NE CAL	£3	0075	
i		1028		0077	TERR	DC DC	EERR EHP			0073	
1		1099		0078	HLTLP	DC	EDAT			0078	
		18E4		0079	TDAT TADD	UC	ETOD			0078	
,		1019		0080 0081	SADD	UC	ESCAD			0380	
		1663		0081	WRITE	DC	EXWR		The state of the s	0331	was a second of the second of
1		1153		0083	READ	UC	EXRD			0082	
į		1E5B		0083	MI2	UC	En12			0083	
1		1E9A 1E81		0085	CLR2	DC	EL21			0084	
		1699		0035	TOIS	DC	EDIS		DISABLE	0085	
i		1686		0067	TENA	UC	EENA		ENABLE	0086	
ļ		157B		0088	TEX	nc	EIEX			0087	600 - F - F - F - F - F - F - F - F - F -
		1075		0089	TSI	DC	SRI		SSR	8800	
÷		1CAO		0090	TSRB	DC	SRB		SSR SBIS	9600	
		1052		0091	ICI	DC .	ECI		CER	0090	
		1837		0092	CRLF	UC	ECF			0091	
1		1890		0093	TQQ	DC	EQQ			0092	
1		100E	was a server of the	0094	TYPWD	DC	E AD		TYPE 4 HEX	0093	· · · · · · · · · · · · · · · · · · ·
į		1C5D		0095	TSB	ÐC	ETSB		Se	0094	
1		1068		0093	TIS	DC	ETIS		IS	0095	
		1074		0097	TTAB	DC	ETB	* **	BAR SBIS	0096	
		1027		0098	TCNB	DC	ECB		CER SB1S	0097	
		1678		0099	М.	DC	MUV			0398	
		1009		0100	II.	DC	ILTRP			0099	and the same of
!		1000		0101	HI.	υC	1XH		•	0100	
•		1CEE		0102	HO.	DC	нхи			0101	
		1 E C A		0103	ES.	DC	ESP			0102	
		1062		0104	TPD	OC	ETP			0103	
				0105	# MAJO	RITES	STS		and the same of	0104	
	2000	1000		0106	EX.	DC	EXEC			0105	

MICKU 1013 CKUSS ASSEMBLEK SUUKCE EISII	SEMBLER SOURCE LISTING	ASS	CROSS	1613	MICRO
---	------------------------	-----	-------	------	-------

LOC	OBJECT	Eĸ	STMT	LABEL	OP.	OPERANDS		04/10/75	PAGE 0003
_0.0CE	** ** ** ** **		0107	PA.	DC	PARAM		0106	
0000			0108	CT.	DC	CTST		0107	***
	1155		010)	IN.	DC.	ITST		0108	
0004			0110	WC.	DC	WIST	The first and the first and the first of the	0109	
0006			0111	LA.	DC	LAITST		0110	
	1418		0112	FR.	υC	FTST		0111	
	1658		0113	WR.	DC	WII		0112	. A CONTRACTOR OF CONTRACTOR CONTRACTOR
	1700 1757		0114	SA. RN.	DC DC	SABTST RANTST		0113	
0050			0116	BD.	DC	BDATST		0114	
00E2			0117	MU.	DC DC	MDST	The second contraction of the second contrac	0115	
00E4			0118	F.	DC	F15	·	0118	
0056			0119	RW.	DC	RW		0118	
00E8			0120	L5.	DC	L5	Control the control of the control o	0119	professional procession of the contract of the
OOEA			0121	SCV	DC	0		0120	•
OUEC			0122		LRA	1		0121	
0066			0123		JMP*	SCV		0122	
OOFO	0006		0124	141	DS	6		0123	
_1000			0125		OR G	EXEC		0124	
			0126	* EXEC			MSI 800 COMPUTERS	0125	
1000			0127		RTJ*	PA.	GET PORT PARAMETERS	0126	
_1002	17 I For take a seminar		0128		RTJ*		CONTROL & ERROR REG TEST	0127	. , magaya yan aman ana ana ana ana ana ana ana ana
1004			0129		RIJ*		INTERRUPT TEST	0128	
1006			0130		*LT3		WORD COUNT & CURRENT ADDR TES	0129	
1008 1008	E72000		0131		L()A= STA	DDAT	The same of the second	0130 0131	gas typ age man am a grown a land to the territorial desirable of the second d
1008			0132		LDA	E21 PORTS		0131	
100F			0133		STA	EX3+1		0132 3ذ 01	5
1011			0135		RTJ#		GET PURT PARAMETER	0134	and the second s
1013			0136	E21	DC	3	OCT TON TANAMETER	0135	
1015			0137		DC	TOSK		0136	•
1017		************	0138		DC	MSEC-TOSK	the same of the contract of the same of th	0137	
	873434		0139		Li) X=	X * 3 4 3 4 *		0138	
1010			0140		LUA	TUSK		0139	
1015	1911		0141		NAZ	EXI	The second section of the	0140	and the second s
1020			0142	4	L.DA	SINSEC		0141	
1055	4.4		0143		ALA	7		0142	and the second control of the second control
1024			0144		JAZ	*+5		0143	
	872401		0145		LDX=	X 2401		0144	
_1029			0145		LDA	DAVAL		0145	, and the second
102B			0147		NAZ	EX1		0146	
1020 102F			0148 0149		LDA NAN	DAISY NEXT		014 <i>1</i> 0148	
1031			0149	EX1	STX	SCV+2	and the second of the second o	0148	
1033			0151	LAL	31 A R I J #	TPD		0150	
1035			0152		KTJ*	CRLF		0151	
1037	E01F		0153		LUA	MRSC		0152	Control of the contro
1039			0154		STA	MSEC		0153	
1038			0155		RTJ*		OVERLAP SEEK - LAI TEST	0154	
-	EOLO		0156		LDA	MISC		0155	1
1036			0157		STA	MSEC		0156	
1041			0153		LDA	TOSK		0157	
1043	1908		0159	are arranged	NAZ	++10		0158	• .
									• .

D 1513 CROSS ASSEMBLER SOURCE LISTING

OBJECT		ER	STAT	LABEL	ОÞ	OPERAND	5	04/10/75	PAGE 0004
E039			0160		LDA	PASS1		0159	
A03B			0161		AOA	LPFORM		0100	
1102			0102		JAC	*+4	•	0161	
6408			0153		#TJ#	FR.	FORMAT	0162	
1			0164	 ONE 1		ITE/READ	the state of the s	0163	and the section of th
GADA			0165		*L1X	WR.		0164	•
00.41)			0166		UC	X100401		0165	
0000			0107		DC	0	and the state of the	0166	
: 0001			0168		DC	ï		0167	
E039			0157		LDA	PASS1		0158	
A03B			01/0		ADA	LPFORM	and the second of the second o	0169	
1102			0171		JAZ	*+4		0170	
6AUC			01/2		RTJ*	SA.		0171	•
6AUE			01/3		KTJ*	RN.	THE SECOND CONTROL OF A SECURITION OF THE SECOND CONTROL OF THE SE	0172	2 2 1 1 1 1 1 1 1 1 1 1 2 2 3 4 2 4 5 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
6460			0174		RTJ#	80.		0173	
6AE2			0175		#LTS	MD.		0174	
E02F			01/0	NEXT	LDA	DAVAL	and the second of the second o	0175	and the second of the second o
190A			0177		NAZ	Ex5		0176	
E029			0173		LDA	DAISY		01/7	
2891			0179		ALA	1		0178	
1104			0180		JAZ	ĒX5	The state of the s	0179	
FOZF			0181		STA	DAVAL		0180	
6170			0182		JMP	E21-2	entroperation of the property of the control of the	0181	The second of th
03			0183	EX5	RUI			0182	
EF00			0184		LDV=	H*0*		0183	
F02F		-	0185		STA	DAVAL	the control of the co	0164	The second secon
E198			0160		LUA	E21		0185	
A 19D			0137		AÚA	E21+4		0186	
F197			0138		STA	£21		0187	The state of the s
7901			0189		UMM	EX3+1		0188	
E 70000			0190	EX3	LDA=	0		0189	
193E			0191		NAZ	E21-2	the control of the co	0190	
£039			0192		LDA	PASSI		0191	
110A			3193		JAZ	EX4		0192	
EF00			0194		LDV=	H*0*	A CONTRACTOR OF THE STATE OF TH	0193	
F039			0195		STA	PASS1		0194	
E03B			0195		LDA	LPFORM		0195	
1902			0197		NAZ	*+4	to the second of	0196	
6446			0193		RIJ#	TDIS		0197	
661002			0199	EX4	JMP/	EXEC+2		0198	
			0200				REGISTER TEST	0199	The second secon
			0201	*				0200	
0000			0202	CIST	ĐC	* *		0201	
08			0203		R01			0202	
EF02			0204		LDV=	H421		0203	
693E			0205	C2	RIJ	RGTRT		0204	
6A48			0206		RIJ#	LDCON		0205	
6447			0207		RTJ*	RDSTAT		0206	
007F			0208		DC	X 1007F		0207	
6ABE			0209		KIJ≯	TONB		0208	
0001			6210		DC	1		0209	
61F2			0211		JMP	Č2		0210	
6E111F	* 1		0212	C 3	RTJ/	"RGRES"	AND THE RESIDENCE OF A SECOND COMMENT OF THE CONTROL OF THE PROPERTY OF THE CONTROL OF THE CONTR	0211	THE RESIDENCE OF THE PROPERTY
			~ - • •-		•••		4	V	

MICRO	1613	CROSS	ASSEMBLER	SOURCE	LISTING.

CRI	1613 (ROSS AS	SEMBLE	R SOURC	E LIST	NG	
C	08JECT	ER	STMT	LABEL	ŰΡ	DPERANDS	04/10/75 PAGE 0005
AA	6A47		د 021		RTJ#	ROSTAT	0212
	FE03		0214		DC	X'FE03'	0213
)AE	6ABE		0215		RTJ*	TCNB	0214
080	0002		0216		UC	2	0215
)B2	61F3		0211	1000 0000	JMP	33	0216
184	1404		0218		JAN	¢+6	0217
186	2001		0219		LLA	1	0218
088	61DF		0220		JMP	C2	0219
) i3 A	£70101		0221		LDA=	X*101*	0220
Gh(691A		02:22	C1	RTJ	RGTRI	0221
)8F	6A4B		0223		RTJ#	LDCUN	0222
)C 1	6A47		0224		RTJ*	RUSTAT	0223
)(, 3	017F		0225		DC	X*017F*	0224
	6ABE	Laboration of the same of a	0226		RTJ*	TCNB	0225
)C 7	0001		0227		UC	1	0226
169	61F2	•	0228		JMP		0227
วดย	6BDB		0229	C 4	RTJ≉	C3+1	0228
	6A47	•	0230		RTJ*	RDSTAT	0229
	017F		0231		DC	X 1017F1	0230
	6ABE		0232		RTJ*	TCNB	0231
	0002		0233		DC	?	0232
	61F4		0254		JMP	 C 4	0233
	63BB		0235		J%P*	The same of the sa	0234
			0236	*REGIS		NSFER TEST	0235
			0237	*CALL	LDA=V		0236
			0238	*	RIJ	KGTRT	0237
			0239	*	RTJ¥		0238
			0240	*	RTJ#	RDSBR	0239
			0241	*	DC	MASK	0240
			0242			TYPGUT	0241
			0243	*	DC	ERRNO	0242
			0244	z :			0243
2110	0000		0244	RGTRT	9C	**	0244
	F12F		0246	KOTKI	STA	RTL	0245
	81FA		0247		LDX	RGTRT	0246
	6931		0248		RTJ	RT2	0247
	692F		0249		RTJ	RT2	0248
)E3	10.10				ANA-	N12	
	F128		0250 0251		STA	RT1+2	0244
					LUA		0250
	E124		0252			RT1	0251
)E8			0253		ANA-		0252
)E9			0254		INX		0253
DEA			0255		INX	DOTO T	0254
	89EC		0256	•	51 X	RGTRT	0255
	F121		0257		SiA	RT1+4	0256
	B11D		0258		SBA	PT1+2	0257
	1100		0259		JAZ	RT3	0258
)F3			0260		LUA-		0259
	F106		0261		STA	RT4	0260
	£502		0262		LUA+	2	0261
	5494		0263		RTJ*	TERR	0262
	E114		0264	N	LDA	RT1+4	0263
	0500		0265	n r	DC	0	0264

DIFF 41070 0.756		LOC	OBJECT	ER	STMT	LABEL	(iP	OPERANDS		04/10/75	PAGE 0006
1130 06)	1056	aing		0266		108	RGIRT		0255	
1 101 40		are a				RT3					
1102 96	1						AwX				
1105 6102 0271 JHP *+4 0270 1107 44 0271 1108 44 0273 1NX 0271 1108 44 0273 1NX 0272 1109 6101 0274 102 KT1 10	. •				0209		R01			0268	
1107 44	1	1103	6A96							0269	The state of the s
1109 44)							*+4			
1109 E101	: .				er.				Company of the Compan	and the second s	
1100 64								6.T.1			
111	1							NII		0213	
1112 0000	j	1.00	the party position of the contract of the cont			RTI		6	Company of the second control of the second company of the second control of the second	0275	A CONTRACTOR OF SECULIAR AND A CONTRACTOR OF SECULIAR ASSESSMENT
1111 E4											
1115 F104	i						LUA-				
1116 64					0279		STA	RT5	e man a company a see man and a company	0278	
1119 EIFT		1117	44	•	0280		I n X			0279	
1116 0000		1118	44		0281						
1110 63F3		1119	E1F1				_				
O225						RT5		-			
O260		1110	63F3			i si brat			CAUCC AC		and the second of the second o
O207	1								- SAVES AC		
11											
0299	-								498 B - 1090 B - 12 - 12 - 12 - 12 - 12 - 12 - 12 -		
11	i										
111F 0000	!			•	-						
1121 F12F 0292 SIA RKI+1 0291 1123 B1FA 0293 LUX 0292 1125 E4 0274 LUA- 0293 1126 H4 0295 INX 0294 1127 H4 0296 INX 0295 1128 B9F5 0297 STX RGRES 0296 1124 F105 0298 SIA RR2 0297 1126 04 0299 DTN 0298 1120 6A57 0300 RIJ# RESET 0299 1127 39E0 0301 RR2 0299 1127 9E0 0301 RR2 0 0 1131 0000 0302 RR2 0C 0 0300 1133 05 0303 LDX RGRES 0301 1134 81E9 0304 LDX RGRES 0303 1134 99E4 0306 INX 0306 1134 99E4 0308 STX RGRES 0307 1138 1109 0309 JAZ RR3 0303 1136 1104 0310 LDA- 0309 1186 F104 0310 </td <td></td> <td>1116</td> <td>0000</td> <td></td> <td></td> <td>RGRES</td> <td>DC.</td> <td>**</td> <td>en de la companya de</td> <td>-</td> <td></td>		1116	0000			RGRES	DC.	**	en de la companya de	-	
1125 E4					0292		STA	Rk1+1		0291	
1126 44					0293		LUX	RGRES	•	0292	
1127 44	in sec.	1125	E4					,			
1128 89F5 0297 STX RGRES 0296 1124 F105 0248 STA RR2 0297 112C 04 0299 DTN 0298 112D 6A57 0300 FTJ* RESET 0299 112F 39E0 0301 UBA 7,0 0300 1131 0000 0302 R2 DC 0 0301 1134 81E9 0304 LDX RGRES 0303 1136 04 0305 ANA- 0304 0304 1137 44 0306 TNX 0305 0306 1139 89E4 0308 STX RGRES 0307 1139 89E4 0308 STX RGRES 0307 1138 1109 0309 JAZ RK3 0306 1132 E4 0310 LDA- 0309 1136 E104 0311 STA *46 0310 1140 E502 0312 LDA+ 2 0311 1144 681D7 0315 RR3 LDX 0312 1149 46 0316 RU4 0316 0316		1126	44								
1124 F105	Turn:							2			
112C 04											
1120 6A57 0300 R1J* RESET 0299 112F 39E0 0301 0BA 7,0 0300 1131 0000 0302 RR2 DC 0 0301 1133 05 0303 EIN 0302 1134 81E9 0304 LDX RGRES 0303 1136 04 0305 ANA- 0304 1137 44 0306 INX 0305 1138 44 0307 INX 0306 1139 89E4 0308 STX RGRES 0307 113H 1109 0309 JAZ RR3 0308 113D E4 0310 LDA- 0309 113E F104 0511 STA *+6 0310 1140 E502 0312 LDA+ 2 0311 1142 6A94 0313 ETJ* TERR 0312 1144 0000 0314 LC 0 1148 0B 0316 R04 0317 1149 46 0317 AdX 0316								RKZ			
112F 39E0	-							DESET "			
1131 0000 0302 RR2 DC 0 0301 1133 05 0303 EIN 0302 1134 81E9 0304 LDX RGRES 0303 1136 D4 0305 ANA- 0304 1137 44 0306 INX 0305 1138 44 0307 INX 0306 1139 89E4 0308 STX RGRES 0307 1138 1109 0309 JAZ RR3 0307 1138 1109 0309 JAZ RR3 0309 113E F104 0311 STA #+6 0310 1140 E502 0312 LDA- 0309 1142 6A94 0313 RTJ* JERR 0312 1144 0000 0314 DC 0 0312 1146 81D7 0315 RR3 LDX RGRES 0316 1148 0B 0316 RV4 1149 46 0317 AWX 0316											
1133 05						RR2					
1134 81E9	***								A Company of the Comp		
1136 D4 0305 ANA- 0306 1NX 0305 1NX 0305 1137 44 0306 1NX 0305 1138 44 0307 INX 0306 1139 89E4 0308 STX RGRES 0307 1138 1109 0309 JAZ RR3 0308 1130 E4 0310 LDA- 0309 113E F104 0511 STA #+6 0310 1140 E502 0312 LDA+ 2 0311 1142 6A94 0313 FTJ# TERR 0312 1144 0000 0314 DC 0 0313 1146 8ID7 0315 RR3 LDX RGRES 0316 1148 0B 0316 R04 0317 AMX 0316								RGRES			
1138 44					0305		-ANA-				
1139 89E4	*	1137	44								
113R 1109 0309 JAZ RR3 0308 113D E4 0310 LDA- 0309 113E F104 0511 STA #+6 0310 1140 E502 0312 LDA+ 2 0311 1142 6A94 0313 ETJ# TERR 0312 1144 0000 0314 DC 0 0313 1146 81D7 0315 RR3 LDX RGRES 0314 1148 0B 0316 RU4 0315 1149 46 0317 AWX 0316		1133	44								
113D E4 0310 LDA— 113E F104 0511 STA #+6 0310 1140 E502 0312 LDA+ 2 0311 1142 6A94 0313 FTJ# TERR 0312 1144 0000 0314 DC 0 0313 1146 81D7 0315 RR3 LDX RGRES 0314 1148 0B 0316 RU4 1149 46 0317 AWX 0316			and the second s								•
113E F104 0511 STA #+6 0310 1140 E502 0312 LDA+ 2 0311 1142 6A94 0313 FTJ# TERR 0312 1144 0000 0314 DC 0 0313 1146 81D7 0315 RR3 LDX RGRES 0314 1148 0B 0316 RU4 0315 1149 46 0317 AWX 0316								RR3			• •
1140 E502 0312 LDA+ 2 0311 1142 6A94 0313 RTJ* TERR 0312 1144 0000 0314 DC 0 0313 1146 81D7 0315 RR3 LDX RGRES 0314 1148 0B 0316 RU4 1149 46 0317 AWX 0316								J /			
1142 6A 94 0313 RTJ* TERR 0312 1144 0000 0314 DC 0 0313 1146 81D7 0315 RR3 LDX RGRES 0314 1148 0B 0316 RU4 1149 46 0317 AWX 0316			and the second s								and the second
1144 0000 0314 DC 0 0313 1146 81D7 0315 RR3 LDX RGRES 0314 1148 0B 0316 RU4 0315 1149 46 0317 AHX 0316											
1146 81D7											
1148 0B 0316 RU4 0315 1149 46 0317 AWX 0316						RR3		-			
1149 46 0317 AWX	:										
	8 0.00 - 17				0313	# 1 1 100 # #1 10 1 1 1 10 1 P 1	K01			0317	

	FUC	OBJECT	ER	STMT	LABEL	OP	OPERANDS		0	4/10/75	PAGE 0007
	1148	6A96		0319		RTJ*	HLTLP			0318	
		6102		0320		JMP	*+4		***	0319	
ŧ	114F			0321		INX				0320	
	1150			0322		INX				0321	
L		E 10000		0323	ŘR1	LDA=	0			0322	er anna ag ann sa statut der sam i format en er anna e en en en er en ette er e n ette en er ette er er ette e
	1154			0324		JMP-				0323	
•				0325	*					0324	
-					*INTER	RUPT	EST			0325	· · · · · · · · · · · · · · · · · · ·
200				0327						0320	
-	1155	0000		28د 9	ITST	DC	**			0327	
	1157	The Company	-	0329	refer Talen	RUL		CONTRACTOR		0328	
		E02D		0330		LDA	ADDRESS			0329	
		2801		03.31		ALA	1			0330	
-		A70100		0332		4.1	X 100	The way of the manufacture of the state of t		0331	
2	1158			0333		IAX	200			0332	
		8926		0334		STX	112-2			0333	
-	1162			0335	ITO	LDA-				0334	The same same as well as the same same same same same same same sam
		F126		0336	• • •	STA	1T2+1			0335	
		E71184		0337		LDA=				0336	
-	1168			0338		STA-	6 17 88	The second secon		0337	
		6A57		0339			RESET			0338	
		39E0		0340		480	7.0			0339	
	1150	5 1 100 F		0341		EIN		to meanwrite meansanae a ann an a' a' a' a' ann ann an a		0340	
		EF40		0342			X 40 4			٠ 4١ د ٥	
		6A4B		0343			LDCON			0342	
		EF-41		0344			X 41 1	the second of th		0343	
		6A4B		0345			LOCGN			0344	
		874E20		0346			F'20000			0345	
-	1179			0347		DC X		The state of the s		0346	
		18FD		0348		NXZ	*-1			0347	
		EF03		0349			H+3+			0348	
		0494		0350			TERR			0349	
		oABO		0351		_	TCI			0350	
		6103		0352		JMP	112-3	•		0351	
**	1184			0353	111	LIN		and the second of the second o		0352	
	1185			0354	• ; =	DIN		FOR 820		0353	
	1136			0355		DIN				0354	
		₹0000		0356		LDX=	0			0355	•
		E70000		0357	IT2	LDA=				0356	
	1180			0358		STA-	•			0357	
-		EF00		0359			H • O •	and the second of the second o		0358	
		F 8 8 0		0360		STV	X • 8D •	RESET STACK POINTER		0359	
		όA48		0361		RTJ#		negative transfer to the trans		0360	
	1194			0362		EIN		and the second of the second o		0361	
		6A56		0353		PTJ*	HLTLP			0362	
		6109		03.54		JMP	110			0303	
-		038A		0305		#4MC	ITSI	en de la companya de		0364	
	***/	33011		0365	*	U				0365	
				0303		COUNT	& CHRRENT	DDRESS TEST		0366	
				0363	*	JUST				0367	
	1194	0000			WTST	DC	**			0368	
		5711CC		0370	,,,,,,	LDA=				0369	
		FOLL	and the same of the same	0371		STA	WCCA	······································		0370	
	IIAU	, 011		0511		3111	HOUR			0340	• .

LuC	UBJECT	ER	STMT	LABEL	IJΡ	ÜPERANDS		04/10/75	PAGE 0008
1142	0.8		0372		RO1			0371	
	EF00	****	0373		LDV=	H • O •		0372	
	6910		0374		RTJ	wT2		0373	
;	EFFD		03/5		LOV=	H:-31		0374	
	6906		03/6		KTJ	WT2	**************************************	0375	A transfer transfer of the tra
1148	E TAAAA		0317		LUA=	X * A A A A *		0376	
1148	6907		0370		f: []	WT2		0377	
1160	E75554		0379		FUV=	X * 5554 *		0378	
1183	6902		0380		RTJ	WT2		0379	
	63E4		0381	ا المداد السال <u>ال</u> اراد الماد	JMP*	WIST	THE PROPERTY MAKENS CONTRACTOR OF THE CONTRACTOR	0380	
	0000		0382	WT2	UC	**		0381	
	6E10D9		0383		RTJ/	RGTRT		0382	
	6A11		0384		RIJ*	WCCA		0383	
	6A49		0385		RIJ#	ROBAR		0384	
	7FFF		0386		-0 € 5 t : ≠	X'7FFF" TIAB		85 د 0	
	6ABC		0367		RTJ*	4	enterente de la companya del companya de la companya del companya de la companya	0386	
	0004		0388 0389		JMP	4 WT2+2		0387 0388	
	6151				JWb*	WTZ			
	63E0		0390		OBA	3,0		0389	A Section 1
	3960		0391	WT3	DC	**		0390 0391	
	0000		0393	W ()	5 T A	*+14		0392	
	F100	4.0	0394		LDA	w13-2		0393	
	E1F8		0395		ADA	ADDRESS		0394	
	4020 F10C		0396		STA	*+14		0395	
<u>-</u> .	D/FF1F		0397		ANA=	X'FF1F'		0396	And the second second
	F103		0398		STA	*+5		0397	
	£70000		0399		LDA=	0	•	0398	
	0000	and at the Trail Co.	0400	**	DC	0	A PARTICIPATION OF THE PROPERTY OF THE PROPERT	0399	
	2008		0401		ARA	8		0400	
	0000		0402		υC	0		0401	
	63E6		0403		JMP*	w13		0402	*
	0320		0404 0405	*L0G1C		RESS INTER	RLOCK & OVERLAP SEEK TEST	0403 0404	
- 1154	0000		0406	LAITST	nc	**	the second of th	0404	
. 1168			0407	LATISI	RO1			0406	
	EFF8		0408		LDV=	H=-8*		0407	
1168			0409		TAX	•		0408	
1150			0410		TXB			0409	
	E027		0411		LDA	UNIT		0410	
man of	2002		0412		LLA	2	and the second of the control of the second	0411	
1161			0413		TAX			0412	
	EF01		0414		LDV=	H • I •		0413	
P171	1307		0415		JXZ	*+9		0414	
	2804		0416		ALA	4		0415	
	2104		0417		LLB	4		0416	
1114			0410		DCX		And the second of the second o	0417	
	18F9		0419		NXZ	*- 5		0418	
11F0			0420		R04			0419	
	F8F0		0421		STV	L41	and the second	0420	
1200			0422		RU1			0421	
1201	6455		0423	L22	KTJ≄	RSSK		0422	
	DOF0	1 98 99 1 1 999 1 889 1 7 7 9 7	0424		ANA	L41		0423	

	LUC	OBJECT	ER	21M1	LABEL	90	OPERANDS	04/10/75 PAGE 0009
	1205	1106	•	0425		JAZ	L3	0424
1	1207	EF05		0426		LDV=	H*5*	0425
į	1209	6A94		0427		RTJ*	TERK	0426
	1208	6AAC		0428		#TJ#	TSI	0427
	1200	6A96		0429	L3	*L1X	HLTLP	0428
		61F0		0430		JMP	122	0429
		LF00		0431		LDV=	H*0*	0430
		F015		0432		STA	SECTOR	0451
		oA57		0433		RTJ#	RESET	0432
į		39E0		0434		OBA	7,0	0433
	1219	6A55		0435		ŔŢJ≄	RSSR	0434
		DOF 2		0436		ANA	L41+2	0435
	1210	FOF4		0437		STA	L41+4	0436
ī		EF00		0433	L31	LDV=	H401	0437
	1221	6A51		0439		KTJ*	TOLS	0438
		EUFO		0440		LDA	1.41	0439
#		2001		0441		LLA	The months of the control of the con	0440
		F109		0442		STA	12+1	0441
		2001		0443		LLA	1	0442
		A105		0444		ADA	12+1	0443
		F103		0445		STA	L2+1	0444
	122F	6A55		0446		RTJ*	RSSR	0445
		J70000		0441	12	ANA=	0	0446
		1106		0448		JAZ	L32	0446
		EF06		0449		LDV=	H*6*	0448
		6A94		0450		RTJ*	TERR	0449
		6AAC		0451		RTJ*	TSI	
		E7FC8D		0452	L32	LDA=	F!-883!	0450
****		F1F1	401 ME-401 CM C -	0453		STA	L2+1 TIME DUT 300 MSEC	0451
		6E12C5		0454		RTJ/	17	0452
		1108		0455		JAZ	1.34	0453
-		Elea		0456		LOA	12+1	0454
	1248			0457		LOA	LZTI	0455
		19F4		0458		NAZ	L32+3	0456
-		EF86		0459		LDV=	X1661	0457
		6A94		0460		kIJ*	TERR	0458
		GAAC		0460			TSI	0459
		0A96			L34	RTJ# RTJ#	HLTLP	0460
		61CA		0463	L34	JMP	131	0461
		E028		0403		LDA	MSEC	0462
•		68 3 9		0465		RTJ#	L4A	0463
		0000		0465		DC	0	0464
						DC	-	0465
		0004		0467			4	0466
		0001		0468		DC	1 7	0467
		0007		0469		DC		0468
		61F2		0470		JMP	134+4	0469
		EF00		0471		FDA=	H•0•	0470
		6828		0472		RTJ*	L4A	0471
		0000		0473		DC		0472
		0000		0414		DC	0	0473
		0001		0475		DC	1	0474
		0000	***	0476		DC	X*000D*	0475
	126F	61F2		0477		JMP	*-12	0476

LOC	OBJECT	ER	STMF	LABEL	(1P	OPERANDS								0.	4/10/75	PAGE O	010	
1271	EFFF	_	0478		LÚV=	H!=1!									0477			
	A02B		0479		AGA	MSEC	**								0478			
	6816		0480		*LTJ	L4A									0479			
	0000		0481		DC	0									0480			
	0000		0482		DC	0					40 40 40 40 40		÷		0481			
	0001		0483		DC	1									0482			
	0013		0484		DC	X*0013*									0483			
	61F0		0435		JMP	* −14									0484			
	EF01		0485		LDV=	H*I*									0485			
	F011		0431		STA	WCCA									0486			
	6A53		0488	** * * *	RIJ#	IWCCA									0487			
	E027		0489		LUA	UNIT									0488			
	2005		0490		LLA	5									0489			
	6A4B		0491		RTJ#	LDCON									0490			
	EFFF		0492		LDV=	H*-1*									0491			
	A02B		0493		ADA	MSEC									0492			
	5E134D		0494		RTJ/	L4							** * *		0493			
	1292		0495	L4A	EQU	*- 2									0494			
. 1294	0002		0496		UC	2									0495			
	0000		0497		DC.	0									0496			5
	0000		0498		· DC	0									0497			
	0019		0499		DC	X*0019*									0498			
	61EF		0500		JMF	* −15			 				**		0499			
	E027		0501		LDA	UNIT									0500			
	2002		0502		LLA	2									0501			
1242		• •	0503		CLA										0502			
1243			0504		INA										0503			
	AF03		0505		ADV=	H*3*									0504			
	2003		0506	- 4	LLA	3							*		0505			
	6A4B		0507		RTJ#	LDCUN									0506			
	EFFF		0508		LDV=	H*-1*									0507			
	AG26	***	0509		AUA	MSEC									0508			
	68£2		0510		RTJ#	L4A									0509			
	0000		0511		LC	0									0510			
	0000		0512		DC	0									0511			
	0000		0513		DC	0									0512			
	001F		0514		DC	X*001F*									0513			
	61F0		0515		JMP	*-14			\$						0514		-	
	E027		0516		LDA	UNIT									0515			
	2005		0517		LLA	5									0516		•	
	0A4B		0515		KTJ*	LUCON		• •							0517			,
	6910		0519		RIJ	L6									0518			
	6711E6		0520		JMP=	LAITST				•					0519			
			0521	≠WAIT	300 US	EC & READ SSR									0520			
			0522	#292 L											0521			
1205	0000		0523	L7	DC	泰本									0522			
	EFFB		0524		LDV=	H*-5*									0523			
1209			0525		INA										0524			
	19FD		0526	•	NAZ	≠-1									0525			
	6A55		0527		RIJ*	RSSR						•			0526			
	UOFO		0528		ANA	L41									0527			
	63F3		0529		JMP*	L 7									0528			
	0000	water construction of the	0530	L6	DC	**			 *						0529			
1202	3000		0,000															

	LUC	UBJECT	ER	STMT	LASEL	UP	UPERANDS . 04	/10/75	PAGE 0011
	1204	E02B		0531		LDA	MSEC .	0530	
;		F015		0532		STA	SECTOR	0531	
1	1208	6914		0533		RTJ	L5	0532	
	120A	6 A 4 D		0534		RIJO	LDRD	0533	
		05DC		0535	TO SELECT SELECTION OF THE SELECT SELECTION OF	υC	F'1500'	0534	
		0025		0536		DC	X'0025'	0535	
		61F6		0537		JMP	*-8	0536	
	1262			0538		RIJ	L5	0537	
		6A4F		0539		*LTN	LDWR	0538	
		05DC	- 11 700000.27 1	0540		DC	F'1500'	0539	
		0028		0541		DC	x'0028'	0540	
		6166		0542		JMP	*- 8	0541	
	12EC	0364		0543 0544	*CUECA	JMP*	L6	0542 0543	, and the second
				0545	*CALL	RIJ	AI ERROR GENERATION L5	0544	
				0546	*	RTJ#	SEEK READ/WRITE	0545	
-		The second second second second	٠,٠٠	0547	*	DC	WAIT IN 200 USEC UNITS	0546	
				0548	*	DC	ERROR NO.	0547	
	12EE	0000		0549	L5	DC	**	0548	
	12F0			0550		K02		0549	
		81FB		0551		LUX	L5	0550	
	12F3	£4		0552		LDA-		0551	
	12F4	F10C		0553		STA	L50	0552	
	12F6	46		0554		AwX		0553	
	12F7			0555		LDA-		0554	
		F111		0556		STA	L51+1	0555	
	121 A			0557		AWX		0556	
		89F1 -		0558		STX	 	0557	
	12FD			0559		ROI		0558	
		6A57		0560		RTJ≠	RESET	0559	
	1300			0561		OBA	1,0	0560	
		0000		0562	L50	DC OT 1*	## CMDDDN	0561	
	1306	6A45		0503 0504		RTJ* JMP	SKPDON L52	0562 0563	
-	1308	4 1 10		0565		DWM	L51+1	0564	
		E70000		0556	L51	LDA=	0	0565	
	1300			0567		INAZ	L50+2	0566	
-		EF02		0568		LDV=	H'2'	0567	•
		ABUB		0569	L53	ADA*	15	0568	
	1313			0570		IWM	L5	0569	•
-	1315	7107		0571		IWM	L5	0570	
	1317	6A44		0512		KTJ*	TERR	0571	
_	1319	6AB0		0573		#LIX	TCI	05/2	
	1318	6AAC		05/4		*LT1	151	0573	
		6A96		05/5	L54	*LTA	HLTLP	0574	
	131F			0576		JMP*		0575	4
		7108		0577		I by to	L5	0576	
		7109		0578		INM	L5	0577	
		6307		0579		JMP*	L5	0578	
		6A47		0580	L 52	*LT!!	RDSTAT	05/9	
		D7FF63		0551		ANA=	X1FF631	0580	
		878901		0582	***	LDX=	X'3901'	0581	
	132F	4		0583		TXB		0582	• •

	. FGC	OBJECT	ER	STMT	LAEEL	UP	OPERANDS	04/10/75	PAGE 0012
	1330	43		0584		XRB		0583	
	1331	EF01		0535		LDV=	H'1'	0584	
i	1333	1 ADC		0586		MBZ	L53 .	0585	
	1335	E027		0587		LDA	JNIT	0586	
	1337	2002		0508		LLA	2	0537	11 of artist 11 of 20 and adds
	1339	4 C		0539		TAX		0588	
L	1334	6A55		0590		*L13	RSSP	0589	
	133C	1305		0591		JXZ	*+7	0590	
1		2404		0592		LRA	4	0591	
L	1340	to the research of		0593		DCX	en e	0592	
		13F8		0594		NXZ	*-3	0593	
		DF04		0595		ANV=	X141	0594	
		LICA		0596		JAZ	L53	0595	
:		7145		0597		IWM	L5	0596	
į		7143		0598		IWM	L5	0597	
i	1348	6100		0599	****	JMP	L54	0598	
				0600			AP SEEK TEST	0599	
				0601	*CALL	LDA=S		0600	
-				0602	*	RTJ	L4	0001	
				0603	*	DC	BUSY VALUE	0002	
				0604	*	DC	HDW VALUE	0603	
				0605	*	UC	DUNE VALUE	0504	
				0606	*	DC	ERROR	0605	
		0000		0607	L4	DC	**	0606	
	134F			0608		ROI	A COLOR SECTION	0607	
		F167		0609		STA	L42+6 SECTOR	0608	
		6A43		0610		RTJ#	CLSTAT	0609	
_		E 150		0611		LDA	L42	0610	
		A02D		0612		ADA	AUDRES	0611	
		F119		0613		STA	L43+4	0612	
		F12E		0614		STA	L45+4	0613	
		A 70040		0615		AUA=	x*0040*	0614	
		FIOE		0616		STA	L43	0615	
_		F123		0617		SIA	45	0616	
		E150		0618		LUA	L42+2	0617	
		F150		0619		STA	L42+4	0613	
		EF30		0620		LDV=	H*0*	0619	
		F152		0621		STA	L42+10	0620	
		E140		3622		LDA	L42+6	0621	
		6A5 L		0.023	1/3	ETJ#	IOLS	0622	
		03:30		0624	L43	I DC	0	0623	
		2303		0625		ALA	d O	0624	
		0000		0626		DC		0625	•
		DOFO		0627		ANA	141	0626	
		1902		0028		NAZ	*+4 ! (2 + 1 O	0627	
٠.	-	7142	-	0629		THM	L42+10	0628	
		713A		0530		MWI	14214	0629	
		E138		0631		LDA	L42+4	0630	
-		19EE		0632		NAZ	L43	0631	
		E7FC18		0633		LDA=	F'-1000'	0632	
		F131		0634	4 2 6	S F.A. DC	L42+4 0	0633	
		0000		0035	L45		U TO THE TEXT OF T	0634	
	1338	2898 •		0636		ALA	o	0635	

LGC	OBJECT	ER	STMT	LABEL	GP	OPERANDS	04/10/75	PAGE 0013
138A	0000		0637		DC	0	0636	
138C	F128		3633		STA	L42+6	0637	
138E	DOFO		0039		ANA	L41	0638	
1390	114F		06+0		JAZ	L47	0639	
1392	E125		0641		LDA	L42+6	0040	The state of the contract of the state of th
1394	D0F2		0642		ANA	L41+2	0641	
1396	B 0 F 4		0643		SBA	L41+4	0642	
1398	1125		0644		JAZ	L44-5	0643	
139A	3131		0545		LUX	L4	0644	
1390	0 4		0646		RO3		0045	
1390	46		0647		AWX		0646	The same of the sa
139E	46		0048		AWX		0647	
139F	0.8		0649		KUI		0648	•
	89AB		0650		STX	L4	0649	and a second of the second of
	EF02		0651		LDV=	H*2*	0650	
13A4			0652		ADA-	_	0651	
	6A94		0653		RTJ#	TERR	0652	
	EOF4		0654		LDA	L41+4	0653	
	6AAE		0655		RTJ#	TSRB	0654	
	81A0		0656	L46	LDX	L4	0655	· · · · · · · · ·
	6A96		0657	240	RTJ*	HLILP	0656	
	6502		0653		JMP+	2		
	6504				JMP+	4	0657	
			0659	1.43		•	0658	
	3100		0660	L42	IBA	0,0	. 0659	
	FFFB		0661		DC	F 1 - 5.1	0600	
	8000		0662		DS	8	0661	
	EFF7		0663		LDV=	H!-9!	. 0662	
1301	at I do not all When a se		0664		INA		0663	
	19FD		0665		NAZ	*-1	0664	
	71F1		0666	L44	IWM	L42+4	0665	
	EIEF		0667		LDA	L42+4	0066	
	198C		0668		NAZ	L45	0667	
13CA	8181		0669		LDX	L4	0o6&	
1300	44		06/0	L48	INX		0669	
13CU	44		0071		INX		0670	
13CE	44		0672		INX		0671	
13CF	44		0673		INX		0672	
1300			0574		INX		0673	
1301			0075		INX		0674	
	8B1A		06/5		STX#	L4B	0675	
1304	1 44 1 1 1 1 1		0671		AUA-		0676	g
	6A94		0678		RTJ*	TERR	0677	
	EIDE		0679		IDA	L42+4	0618	
	1102		0680		JAZ	*+4	0679	
	6AB0		0631		HIJ*	TCI	0860	
					K17 *		0681	
	6AAC		0582		JMP	151 L46	0682	
	61CA		0683	1 4 7			0683	
	E027		0634	L47	LDA	UNIT		
	2004		0685		LLA	4	0684	
	F903		0686		STV	*+5	0635	
	E100		0687		LDA	L42+6	0686	
1753	2000 F100		0638 0689	to the comment of the comment	ARA STA	0 L42+6	0687 0688	er a company of the

	LuC	OBJECT	ER	STMT	LABEL	UP	OPERANDS				04/10/75	PAGE	0014
	13ED	801340		0690		LDX/	L4				0689		
-		136E	** *	0691	L48	EQU	¥−2				0690		
•	1360	EF02		0692		LDV=	H121				0691		
		0105		0693		ANA	L42+6				0692		
-	1364	1 months		0644		SBA-	** ** ** ** ** * * * * * * * * * * * *	the second distance of the second of the second of	and the second of the second o	and the control of th	0693	to the character of the first party of the contract of the con	W. D. W. S. L. Bermer and Control Street Control
		1104		0895		JAZ	*+6				0594		
		EF03		0695		LDV=	H*3*				0695		
W 4 4	1359			0697		JMP	L48				0696		
	1358			0698		INX					0697	'	
	13FC			0699		INX	_				0698		
-		EF04		0700		LDV=	H 4 4 *		* P * * * * * * * * * * * * * * * * * *		0699		
		0188		0701		ANA	L42+6		•		0700		
	1401			0702		SBA-					0701		
	1402			0703		JAZ	*+10		**		0702	* .	
	1404			0704		LDA	TDSK				0703		
		1904		0705		NAZ	*+6				0704		
		EF04		0705		LDV=	H141		n a na tana a		0705		
		6102		0707		JMP	L48+2				0706		
	1400			0708		INX					0707		
	1400			0709		INX					0708		
		6A47		0710		RTJ*	ROSTAT				0709		
		DF01		0711		ΔNV=	H*1*				0710		
	1412			0712		SBA-		2 1 1 2 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1			0711		* · · · · · · · · · · · · · · · · · · ·
	1413			0713		1 N X					0712		
	1414			0/14		INX				•	0713		
		1195		0715		JAZ	L46+2			1.1	0714		
		EF05		0716		LDV=	H'5'				0715		
		6137		0717		JMP	L48+0			•	0716		
-	1413	0101		0/13	*FORMA		(FOR MOVING HEAD	DISKS ONLY)			0717		N 4
				0719	*		TOR HOTTAG HEAD	orono oner,			0718		
	1718	0000		0720	FIST	DC	**				0719		
_		6AE4		0721			F.				0720		
		0000		0722		DC	0				0721		
		0330		2723		DC	Ö				0722	5	
-		002B		0124		DC	X*002B*				0723	• ••	
		6AUA		0725		RTJ*	₩R.				0724		
		0030		0726		DC	X 1003D1				0/25		
1				0727		υC	0				0726		
		0000		0728		DC	ì				0727		
		1000		0729		1 UA	FUΥ .				0728		
-		E03D		0730		JAZ	*+5		and the second s		0729		
		1103		0730		JMP/	F3				0730		
		6614AA		0732		LDA	MSEC				0731		•
-		E028				STA	*+4				0732		
		F102		0733		KTJ*	F.				0733		
		6AE4 -		0734		DC DC	0				0734		
		0000		0735	a an electrical	DC	0		a		0735		
		0000		0736		DC	X 1007B1				0735		
		0078		0737			F5A				0737		
		680F		0738			0				0738		
		0000		0739		DC orus							
	-	6A4D		0740		RTJ≉	LDRD				0739		
		0800	and the second second second second	0741	an party of the second of	DC.	F 2048 WAIT		4. N. MARK 1. M		0740		
	1443	9105		0742		DC	X'9105'				0741		

LOC	OBJECT	ER	SIMI	LABEL	OP	PERANDS	04/10/75	PAGE 0015
144A	FF67		0743		DC	'FF67'	0742	
1440	007E		0744		ÜC	1007E	0743	
144E	61F0		0745		JMP	-14	0744	
1450	6E14CC		0745		RIJ/	5	0745	
	1451		0747	F5A	EQU	-2	0746	
1453	0000		0748		DC		0747	
1455	6A4F		0749		×LТЯ) WR	0748	
1457	0800		0750		DC	20481	0749	
1459	9101		0751		DC	91014	0750	
1458	FF61		0752		ŪC	!FF67!	. 0751	
1450	0030		0753	T TO STREET, SCHOOLSEN, LANSING	UC	10080	0752	The state of the s
145F			0754		JMP	-15	0753	
1461	6AE4		0755		RTJ*	•	0754	
1463	0000		0756		DC	The control of the co	0755	
1465			0757		DC	*8000 *	0756	
1467		•	0/58		ÜC	*002E*	0757	
1469	**** ** * ****************************		0759		LUV=	·-1	0758	
1468			0760		ADA	SEC	0759	
1460			0761		STA	4	0760	
146F			0762		RTJ#	K•	0761	
1471			0763		DC	0045	0762	
1473			0754	F4	DC		0763	
1475			0765		DC	to the following of the control of t	0/64	
1477			0766		LDA	FT .	0765	
1479			0767		JAZ	7	0766	
147B	and the second s		0763		K[J*	ois	0767	
1470			0759		RTJ	5	. 0768	
1476			0770		DC :	0020	. 0768	
1431	The state of the second second		0771		RTJ*	JWK	and the second s	
1483			0772		DC	12561	0770	
1485			0773		DC		0771	
			-			A121*	0772	
1487			0774		DC	FF671	0773	
1489			0775		DC	100821	0774	
148B			0776		JMP	-14	0775	
1480			0177		RTJ	5	0776	
148F			0778		DC	5116	0777	
1491			0779		*L13	OWR .	0778	
1493			0733		UC	1500	0779	
1495			0781		DC DC	18301	0780	
1497	Annual of the second section of the		0732		DC	'FF67'	0731	•
	0084		0783		DC	100841	0782	
1493			0784		JMP	-14	0783	•
1490			0785		RTJ*	ENA	0784	**
149F			0736	F7	RIJ*	•	0785	
1441			0767		DC		0786	
	0000		u783		UC		0787	
14A5	0034	•	0739		UC	100341	0788	
14A7	671418		0790		JMP=	TST	0789	
			0791	*			0790	
1444	6AB2		0792	F3	RTJ#	RLF	0791	
	6AAA		0793		RIJ#	TEX	. 0792	
	CSCEC4A0		0794		OC	*END OF FORMAT OPERATION.*	0793	
	CFC6A0C6	A-1			*	and the second of the second o		The state of the s

	LOC	OBJECT	ER	SIMI	LABEL	OP	OPERANDS	04/10/75	PAGE 0016
4.4		CFD2CDC1							
		U4AOC FDO							
		C502C1D4							4
		COCFCEAE							
	1406			0795		DC	H'0'	0794	The second second second second
		6AB2		0796		RTJ*	CRLF	0795	
	1409			0797		HLT		0796	
	14CA	61FD		0793	*CNCC1	JMP	*-1	0797	
				0799			TINE FOR FORMAT CHECKS	0798	
			-	0800 0801	*CALL *	RTJ F		0799	
				0802	*	RTJ*	CONTROL REG SET LDRD/LDWR	6890	
				0603	*	DC	WAIT	0801	
		, a		0804	*	DC	STATUS	0302	
				0805	*	DC	MASK	0803	
				0003	*	DC DC	ERROR =	0304	
	1400	0000		0607	F5	DC	**	0805	
	14CE			8080	• •	ROL		C806	
		EF00		0809		LDV=	H±0.	0807	
		F015	•	0810	•	STA	SECTOR	0308 0308	
		81F7		0811		LOX	F5	0819 0810	
		E027		0812		LDA	UNIT	0811	
		2005	•	0813		LLA	· 🖟 The control of t	0812	
	1409			0814		AUA-		0813	
	140A	6A4B		0815		#LIX	LDCON	0314	
	140C	09		0616		RG2		0815	
	1400	46		0817		AwX		0816	
	140E	E4		0818		LDA-		0317	
	140ド	F101		0519		SIA	F51 ""	C318	1 to
	14E1	08		0820		R01		0819	
	1462	0000		0821	F51	OC	0	0320	
	1454	09		0832		202		0321	
	1465	45		0823		$A \times X$		0322	
	1450	E4		0824		LDA-		0823	
-	14E7	F1F9		0825		STA	F51	0824	
	14E9			0826		XWA		0825	
	14EA			0827		LDA-		0826	
	1453			0828		Awx		0827	
	14EC			0829		ANA-		0828	
m /		F112		0830		SIA	F54+1	0829	
		6A45		0831		K[J*	SKPJON	0833	
		6110		0832		JMP	F52	0831	
		79E0		8633		DWM	F51	0832	
		EILB		0834		LDA	£51	0833	
		19F6		0835		NAZ	*- 8	0834	
Market C	14F9			0836	E 6 2	AWX	CC CONTRACTOR CONTRACT	0835	
		8900		0837	F53	X12	F5	0836	
	LAFC			0838		ADA-		0837	
je-	14F0			0839		K01	TLUB	0838	
		6A94		0840	F54	KTJ¥ LDA=	TERR O	0839	
		E 70000		0841 0642	1 24	*LTA	ICNB	0840	
		6ABE		0843		FDX	F5	0841	
	エンリン	8105		0043		LUX		0842	

	LOC	กลมECT	ER	STMŤ	LABEL	OP	OPERANDS .	d4/10/75	PAGE 0017
,	1507	' io 9		0844		RU2		0843	
	1508			0845	F55	ANX		0844	
•		6A96		0845		RTJ#	HLTLP	0845	
•	1508			0847		JMP-		0846	
	1500			0848		NUP	TO DESCRIPTION OF A STATE OF A ST	0847	The second secon
,		6502		0849		JMP+	2	0848	
•	150F			0850	F52	ROI		0849	
		oA47		0351	4	RTJ#	RUSTAT	0850	
	1512			0852		ANA-		0851	
		81EC		0853		SBA	F54+1	0852	
1	1515			0854		RC2	e manufacture in the property of the contract of the property of the contract	0853	The same of the sa
1.	1516			0855		AWX		0854	
	1517			0856		JAZ	F55	0855	
	1519			0857		R01		0856	
i	151A			0858		LDV=	H•1•	085 7	
;	151C	610C		0859		JMP	F53	0გ58	
			****	0860	*FURMA	T RUUT		0859	
1				0361	*		•	U 850	
İ				0362	*CALL	RTJ	F15	0861	
ļ				0863	*	bC	BLOCK ADDRESS	0802	
ĺ				0864	* '	DC	WRITE PROTECT	0863	
				0865	*	DC	ERRUR =	0864	•
	1516	0000		0066	F15	DC	**	0365	
- 1	1520	08		0867		RG1		0866	•
1	1521			3868		LDV=	H*12*	0867	
	1523	F170		0369		STA	F11	0868	
	1525	4C		0070		TAX		0869	
	1525	4F		0871		TXB		0670	
	1527	4 B		0872		OCB	i managa kataba bayar i managa ngga na na nga na nga nga nga nga	0371	2
i	1528	49		0873		IN3		0372	
1	1529	872340		0874		LOX=	BF2	0873	
F	152C	EF00		0875		TDA=	H•0•	0874	•
	152E	09		0875		KU2		0875	
	152F	F4		0877		STA-		0876	
	1530	46		0878		AWX		0877	
	1531	49		0819		INB		0878	
	1532	LAFB		0880		NB Z	*-3	0819	
	1534	E73000		0831		LDA=	X*8000*	0830	
	1537	.F4		0882		STA-		0831	
MATERIA DE	1533	46		0833		AWX	TO A TOWN TO A SECURE OF THE CONTROL	0882	
	1539			0834		LI)A≠	F15	0833	
	1538	71E1		0835		IWM	F15	0034	
	1530	710F		0365		MWI	F15	0835	
		A300		0837		ADA ≠	F15	0335	•
	1541			0883		STA-		0837	
	1542			0333		STX	Fi1+2	0838	
	1544			0843		LUA¥	F15	0839	
	1540	F151		0891		STA	F11+4	0890	
	1543	46		0892		AWX		1680	
-	1549	7103		0393		IWM	F15	0832	
	15+3	7101		0894		IWM	F15	0893	
with the co	15+3	33		0395		RO1		0894	
	154É	EF02		0896		LDV=	H*2*	0895	* -

	LUC	OBJECT	ER	STMT	LABEL	0P	OPERANDS							04/10/75	PAGE	0018
	1550	A143		0697		AUA	F11		•					0396		
		F011		0898		STA	WCCA						-	0897		
	1554	EF00		0399		LDV=	H . O .							8080		
		F015		0900		STA	SECTOR							0899		
		F019		0901		STA	BLOCKS		 					0900		
	1554	E09E		0902		LUA	WRITE							0901		
*****		F005		0903		STA	DATAL							0902		
		E7050C		0904		LUA=	F'1500'							0903		
		F007		0935		STA	JATA1+2							0904		
		E339		0906		LDA≠	F15							0305		
		F009		0907		STA	DATAL+4							0906		
		7185		0908		IWM	F15							0907		
		7183		0909		1 miM	F15					•		0908		
		EFFF		0910		LDV= STA	H'-1' DATA1+6							0909 0910		
		F008		0911 0912		STA	DATA1+8							0911		
e mare		F00D E02B		0913		LOA	MSEC					*		0912		
		F120		0914		STA	F11							0913		
		E027		0915		LDA	UNIT				•			0914		
		2005		0910		LLA	5							0915		
		AF20		0917		ADV=	X 1201							0916		
		6A4B		0918		RTJ#	LUCON							0917		
		6AE6		0919	F13	RTJ#	RW.							0918		
		6164		0920		JMP	F13-8							0919		
		E015		0921		LUA	SECTOR							0920		
		F017		0922		STA	SECTOR+2							0921		
	1535			0923		INA								0922		
		F015		0924		STA	SECTOR							0923		
-	1583	ALOF		0925		AUA	F11+4	*						0924		
	158A	⊬30B		0925		STA*	F11+2							0925		
	1580	1901		0927		MWG	FII							0926		
•		E105		0928		LDA	F11							0927		
		19EB		0929		NAZ	F13							0928		
		67151E		0930		JW5=	F15							0929		
	1595	0006		0931	F11	DS	6							0930		
				0932			E RUUTINE							0931		
				093 3 0934	≠CALL . *	RTJ ERROR	RW									
				0935 0935	*	- UKAUK - UK								0934		
	1500	0000		0933	RW	υC	**							0935		
-		6A05		0937	N W	K [J*	DATAL		 					0936		
		8007		0933		LUX	DATA1+2							0937		
		6A45		0939		RTJ*	SKPDON							0938		
		3114		0940	***	JMP	หพ2				* *	* * *		0939		
	1545			0941	`	DCX								0940		
		1869		0942		NXZ	*-5							0941		
***		EF00		0943		LDV=	H*0*		 	* *		-		0942		
		6E1643		0944		RTJ/	RW3							0943		
		6A57		0945		RIJ*	RESET							0944		
		39E0		0945		08 A	7,0		• •					0945		•
		81E8		0941	RWO	LOX	RM							0946		
		6A96		0943		RIJ*	HLTLP							0947		
	1585			0949	1 190 10 1	JMP-					,			0948		
						-										

	LCC	OBJECT	ER	STMT	LABEL	UP	OPERANDS	04/10/75	PAGE 0019
	1586	34		0950		NOP		0949	
,	1567	6502		0951		JMP+	2	0950	
ì	1589	1006		0952	RW2	NAM	RN4	0951	
	158B			0953		LDV=	H*1*	0952	
	1580	6BEC		0954	The same was a single for standing place of	RTJ*	RW0-6	0953	THE PERSON NAMED AND ADDRESS OF THE PERSON NAMED TO STATE AND ADDRESS OF THE PERSON NAMED AND
	158F	6115		0955		JMP	RW9	0954	
	1501	E008		0956	RW4	LDA	DATA1+6	0955	
-	15C3	1111		0957		JAZ	RW9	0956	
	1505	E02F		0958		LDA	DAVAL	0957	
	15C7	A015		3959		ADA	SECTOR	0958	
		A019		0960		ADA	BLUCKS	0959	
	15CB	4C		0961		TAX		0960	•
	15CC	Contract the Contract of		0962		RTJ*	RDBAR	0961	
	15CE			0963		JAX	RW9	0962	,
	1500			0964		LDV=	H121	0963	
	1502			0965		RTJ	R31	0964	
		6107		0960		JWD	RW0-4	0965	
	1506			0967	K W 9	LDA	DATA1+8	0966	
-		1907		0963		NÁZ	R * 0	096 7	
	150A			0969		LDX	WCCA	0968	
	150C			0973		I X B		0969	•
_	1500			0971		CCB	The state of the s	0970	and the second of the second o
	150E			0972		INE		0971	
		E72040		0973		LDA=	BF1	0972	
	1582	to the second of		0974		STA	* RW1+1	0973	
		872340		0975		LDX=	BF2	0974	
	15E7			0975		RJ2	•	0975	
	15E8			0977		LDA-	The second second section is a second	0976	
		860000		0913.	RW1	SBA/	**	0977	
	15EC			0979		NAZ	RW6	0978	
	15EE 15F0			0980 0981		I WM I WM	RW1+1 RW1+1	0979	
	15F2			0982		AnX	KWITI	0980 0981	
	15F3			0983		INB		0982	
-	15F4			0934		NBZ	RW1-1	0983	make a contract of the second
	15Fa			0985	RW7	ROI	WHI-F	0934	
	15F7			0986	1277	LDA-		0985	
		B70B60		0987		SBA=	X*DB6D*	0986	
		1184		0988		JAZ	KWO	0987	
	1560			0939		LDV=	H*4*	0988	
		694E		0990		KTJ	R31	0989	The second secon
		61AE		0991		JMP	RWO	0990	
	1603			0992	RW6	RUI	,	0991	•
		3912	** *	0993		STX	RWE-2	0992	* * * * * * * * * * * * * * * * * * *
	1606			0994		TBX		0993	
	1607			0995		STX	RW8+1	0994	
***		EF03		0996	*	LUV=	H'3'	0995	
		6942		0997		RTJ	R31	0996	
		EFF8		0998	R13	LDV=	H*-8*	0997	
•		F120		0999	•	STA	R11+1	0998	• • •
		8105		1000		LDX	RW8-2	0999	
		£105		1001	R12	LDA	RW1+1	1000	
		6A98		1002		KIJ*	TUAT	1001	

	Luc	OBJECT	ER	SIMI	LAGEL	UΡ	OPERANDS	04/10/75	PAGE 0020
	1617	87000 0		1003		LDX=	0	1002	
1		770000		1004	Rm8	IWM=	0	1003	
1		E1FC		1005		LDA	*- 2	1094	
1	161+			1006		k02		1005	
-	1620			1007		ΑWX		1006	
Ì		1103		1008		JAZ	RW7	1007	
Ì		7105		1009		IWM	RW1+1	1008	
1.		7103		1010		IWM	Rw1+1	1009	
	1627			1011		LDA-		1010	
	1528	33C0		1012		SBA*	Rw1+1	1011	
	1624	1166		1013		JAZ	RA8	1012	
		89EA		1014		STX	RW8-2	1013	
	162E	7101		1015		I V: M	R11+1	1014	
	1530	E 70000		1016	R11	LDA=	0	1015	
	1633	190ë		1017		NAZ	R1Z	1016	
	1635	08		1013		KO1		1017	
	1636	02		1019		ESW		1018	
	1637	14D4		1020		JAN	213	1019	
	1639	Ë011		1021		LDA	WCCA	1020	
•	1558	2801		1022		ALA		1021	
	1630	A72540		1025	•	ADA=	BF2	1022	
	16+0	4C		1024		f A X		1023	
14	1641	6183		1025		JMP	RM7	1024	
	1643	0000		1026	RW3	DC	**	1025	
	1045	4009		1027		ADA	DATA1+4	1026	
• •	1647	6494		1028		KTJ≠	TERR	1027	
	10+7	0A9A		1029		K17#	TAUD	1020	
	1543	5A43		1030		kTJ*	CLSTAT	1029	
	1040	63F4		1031		J144*	Ra/3	1030	
	164F	0000		1032	R31	DC	♦	1031	
	1651	0A9C		1033		KTJ*	SACO	1032	
		69EL		1034		RTJ	RW3	1033	
	1655	E017		1035		LDA	SECTUR+2	1034	
		F015		1030		STA	SECTOR	1035	
	1559	63F4		1037		JMP*	R31	1036	
				1038	*CALL	RIJ	Wil	1037	
				1039	*	DC	ERROR =	1038	
				1040	*	00	START DATA VALUE	1039	
				1041.	*	DC	MODIFY VALUE	1040	
		0000		1042	W11	nc nc		1041	
	1000			10+3		KO1		1042	
		E3FB		1044		LDA*	wil	1043	
		F009		1045		STA	DATA1+4	1044	
		EF00		1046		LUV=	H'0'	1045	
		F008		1047		STA	DATAL+6	1046	
		FOOD		1048		SIA	DATA1+8	1047	
		E 7050C		1049		LUA=	F:1500'	1048	
		F007		1050		STA	DATA1+2	1049	
		E09E		1051		LUA	WRITE	1050	
		F005		1052		STA	DATAL	1051	
		EF01		1053		LDV=	H-11	1052	
		F019		1054		STA	BLUCKS	1053	
	1675	F011		1055	•	STA	WCCA	1054	

Loc o	BJECT	ER	51MT	LASEL	40	UPERANDS	04/	10/75	PAGE 0021
10/7 1	027		1055		LDA	UNIT		1055	
1679 2			1057		LLA	5		1056	
1673 6			1058		RTJ#	LOCON		1057	
1670 0			1059		F.O.2	2200.1		1058	
167t 8	,		1060	************	LDX	W11	THE RESIDENCE OF THE PROPERTY	1059	A THE RESIDENCE OF THE RESIDENCE OF THE PROPERTY OF THE PROPER
1680 4			1061		AWX			1060	
1631 E			1002		LDA-			1061	
1682 F			1063		STA	W12	· · · · · · · · · · · · · · · · · · ·	1062	
1634 4			1064		AWX			1063	
1635 E			1065		LDA-			1064	
1636 F			1066		STA	W12+2	manufacture and products of the control of the cont	1065	
1638 4			100/		ΔWX			1066	
1689 8			1068		STX	WII	• ·	1067	
1688 0			1069					1068	
1680 6			1070		RTJ	W13		1069	
163E E			1071		LUA	READ	· ·	1070	
1690 F		er et er en	1072		STA	DATAL	and the second of the second o	1071	
1692 E			1073		LDV=	H 4 4 1		1072	
1694 A			1074		ADA	DATA1+4		1073	
1696 F		*****	1075		STA	DATA1+4		1074	and the second s
1698 6			1076		RTJ	W13	,	1075	
169A 6			1077		JMP*	WII		1076 .	
1690 0			1078	W12	DS	4	NO SHARE THE CONTROL OF THE SECOND CONTROL CONTROL OF THE SHARE SH	1077	The second secon
1640 0			1079	W13	DC	**		1078	
1642 6			1080	1123	RÍJ	W18		1079	
1684 6		2	1081	* .	RTJ	W17		1080	
1646 6			1082		ŔŢĴ	W17		1081	
16Ab E			1083		1.DV=	H121		1082	
16AA F		-	1084		STA	SECTOR	and the second community of the second control of the second contr	1083	
16AC 6			1085		KTJ	w15		1084	
16AE 6			1086		KIJ	w18	•	1085	
1680 5			1087		RTJ	W17	the control of the co	1086	
1682 E			1038		LDV=	H*1*	•	1087	
1684 F			1089		STA	SECTOR		1088	
1650 6			1090		RTJ	W15		1089	
1693 6			1091		RTJ	W18		1090	
168A E			1092		LDV=	H • O •		1091	
158C F			1093		STA	SECTOR		1092	
163E 6			1094		RTJ	W15		1093	
1600 6			1095		JMP*	W13		1094	
1602 0			1096	W15	DC	**	AND THE RECOGNISHMENT OF THE CONTROL WITH MALE THE STREET AND THE	1095	
16C4 E			1097	w16	LDA	DATAL		1096	
1666 B			1098		SBA	WRITE		1097	
16C3 1			1099		NAZ	*+6	AND THE CONTROL OF TH	1098	
16CA 6			1100		RTJ*	M12		1099	
1600 6	102		1101		JMP	*+4		1100	
160E 0			1102		12.T J &	CLR2	The second secon	1101	
1600 6			1102		K[J*	RW.		1101	
1602 6			1104		JMP	W16		1102	
1602 6 1604 6			1104		RTJ*	SADD		1104	and the second s
1600 6			1105		KIJ*	SADD			
			1106		RIJ∓ RIJ≉	SADD		1105	•
1608 6		a - elikarinya jaya - ya a sayay ma sa a a a a a	ATTRACTOR A		RIJ	W17	and the contract of the contra	1106	A Committee of the Comm
160A 6	7 1 A		1108		K17	WII		1107	

	FCC	OBJECT	ER	STMT	LABEL	OP	OPERANDS.		04/10/75	PAGE 0022
	1600	6918		1109		RTJ	w17		1108	
		6916		1110		RIJ	W17		1109	
•		E015		1111		LUA			1110	
	1662	BU2B		1 1 1 1		SBA	SECTOR MSEC		1111	
	1664	14DE		1113		JAN	W16		1112	
		63DA		1114		JMP*	W15		1113	
•		0000		1115	W18	DC	**		1114	
		E180		1116		LDA	W12		1115	
b	-	F02040		1117		STA	BF1		1116	
		EIAD		1118		LUA	W12+2		1117	
	16F1	F62042		1119		STAI	BF1+2		1118	
		63F2		1120		JMP≄	W18		1119	
		0000		1121	W17	UC	**		1120.	i i
	16F8	E1A4		1122		LUA	W12+2		1121	
	16FA	43F1		1123		ADA*	W18+5		1122	
•	1660	FBEF		1124		STA*	W18+5		1123	
	16FE	63F6		1125			w17		1124	
)	- 1700	0000			SABTST		**		1125	
	1702	08		1127		RO1			1126	
	1703	EF00		1123			H*0*		1127	
) .	1705	F118		1129		STA	\$1		1128	
	1707	FF55		1130			X'55'		1129	
[]	1709	6918		1131		RTJ	\$2		1130	
)		E112			\$5	LDA	\$1 X*55* \$2 \$1 \$3 \$1+2		1131	
:		6939		1133		RIJ	\$3		1132 1133	
		E110		1134		LDA	\$1+2		1134	
ł		6935		1135		RTJ	.	•	1134	
		790C		1136		DWM.	\$1+2		1136	
		E108		1137		LDA	31		1137	
١		/106		1133		IWM	\$1		1138	
		B106		1139		SBA	\$1+2 \$5		1139	
		19EE		1140		NAZ	SAUTST		1140	
ı		63E1		1141	<i>c</i> 1	JWb*			1141	
ļ		0004		1142		DS DC	4 *		1142	
i		0000		1143	32	STA	DATA1+4		1143	
1.0		F009		1144		LDX	MSEC		1144	
		802B		1145 1146		DCX				
		45		1140		STX	\$1+2		1146	
		89F5		1148		LDA	READ		1147	
j		EOA0		. 1148 1149		STA	S1+2 READ DATA1 F-1500*		1148	
		F005		1150		LDA=	F*1500*		1149	
		E 705DC		1151		STA	DATA1+2		1150	
		F007		1152		LDV=	H*()*		1151	
		EFOO		1153		STA	DATA1+6		1152	
		F008		115+		STA	DATA1+3			
-894.0	1738	F003		1155		INA			1153 1154	
i				115.		STA	BLUCKS		1155	
	1736 1736	F011		1157		STA	#CCA		1156	
	1743	F021		1153		LUA	NIT		1157	
	1742	2005		1159		LLA	5		1158	
5 -	1744	6448		1157 1153 1159 116J		#LI8			1159	
	1746	6303		1151	*	JMr*	\$2		1100	•

LUC	OBJECT	ER	STAT	LABEL	UP	OPERANDS	04/10/75	PAGE 0023
1748	0000		1152	S 3	UC	**	1161	
174A	F015	******	1163	-	STA	SECTOR	1162	
174C	F62040		1164		STAI	8F1	1163	
	SAA4		1105		kīj#	CLR2	1164	:
	GAES		1165		R T J ≠	RW.	1165	THE THE RESIDENCE AND ADDRESS OF THE PARTY AND
	61FA		1167		JMP	4-4	1166	,
1755	.63F1		1168		JMP*	53	1167	<u>.</u>
1757	0000		1109	*RANDO			1168	•
	E 73200		1170 1171	RANTST		*	1169	· •
1750			1172		LDA= STA	F15121	1170	1
175E			1173		RO1	R41+1	11 /1 1172	
175F			1174		LDV=	x*59*	1172	•
1761			1175		RTJ	\$2	1174	•
1763				RA3	RTJ	GRN	11.75	
1765			1177		LRA	1	1176	
1767			1178	THE RESIDENCE OF STREET	STA	SECTOR	1177	
1769			1179		SBA	MSEC	1178	
1768			1130		NAN	*-4	1179	
1760	E015		1181		LDA	SECTOR	1180	
176F	6907		1132	,	RTJ	\$3	1181	*
1771		the second second second second second	1183		DWM	RA1+1	1182	
	E 70000			RA1	LDA=	0	1183	
1776			1185		NA Z	RA3	1184	
1778			1186		JMP#	RANTST	1185	•
177A			1187	CDV	DC	X*ABCD*	1186	
1770				GRN	DC LDA	•	1187	1
177E 1780	2017 43 43 43		1189 1190		ROI	GRN-2	1188 1189	and the same of the same of the same
1781			1191			H*15*	1190	
1783			1192		STV	*+8	1191	
1735			1193		LDA	GRN-2	1192	
	A78CAL		1194		ADA=	F'-29535*	1193	
1784			1195		LLA	**	1194	
178C			1190		ADA	GRN-2	1195	The second of th
178E	FIEA		1197		STA	GRN-2	1196	
1790	63EA		1198		JMP*	GRN	1197	
				*			1148	
						WRITE/READ TEST	1144	
_1792			1201	BDATST	6 -		1200	and the second s
1794			1202		LDA	SINSEC	1201	
	6E182E		1203		RTJ/	DRW	1202	
_1799			1204		DC .	WRITE	1203	
1798			1205 1205		DC DC	F*1500* x*0050*	1204 1205	
1795 1796			1203		DC DC	₹°384°	1206	
1741			1208		DC	1	1207	
1743			1209		90	0	1208	
1745			1210	•	ŊĊ	1	1209	
= 17A7		•	1211	** *	DC	F!=1!	1210	
17A7			1212		LDA	SINSEC	1211	
17A5			1213		RTJ*	BDATST+5	1212	
1740		her or comercial and	1214		DC	READ	1213	· · · · · · · · · · · · · · · · · · ·
						\cdot		

FOC	OBJECT	ER	STMT	LABEL	OP	OPERANDS		04/10/75	PAGE 0024
1.745	0500		1215		υC	F*1500*		1214	
-	0062		1216		υC	X100621		1215	
	0130		1217		υC	F 13841		1216	
1	0001		1218		DC	1		1217	
the contract of the contract o	7 0000		1219		ÜÇ	ō	e mande en la companya de la companya	1218	
	0001		1220		DC	1		1219	
	FFFF		1221		DC	F1-11		1220	
•••) EU23		1222		LDA	MULSEC		1221	• •
	5836		1223		RTJ*	BDATST+5		1222	
	ODAO		1224		DC	READ		1223	
www.rr	05UC		1225		UC	F 1500		1224	
	0067		1226		υC	X 100671		1225	
	0180		1227		υĊ	F 13841		1226	
	0002		1228		DC	2		1227	·-
	0000		1229		ÜÜ	ō		1228	
	0001		1230		DC	1		1229	
***	FFFF		1231		DC.	F1-11		1230	
	63BF		1232		JMP#	BUATST		1231	
1101	0301		1233	*	• • • • • • • • • • • • • • • • • • • •			1232	
4			1234		PLE BI	OCK WRITE	READ TEST	1233	
1.70	0000		1235	MUST		**		1234	
	E023		1230		ĹΟΛ	MULSEC		1235	
***	0955		1237		RTJ	UKW	The state of the s	1236	•
-	0098		1238		DC	WRITE		1237	
	0500		1239		DC .	F 1500		1238	
	005C		1240	****	DC	X1006C1		1239	
	0180		1241		DC	F13841		1240	
	0002		1242		DC -	2		1241	
-	3000		1243		υC	ō		1242	
	0000		1244		DC	ì		1243	
	FEFF		1245		DC	Ē1-11		1244	
361			1245	,	LDA	MULSEC	the second of	1245	
	E023		1247		RIJ	DRW		1246	
	6941		1243		DC	READ		1247	
-	0000		1249		. DC	F'1500'		1248	
	050C		1250		υC	X * 0071*		1249	
	0071		1251		DC	F 13841		1250	
	0180				LC	2			
	0002		1252 1253		UC UC	0		1251 1252	
			1254		DC	1		1253	
	0001		1255		υC -	F1-11	ere de mentre de la companya de la c	1254	
	1 FFF		1256		LDA	SINSEC		1255	
	E021				RIJ	DKW		1256	
-	552D		1257		DC	READ	•		
	0A00		1258			F 1500		1257	
	05UC		1259		DC DC	X*0076*		1258	
-	0076		1200			F13841		1259	
	0180		1261		4)C			1260	
	0001		1262		. DC	1	•	1261	
	0000		1263		DC	0		1262	***
	0002		1264		DC	2		1263	*
	FFFE		1205		DC .	F*-2*		1204	
m.	E021		1200		LDA	SINSEC		1265	
1813	2002		1267		AKA	2		1266	

FOC	OBJECT ER	STHT	LABEL	JP	OPERANDS	04/10/75	PAGE 0025
1615	FIOA	1268		STA	MD2	1267	
1817	E021	1269		LDA	SINSEC	1268	and the second s
1819		1270		RTJ	DRW	1269	
	00A0	1271		UC	READ	1270	
1810	05ปC	1272		DC	F*1500*	1271	and a group of the second of t
181F		1273		DC	X*0076*	1272	
	0000	1274	MD2	DC	0	1273	
	0001	1275		DC		1274	
	0001	12/0		DC	1	1275	
	0002	1277		DC	2	1276	
	FFFE	1278		ับต	- F1-21	1277	Company of the Compan
	671703	1279			MDST	1278	
	0.2.03		*8.F A D /		ENTIRE DISK-DATA PATTERN.	1279	
					IORD COUNT	1280	
		1282	#	RTJ	DRW	1281	
		1283	¥	DC	READ/WRITE	1282	
processor a contra a separate processor of		1284		DC	WAIT TIME	1283	
		1285		DC	BASE ERROR =	1284	
		1286		DC	PATTERN LENGTH (IN WORDS)	1285	
			*	DC	***		
			*	DC DC	= BLUCKS	1286	
			*	DC	START	1287	
harmonia a					INTERLACE	1288	a management of the second of
1025	0000		*	DC		1289	
	0000	1291	DRW	DC	**	1290	
1830		1292		ARA	en de la companya de	1291	
1832		1293		STA	WCCA	1292	
	81F3	1294		LDX	DRW	1293	
1836		1295		RG2		1294	
1837		1296		LDA-		1295	
· 1838		1297		STA	DATAL	1296	
183A		1298		LUA≄	DATA1	1297	
183C	F005	1299		STA	DATAL	1298	The second of th
183E	46	1300		AWX	•	1299	
_ 183F	E4	1301		LDA-		1300	
1840	F007	1302		STA	DATA1+2	1301	
1842	46	1303		AWX		1302	
1843	E4	1304		LOA-		1303	
1844	F009	1305		STA	DATA1+4	1304	
1846	46	1306		AWX		1305	
1847	89E5	1307		STX	DRW	1306	
1349		1308		RO1		1307	The state of the s
	EFOO	1309		LDV=	H • O •	1308	
184C	FOOD	1310		STA	DATA1+8	1309	
184E	4.4	1311		OCA		1310	
	F008	1312		STA	DATA1+6	1311	
1851		1313		LDA-		1312	
	6E13D1	1314		RTJ/	PATGEN	1313	en e
	8107	1315		LUX	DKW	1314	
1857		1315		K02	•···	1315	
- 1353		1317		AWX			
1859				LDA-		1316	
		1318 1319		STA	al new C	1317	•
- 135A	CONTRACTOR OF PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF				BLOCKS	1318	The second of th
1850	40	1320		AwX		1319	

1390 64	LOC	OBJECT	ER	SIMI	LABEL	QP	OPERANDS			04/10/75	PAGE (
155; File											1 402 (7020
1851 46							200					
100 100							DK2+4					
1802 F169	÷											
1904 46	185	LE4								1323		
1365 E4	136.	2 F169		1325		STA	DK2+2			1324		
1806 1803 1328 514 052 1327 1328 1329 AVX 1328 1360 303 1330 37X DRW 1349 1349 1349 1340 1341 1340 1341 1341 1341 1341 1342 1342 1342 1341 1342 1343 1342 1342 1343 1343 1344	186	+ 46		1325		AWX				1325		
1808 40	1 36	5 E 4		1327		LUA-				1326		
1806 39C3 133.0 STX ORA 1129 1806 08 1331 RUI 1332 LUA SINSEC 1331 1806 130C 1332 LUA SINSEC 1331 1806 130C 1333 ADA DK1+1 1332 1877 F115 1334 STA DK3-2 1333 1877 F115 1334 STA DK3-2 1333 1877 1207 1335 LUA UNIT 1334 1878 1478 1335 LUA SINSEC 1334 1878 1878 1335 LUA UNIT 1335 1878 1878 1335 LUA SINSEC 1335 1878 1878 1335 LUA DK2+4 1345 1878 1345 LUA DK2+4 1349 1878 1346 LUA DK2+4 1349 1878 1346 LUA DK2+4 1349 1878 1346 LUA DK2+4 1349 1884 48 1344 LUA DK2+4 1342 1885 1346 LUA DK2+4 1342 1885 1346 LUA DK2+4 1342 1885 1346 LUA DK2+4 1344 1886 LUA DK2+4 1344 1887 LUA DK2+4 1344 1888 LUA DK2+4 1344 1889 LUA DK2+4 1889 LUA DK2+4 1889 LUA DK2+4 1880 LUA	186	5 F163		1323		STA	DK <i>2</i>			1327		
1806 08	1869	3 40		1329		AWX				1328		
1806	136	3903		1350		STX	DRW			1329		
1805 Aloc 1333	186	3 08		1331		RO1				1330		
1856 A10C	1860	E021		1332		LUA	SINSEC			1331		
1470 F115				1333		ADA	DK1+1			1332		
1972 EOZT	and a			1334		STA	DK3-2	** **		1333		
1877 2005				1335		LDA	UNIT			1334		
1876 6A48				1335	•	LLA	5			1335		
1876 155	and a					*LTS	L DC UN	was at the second of the secon	111 1 1 1 1 1 1			
1874					DK5		DK2+4					
LyTo + c2 C4						OCA						
187E E14F	W 2 1				DK1	STA/	8F1					
1302 F 015												
1842 148												
1884	with t							en e	1 v w			4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
1885 40												
186 F00000												
1839 E005	****		**				**					
1888 809E					DK3							
1830 1904					DICO				•			
188F 6AA2	were the second		****									**
1891 6102												
1893 6AA4												
1875 6AE6												
1877 61F0 1354 JMP DK3 1355 1369 E130 1355 LDA DK2 1355 1356 STA DK6+1 1355 1356 STA DK6+1 1355 1356 STA DK6+1 1355 1357 DK4 KTJ* SADD 1356 1356 LDA* DK1+1 1357 1358 1358 1358 1358 BLCKS 1358 1358 1358 1358 1358 1358 1359 1360 STA* DK1+1 1359 1361 TWM DK6+1 1359 1361 TWM DK6+1 1360 1361 TWM DK6+1 1366 1364 DK1+1 1363 NAZ DK4 1362 1362 1362 1364 DK1+1 1363 NAZ DK4 1366 1364 DK1+1 1366 1366 1364 DK1+1 1366 1366 STA* DK3-2 1365 1366 STA* DK3-2 1365 1366 STA* DK3-2 1365 1366 STA* DK3-2 1366 1366 TWM DK3-2 TWM DKS-2												
1899 E130												
1898 F10B 1356 STA DK6+1 1355 169D 649C 1357 DK4 KTJ* SADU 1356 189F E3DB 1358 LDA* DK1+1 1357 1841 8019 1359 SBA BLCKS 1358 1343 F3D7 1360 STA* DK1+1 1359 1845 7101 1361 IWM DK6+1 1360 1847 F70000 1302 DK6 LDA=0 1361 1840 49F1 1363 NAZ DK4 1362 1840 43CD 1364 OCA 1363 1340 A3CD 1365 ADA* DK1+1 1364 184F F306 1366 S1A* DK3-2 1365 184F F306 1366 S1A* DK3-2 1365 184B E015 1367 LDA SECTOR 1366 184B B02B 1368 S6A MSEC 1367 164D 1402 1369 JAN DK3 1368 184B E100 1371 LDV= H*0* 1370 184B A019 1372 ADA BLOCKS 1371								The second secon			٠,	
169D 649C 1357 DK4 RTJ* SADD 1356 189F 63DB 1358 LDA* DK1+1 1357 18A1 B019 1359 SBA BLUCKS 1358 13A3 F3D7 1360 STA* DK1+1 1359 18A5 7101 1361 IWM DK6+1 1360 13A7 F70000 13c2 DK6 LDA= 0 1361 19AA 19F1 1363 NAZ DK4 1362 18AC 4A 1364 DCA 1363 13AD A3CD 1365 ADA* DK1+1 1363 18AF F3D6 1366 STA* DK3-2 1365 18B1 E015 1367 LDA SECTOR 1366 18B3 B02B 1368 SBA MSEC 1367 18B3 B02B 1369 JAN DK3 1368 18B7 8114 1370 LDX DK2+2 1369 18B9 E100 1371 LDY H*0* 1370 18B9 A019 1372 ADA BLOCKS 1371												
189F E3DB 1358 LDA* DK1+1 1357 18A1 B019 1359 SBA BLUCKS 1358 13A3 F3D7 1360 STA* DK1+1 1359 18A5 7101 1361 IWM DK6+1 1360 13A7 E70000 1362 DK6 LDA=0 1361 13AA 19F1 1363 NAZ DK4 1362 18AC 4A 1364 OCA 1363 13A0 A3CD 1365 ADA* DK1+1 1364 18AF F306 1366 STA* DK3-2 1365 18B1 E015 1367 LDA SECTOR 1366 18B3 B02B 1368 S6A MSEC 1367 18B3 B14D2 1369 JAN DK3 1368 18B7 B114 1370 LDX DK2+2 1369 18B8 E100 1371 LDV= H*0* 1370 18B6 A019 1372 ADA BLOCKS 1371	_				DKA							
18A1 8019	_				DK4			The state of the s				
13A3 F3D7 1360 STA* DK1+1 1359 18A5 7101 1361 IWM DK6+1 1360 18A7 £70000 13c2 DK6 £DA= 0 1361 19AA 19F1 1363 NAZ DK4 1362 18AC 4A 1364 OCA 1363 18AD A3CD 13o5 ADA* DK1+1 1364 18AF F3D6 1366 STA* DK3-2 1365 18B1 E015 1367 LDA SECTUR 1366 18B3 B02B 1368 S6A MSEC 1367 16b3 14D2 1369 JAN DK3 1368 1837 8114 1370 LDX DK2+2 1369 1889 £100 1371 LDV= H*0* 1370 1886 A019 1372 ADA BLOCKS 1371												
18A5 7101 1361 IWM DK6+1 1360 18A7 670000 13-2 DK6 LDA= 0 1361 19AA 19F1 1363 NAZ DK4 1362 18AC 4A 1364 OCA 1363 13AD A3CD 13-5 ADA* DK1+1 1364 18AF F5D6 1366 S1A* DK3-2 1365 18B1 E015 13-67 LDA SECTUR 1366 18B3 B02B 1368 S6A MSEC 1367 18B3 B02B 1369 JAN DK3 1368 18B7 8114 1370 LDX DK2+2 1369 18B9 EF00 1371 LDV= H*0* 1370 18B6 A019 1372 ADA BLOCKS 13/1												
18A7 E70000 1362 DK6 LDA= 0 1361 19AA 19F1 1363 NAZ DK4 1362 18AC 4A 1364 OCA 1363 18AD A3CD 1365 ADA* DK1+1 1364 18AF F3D6 1366 S1A* DK3-2 1365 18B1 E015 1367 LDA SECTUR 1366 18B3 B02B 1368 SBA MSEC 1367 18B3 B02B 1369 JAN DK3 1368 18B7 8114 1370 LDX DK2+2 1369 18B9 EF00 1371 LDV= H*0* 1370 18BB A019 1372 ADA BLOCKS 13/1	-					and the second	and the second s	was well as an experience of the second of t				a section of the section of
19AA 19F1			•		047							
18AC 4A 1364 OCA 1363 18AD A3CD 1365 ADA* DK1+1 1364 18AF F306 1366 STA* DK3-2 1365 18B1 E015 1367 LDA SECTOR 1366 18B3 B02B 1368 SBA MSEC 1367 18B5 14D2 1369 JAN DK3 1368 18B7 8114 1370 LDX DK2+2 1369 18B9 EF00 1371 LDV= H*0* 1370 18BB A019 1372 ADA BLOCKS 13/1					DKO							
13AD A3CD 1365 ADA* DK1+1 1364 18AF F306 1366 STA* DK3-2 1365 18B1 E015 1367 LDA SECTOR 1366 18B3 B02B 1368 SBA MSEC 1367 18B5 14D2 1369 JAN DK3 1368 18B7 8114 1370 LDX DK2+2 1369 18B9 EF00 1371 LDV= H*0* 1370 18BB A019 1372 ADA BLOCKS 13/1			and the second				UN4					
18AF F3D6							07141					•
1881 E015 1367 LDA SECTUR 1366 1883 B02B 1368 SBA MSEC 1367 1885 14D2 1369 JAN DK3 1368 1887 8114 1370 LDX DK2+2 1369 1889 Ef 00 1371 LDV= H*0* 1370 1888 A019 1372 ADA BLOCKS 13/1												
1883 802B 1368 S6A MSEC 1367 1885 14D2 1369 JAN DK3 1368 1887 8114 1370 LDX DK2+2 1369 1889 Ef 00 1371 LDV= H*0* 1370 1888 A019 1372 ADA BLOCKS 13/1		and the second s						and the second s				$\label{eq:control_eq} \mathbf{v} = (\mathbf{v}_{i}, \dots, \mathbf{v}_{i}) + \mathbf{v}_{i} $
1885 14D2 1369 JAN DK3 1368 1887 8114 1370 LDX DK2+2 1369 1889 Ef 00 1371 LDV= H*0* 1370 1888 A019 1372 ADA BLOCKS 1371												
1887 8114 1370 LDX DK2+2 1369 1889 EF 00 1371 LDV= H*O* 1370 1886 A019 1372 ADA BLOCKS 13/1								•				
1889 Ef 00 1371 LDV= H*O* 1370 1886 A019 1372 ADA BLOCKS 13/1												
1886 A019 1372 ADA BLOCKS 13/1				_								
The state of the s												
188U 45 1373 UCX							REOCK?	The state of the s				
	1881	45		1373		DC X				1312		

	LOC	OBJECT	ER	STMT	LABEL	OP	OPERANDS	04/10/75	PAGE 0027
	138E	16FB		1374		NXZ	*-3	1373	
7	1300	4A		1375		UCA		1374	
1	1301	48		1376		INA		1375	
	1802	A10B		1577		ADA	DK2+4	1376	
	1864	F109		1378		STA	DK2+4	1377	
	1806	1CBO		1379		NAN	UK5	1378	
	1303	67182E		1380		JMP=	DRW	1379	
	1368	0006		1381	DK2	DS	6	1380	
				1382	*PATTE	RN GEN	ERATION	1381	
				1335	*CALL	LUA=	LENGTH	1382	
		•		1384	*	RTJ	PATGEN	1383	
	1801	0000		1385	PATGEN	DC	**	1384	
	1803			1386		TAX		1385	
	1804			1387		IXB		1386	
	1005			1368		OCB		1387	
	1506			1339		INB		1388	
		E7FE80		1390			F'-384'	1389	
	TSDA			1391		STA	PG1+1	1390	
-		872040		1392		LDX=	BF1	1391	
	180F			1393		RTJ	PG3	1392	
	1881			1394		JMP	PG1-2	1393	
	1083			1395		RTJ	PG3	1394	
	18E5			1396		JWI	PG1-2	1395	•
	16E1			1391		RTJ	PG3	1396	
	18E9			1398		JMP	PG1-2	1397	
	18EB			1399		JMP*	PATGEN	1398	
	13E0	EFOO		1400		LDV=	H•0•	1399	
	186F			1401		STA-		1400	
	1860			1402		INX		1401	
	18F1			1403		INX		1402	
	13F2			1404		IWM	PG1+1	1403	
		£70000		1405	PG1	LUA=	0	1404	
	18F7			1406		NAZ	∻-10	1405	
_	18F9			1407		JMP*	PATGEN	1406	
	18FB			1408	PG3	DC	*	1407	
		E 7 A A A A		1409		LDA=	X AAAA	1408	
_	1900			1410		STA	PG5	1409	
		£7197E		1411		LDA=	P42	1410	•
	1905			1412		RTJ	P41	1411	
	1907			1413		JWb*	PG3	1412	
	1939			1414		LDV=	f'0'	1413	
	190B			1415		STA	PG5	1414	
	1900			1413		LDA	*-10	1415	and the contract of the second
	190F			1417		RTJ	P41	1416	
	1911			1418		JWb*	PG3	1417	
-	1913			1419	No.	LDV=	H1-21	1418	
	1915			1420	PG6	STA	PG5	1419	
		E71982		1421	100	LUA=	P43 P41	1420	
	1914			1422		RTJ		1421	
	1910			1423		JMP* LDA=	P43 X*8E38*	1422	
	1911	E 78E33		1424		STA	7.8638. PG5	1423	•
•-		E7198C		1425		LDA=	P44	1424	
	1763	L / 1 706		1425		LUA =	ि पंज	1425	

	LUC	ORTECL	ER	STAT	LABEL	IJΡ	OPERANDS		04/10/75	PAGE 0028
	1926	0934		1427		RTJ	P41		1426	
Ţ		6301		1428		JMP*	PG3		1427	
1		£75555		1429		LDA=	X+5555*		1428	
!		F12A		1430		STA	PG5	•	1429	
Ī		£102		1431		LUA	PG3+8		1430	
1		6929		1432		RTJ	P41		1431	
į		6306		1433		JMP*	PG3		1432	
;		EF01		1434		LDV=	н•1•		1433	
:		F120		1435		STA	PG5		1434	
1		EIDO		1436		LDA	PG6+1		1435	
·		691F		1437		RTJ	P41	and the state of the section of the	1436	
!		538C		1438		JMP*	PG3		1437	
		EFFF		1439		LDV=	H*-1*		1438	
-		F116		1440		STA	PG5		1439	
		E18E		1441		LÜA	PG3+8		1440	
İ		6915		1442		RTJ	P41		1441	
-		0382		1443	and the second second	JMP*	PG3	e de la Maria Mandago de Asimonis en estado de la composição de la composi	1442	······································
1				1444		LDV=	H'0'		1443	
		EF00				STA	PG5		1444	
		F100		1445					-	
		£105		1446		LDA	PG6+13		1445	
		6609		1447		RTJ	P41		1440	
		6348		1443		JMP*	PG3	e ne se senson com com com com a communicament de la communicación de la compansión de la compansión de la communicación de la compansión de l	1447	
		7146		1449		I WM	PG3		1448	
		71A4		1450		IWM	PG3		1449	
		6342		1451		JMP*	PG3		1450	
	1959	0000		1452	PG5	DC	U		1451	
•	1953	66		1453		DC ,	X * 66 *		1452	
	1950	0000		1454	P41	DC	**		1453	
	195E	F108		1455		SIA	*+13		1454	
	1960	08		1456		RO1			1455	
	1961	EFFO		1451		LDV=	H'-16'		1456	
	1963	FIOE		1458		STA	*+1 6	and the second of the contract	1457	
	1955	61F2		1459		LUA	PG5		1458	
	1957			1460		STA-			1459	
	1958			1461		INX			1460	A CONTRACTOR OF THE CONTRACTOR
	1969			1462		INX		\	1461	
		6E0000		1463		KIJ/	* *		1462	
	1960			1404		INB			1463	The second secon
	-	12E8		1465		JBZ	P41-1		1464	
		7133		1400		ILM	PG1+1		1465	
-		E70000		1467		LDA=	0	MATERIAL MANAGEMENT OF A STATE VALUE OF A STATE OF A ST	1466	A CONTRACTOR OF THE STATE OF TH
	1975			1468		INA	-		1467	
		1968		1469		NAZ	P41+7		1468	
1.45				1470		IWM	P41		1469	en en en en en en en en en en en en en e
		71E2 .				IWM	P41		1470	•
		71E0		14/1		JMP*				
		63DE		14/2	042		P41 **		1471	and the second
		0000		1473	P42	DC			1472	
		63FC		1474	0/2	JWb*	P42		1473	•
		0000		1475	P43	00	**	en en en en en en en en en en en en en e	1474	
		E103		1476		LDA	PG5		1475	
*		2001		1477		LLA	1		1476	
-		FICE		1478		STA	PG5		1477	A second of the
	198A	63F6		1479		JMP*	P43		1478	

	LUC	OBJECT	ER	5141	LABEL	OP	OPERANDS		04/10/75	PAGE 0029
	1980	0000		1480	P44 ·	DC.	赤木		1479	
	198E	E169		1481		LDA	PG5	v	1480	
	1790	4A		1482		CCA			1481	
ţ	1991	F1C6		1483		STA	PG5		1482	
-	1993	63F7		1484		JMP*	P44	and the second of the second of the second of the second of the second of the second of the second of the second	1483	The second secon
				1435	* PARA	METER	INPUT ROUT	INE	1484	
	1995	0000		1486	PARAM	υC	* *		1485	
	1997	EF00		1467		LDV=	H • O •	en en en en en en en en en en en en en e	1486	
	1999	FO2F		1483		STA	DAVAL		1437	
		F031		1489		STA	EFG		1488	
		EFF9		1490		LDV=	H -71	Constitution of the Consti	1489	The second secon
		F033		1491		STA	EF1		1490	
		EF01		1492		LDV=	H*1*		1491	
-		F039		1493		STA	PASS1	and the second of the second o	1492	and the second s
		EFFC		1494		LOV=	H 1-41		1493	
		F113		1495		STA	PR1+1		1494	
		E72000		1496		LDA=	DDAT	The second secon	1495	
		F109		1497		STA	PR2		1496	
		6E LAGA		1498	PR3	RTJ/	UNPAR	GET UNIT PARAMETERS	1497	
		6115		1499	FAJ	JMP	P21	GET ONET PARAMETERS	1498	
	-	6ACO		1500		4.L.1*	i4.	SAVE THEM		
		0013		1501		DC C	TDSK	SAVE INCH	1499	
-		0000					1038	THE COMMENT OF THE PROPERTY OF	1500	
		0010		1502	PR2	OC DC	-		1501 .	
				1503		DC	MSEC-TDSK		1502	
		E1FA		1504		LDA	PR2	one consecution of the contract of the contrac	1503	
		A1FA		1505		ADA	PR2+2	INCR PARAMETER ADDR	1504	
		F1F6		1506		STA	PR2		1505	
-	4.1	7131		1507		IWM	PR1+L	The second of th	1506	the second of th
		E 70000		1508	PR1	LDA=	0		1507	
		19E6		1509		NAZ	PR3	DONE	1508	
		EIFA		1510	P21	LUA	PRI+1		1509	
		AFO4		1511			H 4 4 4		1510	
		1109		1512		JAZ	PAKAM+2		1511	
-		F037		_1513		STA	PURTS	·	1512	
	1990	6AB2		1514	P22	RTJ*	CRLF		1513	
	1902	ό ΑΑΑ		1515		*L1X	. TTEX		1514	
	1904	D4D9D0C5		1516		DC	C'TYPE CO	NTROLLER DEVICE CODE .	1515	
	1908	AOC3CFCE								
	1900	D4D2CFCC								•
	1960	CCC5D2AO								
	1914	C4C5b6C9						. The terminal of the second property of the second		
	19E8	C3C5AOC3								
	1960	CFC4C5A0								·
	19F0							en de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la co		
	19F1			1517		DC	H • O •		1516	
		6AL4		1518		RTJ*	н1.	READ HEX	1517	
-		F02D	•	1519		STA	ADDRESS		1518	
		370100		1520		LDX=	X • 100 •	SET ALL INTERRUPT LOC TO ILP	1519	
		EFC0		1521		LDV=	H 1-641	or are intermott for to the	1520	
~ :		2E10		1522	*	ARL	16		1521	
		E002		1523		LDA	11.			
					*	RO2	110		1522	
-	1986			1524	The second section of the second section is			A CONTRACT OF THE CONTRACT OF	1523	
	CCAI	1 7		1525		STA-			1524	•

	LOC	OBJECT	ER	STMF	LABEL	OP	OPERANDS	04/10/75	PAGE 0030
	1401	46		1526		Anx		1525	
	1402	4.45		1527		INB		1526	
:		1AFB		1528		NBZ	*-3	1527	
5	1405			1529		RUI		1528	
		6A32		1530		RTJ#	CRLF	1529	
		6AAA		1531		KTJ*	TIEX	1530	
		C5CED4C5		1532		DC	C'ENTER FORMAT LOOP CONTROL!	1531	
		D2AOC6CF							
		D2CDC1D4							
		AOCCCECE							
		DOAOC3CF		•				v v v v v v v v v v v v v v v v v v v	
		CED4D2CF							
	1422								
	1A22			1533	* *	DC	H•0•	1532	•
		EF00		1534		LDV=	H*O*	1533	
		F038		1535		STA	LPFORM	1534	
• • • •		F030		1536		STA	Fuy	1535	
		F03F		1537		STA	SFT	1536	
	IAZA	1 0 31		1538	* SW	3 2 1	o	1537	
				1539	*	SRF		1538	and the second
				1540	*F=0		UNCE.	1539	
					*F=1		AT BEGIN OF EACH PASS.	1540	
				1541	*K=0		MPLETE DIAGNOSTIC.	1541	
				1542			UNLY.	1542	
				1543	*R=1			1543	
				1544	*S=0		L FORMAT TEST NOT RUN.		
				1545	* S = 1		L FORMAT TEST RUN.	1544	
		6AC8		15+6		RTJ*	ES.	1545	
<u>. </u>		2801		1547		ALA		1546	
		1002		1548		NAN	*+4	1547	
		703F		1549		IWM	SFT	1548	
		2801		1550		ALA		1549	
		1002		1551		NAN	*+4	1550	
		7030		1552		IWM	FuY	1551	
		2801		1553		ALA		1552	
		1002		1554		NAN	*+4	1553	
		7 038		1555		IWM	LPFORM	1554	
		6E18B7		1556		RTJ/	ETNAL	1555	
		ΔΑΑ Δ		1557		RTJ#	TIEX	1556	
		AUC 50202		1553		DC	C' ERROR AND TYPE OUT CONTROLS!	1557	
_		CED2A0C1							
•	_	CEC+AOD4							
		D9D0C5A0							
		CFU5D4A0				•			
	1459	C3CFCED4							
	1A50	D2CFCCD3							
	1401	00AEG8	•	1559		UC	X*8D8A00*	1558	
		*****		1560	≠SW 4			1559	
				1561	* A		R	1560	
				1562	* K=0		IUES WITH TEST.	1561	
1-0				1563	*R=1		S CURRENT OPERATION.	1562	
				1564	*H=0	HALTS	UN EACH ERRUR.	1563	
				1565	*H=1	CONTI	HUES ON ERRORS.	1564	
				1566	₹ T = O	TYPE	OUT ALL ERRORS.	1565	•

LOC UBJECT ER	STMT	LABEL OP OPERANDS	04/10/75	PAGE 0031
	1567	*T=1 DELETE TYPE OUT.	1566	
1	1568	*A=O TYPE OUT ONLY FIRST 8 ERRORS.	1567	· · · · · · · · · · · · · · · · · · ·
•	1569	*A=1 TYPE OUT ALL ERRORS.	1568	į
1A54 00	1570	HLT	1569	
1465 05	1571	EIN ENABLE INTERRUPT	1570	
1466 671995	1572	JMP= PARAM	1571	
		* ENTER PARAMETERS FOR A DISK PORT	1572	
	1574	*	1573	
		* SW 4 3 2 1	1574	<u> </u>
	1576	* D T U U UU=UNIT, T=TYPE OF DISC,D=DONE:	1575	•
The second secon	1577	* F S Z Z=TRACKS/INCH, S=SECTORS/TRACKS, F=FULL	1576	. ,
		* X R	1577	•
		WT_A CIVED III AO DICH	1578	
And the second s	1580	*T=U MOVING HEAD DISK.	1579	and the second s
		*D=O ENTER PARAMETERS.	1580	
?		#D-1 1/ONE	1581	
CONTRACTOR OF A SECURITION OF	1583	*	1582	
		#Z=0 100 TPI	1583	
		4.7 \$ 0.00 POT	1584	
Management and the second of t	1586	*S=0 12 SECTORS/TRACK.	1585	
		#S=1 24 SECTORS/TRACK, 128 WORDS/SECTOR	1586	
		#E-O TEST ENLI DISV	1607	
The second state of the second		*F=1 TEST LESS THAN FULL DISK.	1588	
			. 1589	
MARKET OF THE PARTY OF THE PART	71592		1591	
		*X=O DON'T TEST FIXED DISK	1592	
	1594		1593	
1469 66	1595	*X=1 IEST F1XED DISK DC X*66*	1594	and the second s
1464 0000		UNPAR DC **	1595	
145C 6AB2	1597	RTJ* CRLF	1596	
1A6E 6AAA	1598	RTJ* TTEX	1597	
	1599	DC C'ENTER DISK TEST INFORMATION*		
1474 02400409	1399	DC C'ENTER DISK (ES) INFORMATION	1598	
species to the second s	men estr er e			
1A78 D3CBAOD4				
1A7C C503D4A0				
1A80_C9CEC6CF 1A84_D2CDC1D4		one and the control of the control o		
1A88 C9CFCE				
	1.600	DC H*O*	1646	
1A38 00	1600	The company of the control of the co	1599	
1A8C 6AC8	1601	RTJ≄ ES. JAN UNPAR-1 DONE	1600	
1A8E 14D9	1602		1601	,
1A90 2801	1603	ALA 1 NO	1602	
1A92 4C	1604	TAX X =TUU	1603	
1A93 2801	1605	ALA 1	1604	
1A95 D7C000	1606	ANA= X¹C000¹	1605	
1A98 F027	1607	SIA UNIT	1606	
1A9A EF00	1608	FDA= H.O.	1607	
1A9C 1501	1609	JXN *+3	1608	
1AYE 4A	1610	OCA FIXED HEAD	1609	
IA9F FOLB	1611	STA IDSK	1610	
_ 1AA1 6AC8	1612	RTJ* ES. FYSZ	1611	
1AA3 2002	1613	LLA 2	1612	• •

	LUC	UBJECT	ER	TMT	LABEL	GP	DPERANDS	04/10/75	PAGE 0032
	IAA5	4C		1614		IAX		1613	
_	1446			1615		k U4		1614	
		EF0200		1615			512	1615	
	1444			1617		υC	12	1616	
	LAAC			1618		NXN	*+7	1617	
		EF0100		1619		LDV=	256	1618	
	1481			1620		DC ·	24	1619	
***	1483			1021		K01		1620	
	1484			1622		STA	SINSEC	1621	
	1A56			1623		ARA	1	1622	
B1 11	1AB3			1624		ADA	SINSEC	1623	
	1ABA			1625		STA	MULSEC	1624	
	1ABC			1626		LLL	16	1625	
4.5	1ABE			1627		STA	NUMSEC	1626	•
	1400			1628		LDA	SW	1627	
	1402			1629		LLA	3	1628	
	1404			1630		TAX		1629	
		E70198		1631		LDA=	408	1630	
	1AC8			1632		NXN	*+4	1631	
	IACA			1633		ALA		1652	
	1ALC			1034		STA	NTK	1633	
	1ACE			1.635		LDA	TUSK	1634	
	1ADO			1636		NAN	U51	1635	n
				1637		RTJ*	CALF	1636	
	1A02			1638			TTEX FIXED HEAD	1637	
	1404			1639		DU.	C*TYPE NUMBER OF HEADS *	1638	
		940900C5		1039		DC	C TIFE NORDER OF TIEADS	1030	
		AOCEDSCD						•	
-		C2C5D2A0					The second section of the section of the se		
		CFC6A0C8							
		C5C1C4D3							
-	1AEA			1660		DC	H101	1639	
	1AEC			1640		RIJ≄			
	1AEU			1641		JAZ		1640	
• -	1AEF			1642		TAX	UER	1641	
	lari			1643			X*FFE0* .= 16	1642	
		U766E0		1644		ANA=		1643	
	1AF5			1645		NAZ	UER NTK	1644	
	1AF7			1646	1151	Γηχ= 21χ	0	1645	
	1AF 9	870000		1647	U51		* −2	1646	
		1AFA		1648	NUMSEC			1647	
		E71AFC		1049	A. T.	LDA=	*	1648	
		1AFU		1650	NTK	EQU	*-2	1649	
	1AFF			1651		RTJ	U6	1650	
	1601			1652		STA	MRSC	1651	
	1803			1653		STA	MISC	1652	
-	1305			1654		LUV=	H*0*	1653	
	1607			1655		STA	FULL	1654	
	1309			1656		LDA	S W	1655	
	1308			1657		NAN	*+4	1656	
	1800			1658		RTJ	<u>U7</u>	1657	
	180F			1659		*LTX	ES.	1658	
	1811			1650		LLA	2	1659	
-	1813	D7C000		1661		ANA=	X*C000*	1660	

	FUC	OBJECT	ER	STMT	LABEL	. (iP .	OPERANDS		04/10/75	PAGE 0033
1	1816	F024		1662		STA	DAISY		1661	
Ţ	1818	861A6A		1663		LUX/	UNPAR		1662	
	181B	6502		1664		JMP+	2		1663	
	1810	6AB4		1665	UER	RTJ*	roq		1664	
	1815	661A6C		1666		JMP/	UNPAR+2	the contraction of the second section of the sectio	1665	a productive to the contract of the contract o
				1667	# MAX	SECTOR			1666	
	1822	66		1668		DC	X4664		1667	
	1823	0000		1669	U6	DC	**		1068	
	1825	4F		1670		TXE			1669	
	1826	48		1671		OCB			1670	
	1827	49		1672		INB		entendent interesser delta de les reconstitues de la la la la la la la la la la la la la	1671	
	1828	F104		1673		ATZ	*+6		1672	
	1B2A	49		1674		INB			1673	
	1828	12F5		1675		JBZ	U6-1	and the second of the second o	1674	
	1626	A 70000		1676		ADA=	0		1675	
	1830	61F8		1577		JMP	* −6		1676	
	1632	6AB4		1678	U73	kTJ#	TQQ	mer Amerikan di den derive de karaja da denas karaja menangan di karaja. Mana 🖰 di karajan di dalah di dalah di da da da da da da da da da da da da da	1677	
	1834	5102		1679		JMP	U7+2		1678	
	1B36	0000		1680	U7	υc	**		1679	
		6AB2		1681		KTJ*	CRLF	en en en en en en en en en en en en en e	1680	
		GAAA		1682	4	RTJ*	TTEX		1661	
	183C	D4D9D0C5		1683		DC	C'TYPE M	AX CYLINDER •	1682	
	٠.	AOCUCID8			PRODUCE CO. A. CO. CONTRACTOR CONTRACTOR	man (v) (v) (c) (c)		The state of the s		and the second s
	1B44	AOC3D9CC								
	1848	C9CEC4C5								
		DZADAO								
	164F			1634		DC	H101		1683	
		6AC4		1635		KTJ*	н1.		1684	
	1852	FOID	*****	1686		STA	MISC	AND A CONTROL OF THE PERSON OF THE CONTROL OF THE PERSON O	1685	and the state of t
		801B		1.637		LUX	TOSK		1686	
		180C		1683		NXZ	U74		1687	
		1108	**	1689		JAZ	U73	Control of the Contro	1688	
		2801		1690		ALA	1		1689	
		B19⊦		1691		SBA	NTK	\cdot	1690	
		1002		1692		NAN	U73	· · · · · · · · · · · · · · · · · · ·	1691	
		E01D		1693		LDA	MTSC		1692	
		2801		1694		ALA	1	,	1693	
		3194		1695	U74	LDX	NUMSEC		1694	•
		6988		1696	0.,	kſJ	U6		1695	
		F01D		1697		SIA	MTSC		1696	
** * * *		601B		1698		LUX	TDSK		1697	
		1306		1699		JXZ	U72		1698	
		E01F		1700		LDA	MRSC		1699	
		BOID		1701		SBA	MTSC	AND RESIDENCE AND ADDRESS OF THE SECOND PROPERTY OF THE SECOND PROPE	1700	
		14BE		1702		JAN	U73		1701	•
		EFFF		1703	U72	LDV=	H*-I*		1702	
		a see see the see of		1704	012	STA	FULL	and the second of the second o		
		F025 63BC		1705		JMP*	U7		1703	
	1019	0386			. بد	JITT	O I	·	1704	
				1706	* TVDE	TEVT			1705	
	1274	E.E		1707	* TYPE				1706	
	187A			1708	CTIV	JMP-	at at		1707	
		0000		1709	ETEX	DC	** crcv	and the second of the second o	1708	
	1870	81FC		1710		LUX	ETEX	·	1709	

	LOC	OBJECT	ER	SIMI	LABEL	0 P	OPERANDS			04/10/75	PAGE 0034
	187F	EC		1711		LUV-				1710	
	1860			1712		INX	•			1711	
		11c7		1713		JAZ	ETEX-1	•		1712	
j		6A5B		1714		RTJ*	TO.			1713	
L.,		0458	-	1715		JMP	≠ −6			1714	
ì	1000	011 0		1/16	* TYPE	-	` `			1715	
1	1047	0000		1717	ECF	DC	**			1716	
•	-	69F0		1718		RIJ	ETEX			1717	
		3D8A00		1719		DC	X*8D8A00*			1718	
		63F7		1720		JWb*	ECF			1719	
<u>1</u>	1000	.031.1		1/21	* TYPE				• •	1720	
	1.400	0000		1722	EQU	υC	**			1721	
				1723	F 6/ 6/	RTJ	ETEX			1722	
		69E7		1723		DC.	C •	en la companya de la companya de la companya de la companya de la companya de la companya de la companya de la		1723	W 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
		BF6F				DC	н•о•	·		1724	
	1376			1725		JMP*	E00			1725	
		63F7		1720	FOIL	DC	**			1726	
		0000		1/2/	ED 12						
		6AB2		1728		KTJ*	CRLF			1727	
		GAAA		1729		KIJ*	TIEX			1728	, x - w.
		C4C9D3 C1		1730		DC	C * DISABLE *			1729	
		C 2C C C 5		_							
	1346	00		1731		υC	н•о•			1730	•
	13A7	691F		1732		RIJ	FRSW			1731	
	1849	6AB2		1733		KTJ*	CRLF			1732	
	1848	00		1734		HL T				1733	
	18AC	63EB		1735		JMP*	EDIS			1734	
	18AE	0000		ع ذ17	EENA	DC	**			1735	
		6905		1737		KTJ	ETNA1			1736	
		6AB2		1738		RIJ#	CRLF			1737	
	1864			1739		HLT				1738	
		63F 7		1740		JMP*	EENA		`*	1739	
		0000		1741	ETNAL	DC	紫裳	1 · · · · · · · · · · · · · · · · · · ·		1740	
		5Ad2		1742		RIJ#	CRLF			1741	
		6444		1743		RTJ#				1742	
		C5CEC1C2		1744		IJC.	C*ENABLE*			1743	
		0005				.					
	1303			1745		DC	H*O*			1744	
		6902		1/40		KTJ	FRSW			1745	
		636F		1747		JMP#	ETNAL			1746	
		0000		1748	FRSW	ÜC	**	,		1747	
				1749	1137		TTEX		•	1748	
		6AAA		1750		DC	C FORMAT SWITCH			1749	
		AOC6CFD2		1150			C. TORMAL SWITCH			1177	
***		CDC1D4A0									
		U3U7C904									
		6368				0.6	4404			1750	
	IBDA			1751		DC	H+0+			1750	
	-	63E8		1752		JMP*	FRSW			1751	
		870000		1753		LDX=	0	•		1752	
_		£70000		1/54		LUA=	0			1753	
-	1853			1755		DC	X • 66*			1754	
	1864	0000		1755	EDAT	DC .	**			1755	
	1300	ე ც	J.	1757	M18.5	RUI				1756	•.
•	1857	F1F8		1758		SIA	EUAI-3			1757	

	LOC	CBJECT	ER	SIMT	LABEL	ÜÞ	OPERANDS	04/10/75	PAGE 0035
	18£9	89F3		1759		STX	EDAT-6	1758	
	1888	COMMITTEE STATE OF THE PARTY OF	-	1760		ESW		1759	
		2801		1761		ALA		1763	
<u>.</u>		14F0		1762		JAN	EDAT-4	1761	
		5AAA		1763		RIJ*	TTEX	1762	
		AOD7CFD2		1704		DC	C' WORD '	1763	
		C4A0						1105	
*****	18F3	1011 Mark 1 Mr. 444		1765		DC	H*0*	1764	
		E1E3		1766		LDA	EJAT-6	1705	
		B72340		1767		SBA=	BF2	1766	
-		6AB6		1768		RIJ#	TYPWD	1767	
		GAAA		1769		RTJ*	TIEX	1768	
		AOC 4C 1D4		1770		DC	C' DATA .	1769	
		CIAO						1.0,	
	1003			17/1		DC	H.9.	1770	
	1009	6AB8		1772		RIJ#	TSB	1771	
	1C08	E304		17/3		LDA*	EUA1-3	1772	
		6AB6		1774			TYPWD	1773	
	1COF	6ABA		1775			TIS	1774	
	1011	E3C8	*	1776	•	LUA*	EDAT-6	1775	
	1013	6A36	•	1777	i	RTJ#	TYPWD	1776	
		6AB2		1778			CRLF	1777	
	1017	6104	-	1779		JMP	EDAT-7	1778	•
				1760	*			1779	
	1019	0000		1781	ETOD	DC	* *	1760	
	1C1B	02		1732		ESW		1781	
	1010	2801		1783		ALA	1	1782	
	101E	1404		1704		JAN	*+6	1783	
-	1020	6AB0		1785		#LIN	TUI	1784	
		6ABC		1736		KTJ#	TTAB	1/85	
	1024	63F3 .		1787		JMP*	ETUD	1786	
				1788	*			1/8/	
	1626	6ú		1789		DC	X*66*	1788	
		0000		1790	ECB	DC	* *	1789	
•		F119		1791		STA	STURI	1790	
	1C2B	08		1792		RO1		1791	
	1020	EF00		1793		LDV=	H'0'	1792	
		F90E		1794		SIV	STURI-6	1793	
	1030	02		1795		ESh		1794	
	1031	2801		1776		ALA	1	1795	
	1033	14F1	-	1797		JAN	ECB-1	1796	
	1C35	6444		1798		RIJ#	TTEX	1797	
	1C37	C3C5D2A0		1799		DC	C'CER '	1798	
	1038	AO							
	1030	00 .		1800		DC	H•0•	1799	
	1030	£F00		1801		LDV=	H*0*	1 & 0 0	
	103F	1909		1802		NAZ	STUK1+6	1601	
	1041	6888		1803		*LTN	158	1602	
	1643	E 70000		1804		LDV=	0	1803	
		1044		1805	STORI	EQU	*-2	1604	
	1046	6AB6		1806		KTJ≠	TYPWD	1305	
	1048	OABA		1807		R1J#	TIS	1800	•
	1C4A	6447		1308		KTJ*	RUSTAT	1807	

ī												
	LUC	ORTECL	ER	STMT	LABEL	02	OPERANDS				04/10/75	PAGE 0036
	1040	6643		1809		¥LTЯ	LASMD				1808	
		6AB2		1810		k1J*	CRLF					
		6305		1811		JWb*	ECB.				1809	
	1000	0300			*	OFFE 4	LUD				1810	
				1912		L)C	al. al.				1611	
		0000		1813	I D B	υC	**				1612	
		EIFC		1814		LDA	EC I				1513	
		F1CF		1315		STA	ECB				1814	
	1C 58			1816		RG1					1015	
	1059	EFFF		1817		LDV=	H • - 1 •				1616	
	TC5B	6101		1818		JMP	ECo+7				1817	
				1519	*				•		1818	
	1C5D	0000	>	1820	ETSB	DC	**				1819	
	105F	6AAA		1821		#LT9	TIEX				1820	
		D3C2AOAO		1522	,	DC .	C SB	•	•	•	1821	
	1065			1823		DC	H • 0 •				1522	
		5 ا د ه		1824		JMP*	ETSB				1823	
-	1000			1825	*	•					1024	
	1060	0000		1826	ETIS	DC.	**					
		6444		1827		RTJ*	TTEX				1825	
				1028		DC	C' ÎS '			•	1826	
		AUC 9D3AO					h*0*	*			1827	
	10.70			1329		DL					1328	
	1071	63F5		1550		JMP*	ETIS				1529	
				1031	# BAK		- IS				1830 .	
	1073			1832		OC	X 1661				1831	
		0000		1833	ETB	DC	**				1832	
	1C 76			1534		ESW					كنك 1	
	1C77	2801		1835		ALA	1				1834	
	1679	14f t		1336		JAN	E18-1				1635	
-	1073	6AAA		1831		RTJ#	TTEX				1836	
		C2C1D2AO		1833		DC ·	C BAR				1837	
	1081											
**	1082			1839		DC	H * O *				1338	
,		6AB8		1840		11.TJ#	158				1839	
		E015		1841		LDA	SECTUR				1840	
-		A02F		1842		AUA	DAVAL					
		6AB6		1843		KTJ*	TYPWD				1841	
				1844		RTJ*	TIS				1842	
**		6ABA		1645		KIJ*	RDBAR				1843	
		6A49									1844	
		6AB6		1840		¥11#	TYPWD				1545	
		6AB2		1847		#LTS	CRLF				1846	
	1093	63DF		1348		#9ML	ElR				1347	
				1649							1848	
_		0000		1850	SRI	DC	**				1349	
	1697	EIFC		1851		LDA	SRI				1850	
	1699	F105		1852		STA	SRB				1851	
	1098	EFFF		1853		LDV=	H -1 -1 -				1002	
•		6107		1854		JMP	SRB+6				1853	
	LC9F			1855		DC	X 1 661				1354	
		0000		1856	SRB	UC	**				1655	_
		F118	•	1857	-·· -	STA	SR2+1				1855	•
		EFOO		1858		LDV=	H'0'				1857	
		F90E		1359		STV	SR1+1					
				1860		ESh	31X & 1 X				1858	
•	1CA8			1000		LJW					1859	

	LUC	DBJECI	ER	SIMI	LABEL	GP.	OPERAND	os	04/10/75	PAGE 0037
	1049	2801		1861		ALA	1		1060	
	ILAB	14F2		1 862		NAL	SRB-1		1861	
	1CAU	6AAA		1853		RIJ#	TTEX		1862	
		D303D2A0		1864		UC		1	1863	
	1083	AO						And the second of the second o		
	1CB4	00		1865		()C	H . O .		1364	
	1CB5	EFUO		1866	SR1	LDV=	H*0*		1865	
	1CB7	1905		1867		NAZ	Sk3		1866	
	1089	0AB8		1658		RTJ*	158		1867	
	1033	E70000		1859	SR2	LDA=	0		1868	
	16.88	6 A B 6		1870		RTJ#	TYPWD	the control of the co	1869	*
	1660	GABA		1071		RTJ*	TIS		1870	
	1002	6A55		1872	SR3	RTj#	RSSR		1871	
	1004	6A36		1873		₽TJ¥	TYPWD		1872	619
	1006	6AB2		1874		ĸŢJ#	CRLF		1873	
		6306		1875		JMF *	SRB		1874	
		17		1376	* READ	HEX			1875	
	1CCA	2410		1877		ALL	lo		1876	
	1000	66		1373		UC	X 4 66 4		1877	
	1000	0000		1879	HXI	DC	**		1878	
	1CCF	2620		1880		LKL	32		1879	
	1001	5A59		1801		*IJ#	II.		1880	
_	1003	BFBO		1382		\$8V=	C * O *	en entre en en en en en en en en en en en en en	1831	
	1CD5	14F3		1883		JAN	HX1-3		1882	
	1007	5F0A		1504		S8V=	X · A ·		. 1883	
_	1009	1007		1885		NAN	HI1+5		1804	
	1C03	AFOA		1835		ADV=	X • A •		1885	
	1000	2904		1837	HII	ALB	4		1885	
	1CDF	42		1338		ORB		· •	1587	
	1CEO	61EF		1859		4ML	HXI+4		1888	
	1CE2	8F01		1890		SBV=	X*7*		188€	
	10£4	14E4		1891		JAN	HX1-3		1390	
	1CE6	BE06		1392		SBV=	X • 6 •		1891	
		1CEO		1893		NAN	HX1-3		1892	
	1CEA	AF10		1894		AUV=	X 10 1		1893	
		61EF		1395		JMP	HII		1394	
				1890	* TYPE	2 HEX			1895	
	1088	0000		1397	HXO	DC	**		1895	
	1010	81FC		1898		LDX	DXH		1897	
	10F2	891A		1899		STX	EWD		1598	
	10F4	870002	7 20271	1900	***	LリX=	F 121		1699	
	1CF 7	2608		1901		LKL	8		1900	
	10F9	611A		1902		JMP	EWD+7		1901	
	1CF8	0000		1903	üC T	UC	**	·	1902	
		81F6		1904		LDX	HXO+7		1903	
	10ff	2600		1905		LRL	6		1904	
	1001	DF07		1906		A i 4 V =	X • 7 •		1905	
		AFBO		1907		ADV=	C.O.		1905	
		6A5B		1908		KlJ#	TO.		1907	
		2203		1909		LLL	3		1908	
	1009			1910		DCX			1909	
		1DF5		1911		NXN	* −9		1910	
-		63ED		1912		JMP*	OCT		1911	
								•		

	LUC	OBJECT	ER	STMT	LABEL	UP	UPERANDS	04/10/75	PAGE 0038
)				1913	* TYPE	4 HEX		1912	
ī	10:06	0000		1914	EWD	DC	**	1913	
)		870004		1915		LDX=	4	1914	
7		3 2610		1916		LKL	16	1915	
1		5 EFUO	patent of the state of the	1917		LDV=	X*0*	1916	
•		7 2404		1910		ALL	4	1917	
• ;		BFOA		1919		SBV=	X * A *	1918	
-		3 1402	** *** * * * * * * * * * * * * * * * * *	1920		JAN	*+4	1919	
)		AFO7		1921		ADV=	X171	1920	
•		AFBA		1922		= ۷ تا ۵	X BA P	1921	
İ		6A5B		1923		RIJ*	10.	1922	
);	1023			1924		DC X		1923	
1	1024	+ IBEF		1925		NXZ	EWD+7	1924	
:		6 63 6 6		1926		JMP*	EWD	1925	
)				1927	*			1926	
	1028	3 6AB2		1928	EE2	4L14	CRLF	1927	
- [1024	4 66		1929		DC	X*66*	1928	
)	1026	0000		1930	EERR	UC	**	1929	
į	1021	08		1931		RU1		1930	
	1028	F035		1932		STA	ERNUM	1951	
•	1030) EFFF		1933		FDA=	H1-11	1932	
	1037	2 F031		1934		STA	EFG	1933	
ĺ	1034	+ 02		1935		ESW		1934	
-)		2801		1936		ALA		1935	
:		7 14F1		1937		JAN	EERR-1	1936	
,		9 6A82		1938		RTJ*	CRLF	1937	
1		6AAA		1939			TTEX	1938	
	and the second	C50202CF	and the second second second	1940		DC	C*ERROR *	1939	
\$		L DZAUAO							
1,	1044			1941		DC	H*0*	1940	
- 1		6 E035		1942		LUA	ERNUM	1941	
;		7 6982		1943		RTJ	CCT	1942	
1		9 E035		1944		LDA	ERNUM	1943	
		3 B70005		1945			F151	1944	
:		1408		1946	•	JAN	EE2	1945	
1:) E035		1947		LDA SBA=	ERNUM x*0087*	1946	
		2 870087		1948 1949		NAN	EE2	1947	
		5 1CD1 7 GAAA		1949			TTEX	1946 1949	
٠.		AOCFCEAO		1951		DC	C'ON'	1950	
-		OO		1952		DC	H*0*	1951	
		SACA		1953			TPD	1952	
• •	_	6106		1954		JMP	EE2	1953	
		2 0000		1955	ETP	DC	**	1954	
		+ E027		1955		LOA	UNIT	1955	
		5 2002		1957		LLA	2	1956	
:		3 08	and Assessed as a second	1958		ROI		1957	_
		AFBO		1959		AUV=	CiOi	1958	ν,
		F907		1960		STV	EE3	1959	
		6444		1961			ITEX	1960	
		DSCEC9D4		1952		DC	C'UNIT "	1961	
		3 AO						-	
	1074	• 0000		1963	EE3	DC		1962	

	LOC	OBJECT	ER	STMT	LABEL	OP	GPERANDS	04/10/75	PAGE 0039
,	1076	£013		1964		LDA	TDSK	1963	
		1900		1965		NAZ	EE4-2	1964	
		EJ2F		1966		LUA	DAVAL	1965	
		1908		1957		NAZ	EE4	1966	
[6AAA		1968		RTJ#	TTEX	1967	
		ADC 6C9D8		1959		DC	C'-FIXED'	1968	
' :		C5C4		1,0,			C TINED	1900	
	1085			1970		DG	H*0*	1969	
		6309		1971		JMP*	ETP		
'		6AAA		1972	E E A	RTJ*	TTEX	1970	
		ADD2C5CD		1973		LC LC	C*-REMOVABLE*	1971	
1		CF06C1C2		1713		DC	CKEMUVABLE.	1972	
		CCC5							
	1095			1027		no	H*0*		•
				1974		DC		1973	
1	1090	63CA		1975		JMP*	Flb	1974	
	1000			1976	*		المنافي والمنافي والمنافي والمنافي والمنافي والمنافية والمنافية والمنافية والمنافية والمنافية والمنافية والمنافية	1975	
!	1098			1977	~	DC	X'66'	1976	
1		0000		1978	EHP	DC	* *	1977	
	1098			1979		RO1		1978	
		E031		1980		LUA	EFG	1979	
		1123		1931		JAZ	EHI	1980	
,		EFOO		1932		LDV=	H•0•	1981	
!		F031		1933		STA	EFG	1982	
	1044	7033		1984		IMM	EF1	1983	
	1046	E033		1985		LDA	EF1 ·	1984	
	LUAS	1966		1985		NAZ	EHP-1	1985	
	1044	EFFF		1987		LDV=	11*-1*	1986	
	LUAC	F033		1988		STA	EF1	1987	
1	LUAE	0.2		1989		ESW		1988	
		2802		1990		ALA	2	1989	
		1401		1991		JAN	EH2	1990	
	1033			1992		HLT		1991	
	1054			1993	EH2	ËSW	•	1992	
		2805		1994		ALA	3	1993	
		14DF		1995		JAN	EHP-1	1994	
		710E		1996		I WM	EHP	1995	
		7106		1997		IVM	ЕНР	1996	
		EFF9		1998		LUV=	H*-7*	1997	
		F033		1999		SIA	EF1	1998	
		6 3 06.		2000		JMP*	EtiP		
					1	LDV=	H*-7*	1999	
		EFF9		2001	EH1			2000	
		F033		2002		STA	EF1	2001	
	IUC I	61EB		2003	4 1115	JMP	EH2	2002	
				2004	* ILLE		AP	2003	•
	1.56.0			2005	*810 E			2004	
		0000		2006	ILTEP		*4	2005	
1	1003			2007		DIN		2006	
		6955		2000		RTJ	ISV SAVE REG	2007	
	IDCE			2009		ESW		2008	
		2801		2010		ALA	1	2009	
		1423		2011		JAN	ILI	∠010	
		6AAA		2012		RTJ*	TIEX	2011	
	1005	C9CCCCC5		2013		DC	C'ILLEGAL TRAP FROM ADDRESS *	2012	

LOC	OBJECT	ER	STMT	LABEL	UP	OPERANDS	04/10/75	PAGE 004
1009	C7C1CCAO							
		**		•				
_	AOC 602CF							
	CDAOC1C4							
	LADACEDS.					H*O* ILTRP		
	0 C4D2C5D3					•		
	D3A0		(0.1.6		uc	H+U+	2013	
	30		2014		LUA	ti Top	2014	
	E107		2012		LUA	TYPWD	2015	
	6ABG		2016				2016	
	6A02	-	2017		. 1613*.	CRLF	2017	
_	, EFFF			ILI		H(-1)		
	3 F031		2019		STA	EFG	2018 2019	
10F	48		2020		1 NA	C.O.MIIM		
IDF	3 F035		2021		STA	EKNOP	2020	
1011) 6A96		2022		KIJ*	HLTLP	2021	
1DFF	34		2023		NOP		∠022	
) 34		2024		NUP		2073	
-	6935		2025		RIJ	IRR RESTORE REG	2024	
	3 05		2026		EIN		2025	
	+ 63C3		2027		JMP#	ILTRP	2026	
10	, 0505			≭820 8			2027	
160	- 04		2020	182	MIG		2028	
	04		2029	102	ROI		2029	
	7 08				LDX	VISCI	2030	
	3 808C		2031		LDV-	X'8C'	2031	
	\ EC		2032	e		IRR+11	2032	
	3 F936		2033		STV		2033	
	09		2034		RO2		2034	•
	4.6		2035		AwX	and the second of the second o		
1506	- E4		2036		LDA-		2035	
111) F187		2037		STA	ILTRP	2036	
1817	2 46		2038		AhX		2037	
1E13	3 E4		2039		LUA-		2038	
	4 F128		2040		STA	IKK+9	2039	
	40		2041		AWX	·	2040	
	7 E4		2042		LDA-		2041	
	8 F125		2043		STA	IRR+7	2042	
	46		2044		AWX		2043	
	3 E4		2045		LUA-		2044	
	5 E F 11D		2046		STA	IRR+7 IRR+3	2045	
			2047		STX	X'8C'	2046	
	8890		2048		ROI	A Company of the Comp	2047	
	08				JMP	ILTRP+5	2048	
162	L GLAB		2049	العاش		ACTION 12	2049	
						## **	2050	
	0000			ISV				
	5 3914		2052		STX	1RR+3	2051	
162	7 8700 07		2053		LDX=	7	2052	
	۱ 46		2054		$\Lambda W X$		2053	
	1802		2055		NOV	\$+4	2054	
	0 08		2056		R04		2055	
	: 46		2057		AWX	•	2056	
	- 08		2058		RG4		2057	
			2059		STV	1 RR+7	2058	
1630	J F90D		2060		RU1	4 December 1997 and the control of t	2059	

:

	LUC	UBJECT ER	STMT	LABEL	()P	OPERANDS						04/10/75	PAGE 0041
	11.33	4 É	2001		TXA							2060	
	1134	F 90D	2062	•	SIV	1KR+11	* •					2061	
İ	1636	63EB	2063		JMP*	ISV						2062	
i			2064	* REST	CHE RE	G						2063	
	11-38	0000	2065	IRR	υû	* *				• •		2064	
	1t3A	o 10000	2066		LDX=	0						2065	
	1630	08	2067		R04							2066	
	1E3E	EF00000000	2008		LDV=	X100000000	• '					2067	
	1643		2059		DC	н•о•						2068	
	1844	53F2	2070		JMP*	IRR .						2009	
	1845	0000	2071	PWF	DC	* *	* **		•			2070	
	1E43	04	2072		NIG.							2071	
	1E49	6908	2073		RTJ	ISV						2072	
	1L46	00	2074		HLI			•				2073	
		0000	2075	PwS .	DC	**						2074	
		59E ti	2076		RTJ	IRR						2075	
		661002	2017		JMP/	EXEC+2				1 1	* *	2016	
			2078	*		2	•					2077	
	1153	0000		EXWR	DC	**						2078	
		6A53	2080		RTJ*	IWCCA						2079	
		6A4F	2081		RTJ*	LUNR						2080	
		63F8	2082		J/AP*	EXWR						2081	
			2083	*	• • • • • • • • • • • • • • • • • • • •	277		- •				2032	
	1E58	0000	2084		DC	* *						2083	
		6A53	2085	. 47110	RIJ*	INCCA					•	2004	
		6A4U	2086		KTJ*	LDKD			* *			2085	
		63F 6	2007		JMP*	EXKD						2086	
		• • •	2068	*	0	EXILO					,	2037	
	1E63	0000		ESCAD	DC	**						2085	
		F10B	2090	200.0	STA	*+13						2089	
		E015	2091		LOA	SECTOR						2090	
• •		F017	2092		STA	SECTUR+2						2091	
		E019	2053		LDA	BLOCKS						2092	
		A015	2094		ADA	SECTUR						2093	
		F015	2095		SIA	SECTOR						2094	
		E70000	2096		LDA=	0						2095	
		o3ED	2097		JW5*	ESCAD						2096	
	2 (.) (0320	2098	* MOVE		LJUAD						2097	
			2099	* CALL		М.,						2098	
			2100	*	DC.	FROM						2099	
			2101	#	DC	10						2100	
			2102	*	טכ	= BYTES						2101	
	1E76	0.8	2102	•	PO1	- 01163						2102	
-	1677		2104		UC	X 4664						2102	
		0000	2104	MCDV	DC DC	** Y-00-							
		61FC	2105	F1 U ¥	LDX	MUV						2104	
-			2103		RU2	HO V						2105	
	1E70		2107 2105		LDA-							2106	
	1870					MV/1 ± 1						2107	
		FIOE	2109		SIA	MV1+1						2108	
	1680		2110		AWX							2109	
	lébl		2111		LDA-	MAN / 12 + 7						2110	
-		F10D	2112		STA	MV2+1						2111	
	1t34	40	2113		AWX				•			2112	

	LOC	OBJECT	£R	STMT	LABEL	L ₁ P	OPERANDS		04/10/75	PAGE 0042
	1E85	E A.		2114		LDA-	•		2113	
-	1E86			2115		AhX			2114	•
		89EF		2115		STX	MUV		2115	
	1E87			2117		TAX			2116	
	1E8A			2118		R01		officence is a significant to the second of the second of the second of the second of the second of the second	2117	The second secon
		13E9		2119		JXZ	MUV-2		2118	
		EE0000		2120	MV1	LDV/	**		2119	
		FE0000		2121	MV2	\$1 V/	**	entre de la companya de la companya de la companya de la companya de la companya de la companya de la companya	2120	
		71F9		2122		IWM	MV1+1		2121	
		71FA		21.3		1 wM	MV2+1		2122	
	1697			2124		DC X			2123	
		61F1		2125		JMP	MV1-2		2124	
	11.70	OHI		2126	*	• • • • • • • • • • • • • • • • • • • •			2125	
	1501	00.00		2127	EM12	DC	**		2126	
		E011		2128	22	LDA	WCCA		2127	
		2801		2129		ALA	1		2128	
		F106		2130		STA	* +8	andra de la companya de la companya de la companya de la companya de la companya de la companya de la companya La companya de la companya de la companya de la companya de la companya de la companya de la companya de la co	2129	
		6AC0		2131		RIJ#	M •		2130	
		2040		2132		UC	BF1		2131	
		2340		2133		DC.	BF2		2132	
		0000		2134		DC	0		2133	
		E7086D		2135	-	LOA=	X * DB6D *		2134	
~		F3E2		2136		STA*	MV2+1		2135	
	_	63E9		2137		JMP*	EM12		2136	
	LLMI	0) [)		2138	*	• • • • • • • • • • • • • • • • • • • •			2137	
	1691	0000		2139	EL 21	DC	**		2138	
		8011		2140		LDX	WCCA		2139	
	1885			2141		IXB			2140	•
lane	1686		* *	2142		OCB T			2141	
	1E87			2143		INE			21.42	
		872340		2144		LDX=	BF2		2143	
-		E 76086		2145		LDA=	X 4 6 DB 6 4		2144	
	1E86			2145		STA-	X 2000		2145	
	168E			2147		INX .		•	2146	
	160			2148		INX			2147	
	1EC1			2149		INB			2148	
		1AFA		2150		NBZ	*- 4		2149	
		2801		2151		ALA	1		2150	
	1604			2152		INA	-		2151	•
	1EC 7			2153		STA-			2152	
-		63E7		2154		JMP*	EL21		2153	
	1665	0361		2155	* ENTE				2154	
	LECA	0000		2156	ESP	DC	**		2155	
-		6AB2		2157	201	kTJ*	CKLF		2156	
	1ECE			2158		HLT	31.2.		2157	
	1ECF			2159		ESW			2158	
		F041		2150		SIA	SW		2159	
		2400		2161		LKA	12		2160	
				2162		RO1			2161	
-	1604			2163		ANV=	X * F *		2162	
		DFOF		2154		28V=	X*A*		2163	
		BFOA				JAN	*+4		2164	
·,-·		1402		2165		ADV=	X • 7 •			
	TEAR	AFO7		2165		AUV-	V - 1 -		2165	

	Loc	OBJECT	ER STM	LABEL	OP	OPERANDS		04/10/75	PAGE 0043
	1600	AFBA	216	7	ADV=	X*8A*		2166	
****		6A5B	216		KIJ*	10.		2167	
		E041	216		LDA	SW		2168	•
		63E5	217		JWF#			2169	
•				· * [/0			record to the contract of the	2170	
			217			111123		2171	
			217		•			2172	
			217	•	STATUS			2173	
			217		46 USE			2174	
	16-5	0000	217		טנ	**		2175	
*		6928	217		KTJ .	ERG	PER MER ELEMENT, MISSING COLUMN ELEMENTS POR MARCONON, MARCON MET MERCEL ELEMENTS DE L'ONN DE L'ONN DE L'OR DE	2176	
		3120	217		IBA	1,0		2177	
	1EE6		217		JMP#			2178	
	100	3360	218					2179	
					סט אני כ	DUNE			
	1 Cr o	0000	218			**		2180	
		0000	218				and the second of the second o	2181	
		69F4	218		KTJ	ERT	·	2182	
		F10A	218		STA	*+12	·	2183	
-		D70001	218		ANA=	X*0001*		2184	
		1904	218		NAZ	*+6		2185	
		7163	213		IWM	ESKDN		2186	
-		71F1	218		IWM	ESKDN		2187	
		£70000	218		LDA=	-		2168	
	1 EFF	63EC .	219			ESKDN		2189	
			219		SEEK			2190	
			219		.46 USE	-		2191	
		0000	219		DC	**		2192	
-	1F03		219		КТJ	ERG		2193	
		3140	219	5	IBA	2,0		2194	
	1F07	63F8	219			ERS		2195	
			219	7 *READ	BLOCK	ADURESS		2196	
	1F09	0000	219	BERB	UC	**		219 7	
	1F08	6404	219	· ·	RTJ	ERG		2198	
		3160	220)	IBV	3.0	•	2199	
	IFOF'	53F8	220	1	#4Mi	ERB		2200	
			220	2 * REAC	REGIS	TER		2201	
			220	3 * 137.	2 USEC			2202	
	1F11	0000	220	4 ERG	DC	**		2203	
	1F13	E3FC	220	ć	LDA#	ERG		2204	•
	1F15	A020	220	5	ΔυΔ	ADDRES		2205	
	1F17	F105	220	7	STA	*+7	and the second of the second o	2206	
	1F19	D7FF1F	220	3	ANA=	X*FF1F*		2207	
	1F10	F104	220	7	STA	*+5		2208	
		0000	221)	LC .	0	The second section of the second section is a second section of the second section sec	2209	
		2338	221		ALA	8		2210	
		0000	221		DC	0		2211	
brane.		71EB	221		IWM	ERG		2212	• •
		7169	221		IWM.	ERG		2213	
		63E7	221		JMP≄	ERG		2214	
	1, 20	- JC 1	221			OL REGISTER	the state of the s	2215	
	1F2A	0000	221			**		2216	
		693Ē	221		кТJ	EIU		2217	
		3920	221	all many transport and all the	OBA	1,0		2218	
	1120	J 7 L U	221	•	JUA	.,.		2210	

	LUC	GBJECT	ER	STMT	LABEL	OP	OPERANDS		04/10/75	PAGE 0044
	1F30	63F8		2220		JMP*	ELCON		2219	
•	1. 30			2221	* CLEAR		and the second s		2220	
	16-32	0000		2222	ELST	DC	**		2221	
·		69AF		2223		RTJ	ERT		2222	
		D7007E		2224		ANA=	X 1007E1	The state of the s	2223	
		69EF		2225		RIJ	ELCON		2224	
		63F5		2226		JMP*	ELST		2225	
7				2227	*LOAD S	SEEK AL	DDRESS		2226	
ŀ	1F3D	0000		2223	EOLS	DC	* *		2227	
1	1F3F			2229		RTJ	SCV .		2228	
		A027		2230		ADA	UNIT	The state of the s	2229	
	1643	693C		2231		RTJ	ELG		2230	
		3940		2232		OBA	2,0		2231	
	1F 47	63F4		2233		JMP*	EULS		2232	
				2234	* LOAD	WORD (COUNT/CURR	RENT ADDRESS	2233	
	1F49	0000		2235	EINC	DC	**		2254	
		E70011		2236		LDA=	WCCA		2235	
		6931		2237		RTJ	ELG		2236	
	1F50	3960		2238		OBA	3,0		2237	
-	1F 52	63F5		2239		JMP*	EIWC		2238	
				2240	* LOAD	BAR &	READ		2239	
	1F54	0000		2241	ELR	ÜC .	**		2240	
		E02F		2242		LUA	DAVAL		2241	
	1F58	A015		2243		AUA	SECTOR		2242	
	1F5A	6925		2244		RTJ	ELG		2243	
		3930	* **	2245		OBA	4,0		∠244	
	1F5E	63F4		2246		JWb*	ELR	,	2245	
	9			2247	* LOAD	BAR &	WRITE		2246	
	1F60	0000		2248	ELW	UC	* *		2247	
	_	EU2F		2249		LUA	DAVAL	•	2248	
		A015		2250		AUA	SECTOR		2249	
		6419		2251		RTJ	ELG		2250	
		39A0		2252		OBA .	-5,0		2251	
		63F4		2253		JMP*	ELW.		2252	
Mari			- 2 -	2254	* DISK	101 -	INTERRUPT	CLEAR	2253	•
	1F6C	0000		2255	EIO	DC	* *		2254	
		F70000		2256		STA=	0		2255	
		E3F9		2257		LDA*	EIU		2256	
		71F7		2253		IWM	EIO		225 7	
		71F5		2259		IWM	E10		2258	
		A020		2260	44	AUA	ADURESS		2259	
		F102		2261		STA	*+4		2260	
		E1F2		2262		LDA	E10+3		2201	
		0000		2263		DC	0		2262	• • •
		63EB		2264		JMP*	£10		2263	
				2265	* LOAD				2264	
***	1181	0000		2266	ELG	DC	**	and the same of the control of the c	2265	A William A
	1F83			2267		k01			2266	
		F116		2268		STA	EG1		2257	
and the		EJ2D		2209		LDA	ADDRESS		2268	
		F905		2270		STV	*+7		2269	
		A3F5		2271		AUA*	ELG		2270	
**		F905	-	2272		STV	* +7			
	11 00					_				

First 3000 First 22/4 CMB 0.0-FG +1 LOAD GBR 22/7 1F95 71E4 22/6 CMB 0.0-FG +1 LOAD GBR 22/7 1F95 71E7 22/7 1F95 71E7 22/7 1F96 71E7 22/7 1F96 71E7 22/7 1F96 71E7 22/7 1F96 71E7 22/7 1F96 71E7 22/7 1F96 71E7 22/7 1F96 71E7 22/7 1F96 71E7 22/8 1F96 71E7		LOC	OBJECT	Eĸ	STMT	LABEL	GP	OPERANDS	04/10/75	PAGE 0045
1 F90		1F3E	38001 F9 D		2273		овм	0,0,EG1+1 LUAD GBR	2272	
1F90 71E5	7				2214		MS0	0.0.EG1	2213	
FPU 71E7					2275		IWM		2274	
FPA 6:555 2717					2276		IWM	ELG	2275	
1 1 1 1 1 1 1 1 1 1					***		JMP#	and the state of t	2276	
2219						EG1	υC	Ů	2277	
1-94 0000									2218	
1P4C 0000			1 0 0 0 0 0 0 0			* TTY			2279	
1 FAO 3000 2283 183 0.0							7	7	2280	
FAZ D7007F 2284		1F9E	0000		2282	TIN	DC	* *	2281	
IFAS AT0080 2285	-	1FA0	3000		2283		IBS	0.0 OR RTJ PIN	2282	
IFAS AT0080 2285									2283	
1 FAA 6A5B		1FA5	A70080		2285				2284	
1FAA 6A5B		1FA8	F103		2286		STA	*+5 ECHO	2285	
FAC E70000 2265		1FAA	6A5B				#LTS	10.	2286	
TAF 0.3ED		1FAC	E70000		2288		LDA=	0		
Fif1 0000 2200 PIN DC ** 2289 Fif1 DC ** 2290 Fif1 DC 2290 Fif1 DC 2291 Fif1 DC 2291 Fif1 Fif1 DC 2291 Fif1 Fif1 DC 2292 Fif1 DC 2294 Fif1 DC 2294 Fif1 DC 2294 Fif1 DC 2294 Fif1 DC ** 2294 Fif1 DC ** 2294 Fif1 DC ** 2294 Fif1 DC ** 2295 Fif1 DC ** 2295 Fif1 DC ECC E	-									
Fish Shore 2291						NIG				
155 DFO2										
187 116A	-									
First Street First Fir										
Fibu of 344 2295										
TFBD 0000										
FUF 3800 2297						TOT				
FC1 63FA										
FEG			41.4					· · · · · · · · · · · · · · · · · · ·		
FFC F107						POT	-			
TFC7 3120						701				
IFC9 DF04	-		1.5						· ·	
FCB LIFA 2303								·		
TFCO								• •		
1FDO 3900 2305 UBA 0,0 2305 14 0,0 2305 2305 2305 2305 2305 2305 2305 230	4.40		4 44 1 4							and the second second
1FD2 03EF 2306 JMP* POT 2305 2000 2307 URG UDAT 2306 2000 34 2308 NOP 2307 2001 34 2308 NOP 2308 2002 34 2310 NOP 2309 2311 * ESW IF SW I=1, USE PARALLEL TTY 2310 2312 * ALA 3 2311 2313 * NAN IZ1 2312 2003 E7690F 2314 LDA= x6900F* 2313 2006 F61FA0 2315 STA/ TIN+2 2314 2009 E71FC3 2316 LDA= POT 2315 2000 F05B 2317 SIA TO. 2315 2016 E08C 2313 *820 INITIALIZE 2317 2016 E08C 2320 LOA x*8C* 2318 2016 E08C 2321 DC x*908C* 2321 2016 E71E06 2324 LDA= IR2 820 2017 E106 E71E06 2324 LDA= IR2 820 2018 E71E06 2324 LDA= IR2 820 2019 E71E06 2324 LDA= IR2 820 2020 E71E06 2324 LDA= IR2 820 2031 E71E06 2324 LDA= IR2 820 2032 E71E06 2324 LDA= IR2 820 2033 E71E06 2324 LDA= IR2 820 2040 E71E06 2324 LDA= IR2 820 2050 E71E06 2305 E71E06 2305 E71E06 2305 E71E06 2305 E71E06 2305 E71E06 2305 E71E06 23										`
2000 34 2307 URG UDAT 2306 2000 34 2308 NOP 2307 2001 34 2309 NOP 2308 2002 34 2310 NOP 2309 2311 * ESW IF SW 1=1, USE PARALLEL TTY 2310 2312 * ALA 3 2311 2313 * NAN 1Z1 2312 2003 E7690F 2314 LDA= X'690F' 2313 2006 F61FAO 2315 STA/ TIN+2 2316 2009 E71FC3 2316 LDA= POT 2316 2000 F05B 2317 STA TO. 2316 2000 E08C 2320 LOA X'8C' 2319 2012 908C 2321 DC X'908C' 2320 2014 110F 2322 JAZ IZ1 811 2016 E71E06 2324 LDA= 182 820 2026 E71E06 2324 LDA= 182 820 2037 E71E06 2324 LDA= 182 820 2040 E71FC3 2319 LZ STA TO. 2316 2318 2320 2320 2321 DC X'908C' 2320 2321 DC X'908C' 2320 2323 NAB IZ1 811 2322 2323 2323								·		
2000 34			0.5					······································		
2001 34			14			•		DDAT		
2002 34 2310 NOP 2311 * ESW IF SW 1=1, USE PARALLEL TTY 2310 2312 * ALA 3 2311 2313 * NAN 1Z1 2312 2003 E7690F 2314 LDA= X'690F* 2313 2006 F61FA0 2315 STA/ TIN+2 2314 2009 E71FC3 2316 LDA= POT 2315 200C F05B 2317 STA TO. 2316 2016 E08C 2320 LDA X'8C' 2318 2010 E08C 2320 LDA X'8C' 2319 2012 903C 2321 DC X'903C* 2321 2014 110F 2322 JAZ 1Z1 811 2016 E0D 2323 NAB IZ1 810 2322 2016 E71E06 2324 LDA= 182 820 2018 E71E06 2324 LDA= 182 820										
2311								the second control of the second control of		
2312 * ALA 3 2311 2313 * NAN 1Z1 2312 2003 E7690F 2314 LDA = X 690F 2313 2006 F61FA0 2315 STA/ TIN+2 2314 2009 E71FC3 2316 LDA = POT 2315 200C F05B 2317 STA TO 2316 2313 *820 INITIALIZE 2316 2012 E08C 2320 LDA X 8C 2319 2012 903C 2321 DC X 908C 2319 2012 903C 2321 DC X 908C 2320 2014 110F 2322 JAZ IZ1 811 2016 E00C 2323 NAB IZ1 810 2016 E71E06 2324 LDA = I82 820 2018 E71E06 2324 LDA = I82 820 2323		2002	34					IC SU 1-1 HCC GADANIEL TTV		•
2313 * NAN 1Z1 2312 2313 2314 LDA= X*690F* 2313 2313 2006 F61FA0 2315 STA/ TIN+2 2314 2315 2316 LDA= POT 2315 2316 LDA= POT 2316 2317 STA TO** 2316 2317 2317 2317 2317 2318 2317 2319 LRB TO** 16 2318 2318 2319 2319 2319 2319 2319 2319 2319 2319 2320 LDA X*8C** 2320 2321 LDC X*908C** 2320 2321 2321 2321 2321 2321 2321 2321 2322 2323 NAB TZT B10 2322 2323 NAB TZT B10 2322 2323										
2003 E7690F 2314 LDA= X*690F* 2313 2006 F61FA0 2315 STA/ TIN+2 2314 2009 E71FC3 2316 LDA= POT 2315 200C F058 2317 STA TO. 2316 2313 *820 INITIALIZE 2317 200E 2510 2319 LPB 16 2318 2010 E08C 2320 LDA X*8C* 2319 2012 903C 2321 DC X*908C* 2320 2014 110F 2322 JAZ IZ1 811 2321 2016 1E0D 2323 NAB IZ1 810 2018 E71E06 2324 LDA= I82 820 2323	-				* *					
2006 F61FA0		2002	E 74 00E			*				
2009 E71FC3										
200C F05B 2317 STA TO. 2316 2313 *820 INITIALIZE 2317 200E 2510 2319 LRB 16 2318 2010 E08C 2320 LDA X'8C' 2319 2012 903C 2321 DC X'908C' 2320 2014 110F 2322 JAZ IZ1 811 2321 2016 1E0D 2323 NAB IZ1 810 2322 2018 E71E06 2324 LDA= 182 820 2323	*****									and the second of the second of the second
2313										
200E 2510		2000	FU38			*030 1				
2010 E08C 2320 LDA X*8C* 2319 2012 903C 2321 DC X*908C* 2320 2014 110F 2322 JAZ IZ1 811 2321 2016 1E0D 2323 NAB IZ1 810 2322 2018 E71E06 2324 LDA= I82 820 2323		2005	2510			*82U 1				
2012 903C 2321 DC X 908C 2320 2014 110F 2322 JAZ IZ1 811 2321 2016 1E0D 2323 NAB IZ1 810 2322 2018 E71E06 2324 LDA= I82 820 2323										
2014 110F										
2016 1E0D 2323 NAB IZ1 810 2322 2018 E71E06 2324 LDA= 182 820 2323								and the state of t		
2018 E71E06 2324 LDA= 182 820 2323										
The company of the contract of										
2313 FOC2 2325 STA 1T. 2324	-									
	•	2013	r 0C2		2325		STA	11.	2324	

```
MICRO 810 CROSS ASSEMBLER CROSS REFERENCE LISTING
    SYABOL DEFN REFERENCES
                                                                                       04/10/75
                                                                                                  PAGE 001
    ADDRES 0040 0330 0395 0612 1519 2206 2260 2269
    BD. 0174
    BUATST 1201 0116 1213 1223 1232
         0009 0010 0973 1117 1119
                                  1164 1340 1392 2132
    BF2
         0010 0024 0874 0975 1023 1767 2133 2144
    BLUCKS 0027 0901 0960 1054 1156 1319 1359 1372 2093
    CLR2 0085 1102 1165 1352
    CLSTAT 0052 0610 1030
   CRLF 0092 0152 0792 0796 1514 1530 1597 1637 1681 1728 1733 1738 1742 1778 1810 1847 1874 1928 1938
              2017 2157
    CT.
         0108 0128
    CISI
         0202 0108 0235
    C1
         0222 0228
    C 2
         0205 0211 0220
   C.3
         0212 0217 0229
   C4
         0229 0234
    DAISY 0036 0148 0178 1662
    DATAL 0016 0903 0905 0907 0911 0912 0937 0938 0956 0967 1027 1045 1047 1048 1050 1052 1072 1074 1075
               1097 1144 1149 1151 1153 1154 1297 1298 1299 1302 1305 1310 1312 1347
        0041 0146 0175 0181 3185 0958 1488 1842 1966 2242 2249
         0003 0009 0014 0131 1496 2307
         1340 1333 1358 1360 1365
         1381 1322 1325 1328 1338 1341 1343 1355 1370 1377 1378
   DK 2
         1347 1334 1354 1365 1369
   DK3
   DK4
         1357 1363
   DK 5
         1338 1379
  DK 6
)
         1362 1356 1361
         1291 1203 1237 1247 1257 1270 1294 1307 1315 1330 1380
   DRW
   ECB
         1790 0098 1797 1811 1815 1818
•
  ECF
         1717 0092 1720
   EC I
         1813 0091 1814
   EDAT
         1756 0079 1758 1759 1762 1766 1773 1776 1779
         1727 0086 1735
•
   E01S
   EENA
         1736 0087 1740
    EERR
         1930 0077 1937
         1928 1946 1949 1954
   EE2
   EE3
         1963 1960
    EE4
         1972 1965 1957
)
 EFG
         0042 1489 1934 1980 1983 2019
         0043 1491 1934 1985 1988 1999 2002
   EFI
   EG1
         2278 2268 2273 2274
)
  EHP
         1973 0078 1986 1995 1996 1997 2000
   EHL
         2001 1981
   EH2
         1993 1991 2003
         2255 0002 2213 2257 2258 2259 2262 2264
  610
    EINC
         2235 0060 2239
   ELCON 2217 0056 2220 2225
         2206 2231 2237 2244 2251 2271 2275 2276 2277
)
   ELR
         2241 0057 2245
         2222 0052 2226
   ELST
   ELW
         2248 0058 2255
         2139 0085 2154
   EL21
         2127 0084 2137
   EM12
   EOLS
         2228 0059 2233
   EUSI
         0021
```

EQQ

1722 0093 1726

IOLS 0059 0439 0623

```
04/10/75 PAGE 002
SYMBOL DEFN REFERENCES
ERB
     2198 0055 2201
     2204 2177 2194 2199 2205 2213 2214 2215
ERG
ERNUM 0044 1932 1942 1944 1947 2021
ERS
     2193 0061 2196
     2176 0054 2179 2183 2223
ERT
     0103 1546 1601 1612 1659
ES.
ESKUN 2182 0053 2187 2188 2190
ESP
     2156 0103 2170
     1833 0097 1835 1848
ETB
FIOD
    1781 0080 1787
    1709 0068 1710 1713 1718 1723
ETEX
ETIS
    1826 0096 1830
ETNAL 1741 1556 1737 1747
     1955 0104 1971 1975
ETP
EISB 1820 0095 1824
     1914 0094 1899 1902 1925 1926
EWO
EX.
     0106 2330
    0007 0106 0125 0199 2077
EXEC
    2084 0083 2087
EX3D
    2079 0082 2082
EXWR
     0150 0141 0147
Ex1
Ex3
     0190 0134 0189
EX4
     0199 0193
EX5
    0183 0177 0130
    0136 0132 0182 0186 0187 0188 0191
E21
     0118 0721 0734 0755 0786
F.
     JU46 0729 1536 1552
FGY 1
FR.
     0112 0163
     1748 1732 1746 1752
FRSW
     0720 0112 0790
FTST
FULL
     0034 1655
             1704
     0931 0869
              0889 0891 0897 0914 0925 0926 0927 0928
Fil
F13
     0919 0920 0929
                          0887 0890 0893 0894 0906 0908 0909 0930
F15
     0866 0118 0384 0885 0886
     0792 0731
F3
F4
     0764 0761
     0807 0746 0769 0777 0811 0837 0843
F5
F54
     0747 0738
F51
     0821 0819 0825 0833 0834
                                 F52
     0850 0832
F53
     0837 0859
     0841 0830 0853
F54
F55
     0845 0856
F 7
     0786 0767
     1188 1176 1189 1193 1196 1197 1198
GKN
     0101 1518
             1641 1685
HI.
     1887 1885
             1895
HII
                 0363 0429 0462 0575 0657 0846 0948 2022
HLTLP 0078 0270
             0319
HO.
     0102
HXI
     1879 0101
             1833
                 1889 1891 1893
     1597 0102 1898 1904
HXO
ILTRP 2006 0067 0068 0069 0070 0071 0100 2015 2027 2037 2049
     2018 2011
111
IN.
     0109 0129
```

MICRO 810 CROSS ASSEMBLER CROSS REFERENCE LISTING SYMBOL DEFN REFERENCES 04/10/75 PAGE 003 2065 2025 2033 2040 2043 2046 2052 2059 2062 2070 2076 IRR 2051 2008 2063 2073 ISV II. 0100 1523 2325 ITST 0328 0109 0365 ITO 0335 0364 III 0353 0337 112 0357 0334 0336 0352 INCCA 0060 0488 2030 2085 121 2330 2322 2323 132 2029 2324 LA. 0111 0155 LAITST 0403 0111 0520 LUCUN 0056 0206 0223 0343 0345 0361 0491 0507 0518 0815 0918 1058 1160 1337 0057 0534 0740 2086 LDAR 0053 0539 0749 0771 0779 2081 LPFURM 0047 0161 0170 0196 1535 1555 L2 0447 0442 0444 0445 0453 0456 L22 0423 0430 L3 0429 0425 L31 0438 0463 L32 0452 0443 0453 L34 0462 0455 0470 L4 0007 0494 0645 0650 0656 0669 0690 L4A 0495 0465 0472 0480 0510 L48 0691 0676 L41 0124 0421 0424 0436 0437 0440 0528 0627 0639 0642 0643 0654 L42 0560 0609 0611 0618 0619 0621 0622 0629 0630 0631 0634 0638 0641 0666 0667 0679 0637 0689 0693 0701 L43 0624 0613 0616 0632 L44 0666 0644 L45 0635 0614 0617 0668 L46 0656 0683 0715 147 0684 0640 L48 0670 0697 0707 0717 L5 0533 0538 0551 0558 0569 0570 0571 0576 0577 0578 0579 0597 0598 0549 0120 L5. 0120 L50 0562 0553 0567 L51 0566 0556 0565 L52 0580 0564 L53 0569 0586 0596 L54 0575 0599 0530 0519 0543 L6 L7 0523 0454 0529 М. 0099 0135 1500 2131 MD. 0117 0175 MOST 1235 0117 1279 1274 1268 MD2 VOM 2105 0099 2106 2116 2119 MRSC 0031 0153 1652 1700 MSEC 0039 0138 0154 0157 0464 0479 0493 0509 0531 0732 0760 0913 1112 1145 1179 1368 1503 MTSC 0030 0156 1653 1686 1693 1697 1701 MULSEC 0033 1236 1246 1625 1222 MV1 2120 2109 2122 2125 2121 2112 2123 2136 MV2

M12

NEXT

0034 1100 1350

0149

1016 0999 1015

RIL

0371 0384 0487 0898 0969 1021 1055 1157 1293 2128 2140 2236

HUCA

0023

04/10/75 PAGE 006

ERRATA SHEET

Refer to the section in the manual concerning line voltage selection. This information is on Page 1 of Appendix A.

This paragraph should be changed to read:

"The A.C. power comes into the controller through the combination AC cord /fuse holder/voltage select assembly. This assembly, on the rear panel of the controller, provides a safety interlock mechanism when changing fuses or the line voltage selector card between 115 volt and 230 volt operation.

In order to change from 115 volt to 230 volt operation, or vice-versa, remove the A.C. cord from the assembly and slide the clear plastic cover to the left, thereby exposing the fuse assembly. Remove the fuse by pulling on the fuse removal lever, then remove the voltage selector card. Reinsert the card with the correct line voltage as stamped on the card visible to you. Insert the appropriate fuse for the selected voltage into the fuse holder. Slide the plastic cover back to the right over the fuse holder and replace the A.C. power cord."

APPENDIX A

OPERATING CHARACTERISTICS, UNPACKING AND INSTALLATION

Controller Switches and Indicators

The Model 3040 Disk Controller has two control switches on the rear panel. The power switch on the left side of the rear panel turns on the power to the controller. When power is on, the indicator light on the front panel will be lit. The switch on the right side of the rear panel is the format switch. When in the down or NORMAL position, it prevents the disk format information on the cartridge from being altered. However, when it is in the up or FORMAT position, writing of format information on the moving-head disk cartridges can take place, as can writing on the write-protected sectors.

The AC power comes into the controller through the combination AC cord/fuse holder/power switch assembly. This assembly on the rear panel of the controller provides a safety interlock mechanism when changing fuses and switching between 115-volt operation and 230-volt operation.

In order to switch from 115-volt operation to 230-volt operation, remove the AC cord from the assembly and slide the clear plastic cover to the left, thereby exposing the fuse assembly. Remove the fuse by pulling on the fuse removal lever and push the voltage switch from the 115-volt to the 230-volt position. Insert the appropriate fuse for 230-volt operation into the fuse holder. Slide the plastic cover back to the right over the fuse holder and replace the AC cord.

Switching from 230-volt operation to 115-volt operation is accomplished by a similar procedure.

Fixed-Head Drive Switches and Indicators

All controls and indicators for the fixed-head disk drive are on the front panel of the drive. The off-on push button power switch, which is located on the lower middle section of the front panel, lights up when the power is turned on.

If the drive is equipped with the write lock-out option, there will be a series of 16 switches in two rows of eight switches each in the upper left hand corner of the front panel. Each switch controls the writing of data for eight data tracks. The switches are numbered from 1 through 16. Switch 1 corresponds to the first eight data tracks on the disk (Track 0 through Track 7), and the remainder of the switches correspond to sets of eight tracks in ascending order. Switch 16 controls writing on Tracks 120-127.

When the Write Lock-Out switches are in the "down" position, the disk may be operated normally with no write protection in effect. When they are switched to the "up" position, any writing on those tracks corresponding to switches in the "up" position will be inhibited, and attempts to do so will result in setting the write lock-out error flag in the Status Register of the Controller.

The Moving-Head Drive

Control Switch (Load-Run Switch)

This two-position rocker type switch provides a means for starting and stopping the disk drive. Cartridges may be removed and inserted when the switch is in the LOAD position. With a cartridge inserted, switching to the RUN position starts the disk drive and brings it up to its normal operating speed in about 60 seconds. When the

switch is switched back to the LOAD position, the disk decelerates to a stop in about 15 seconds. After the disk stops, the cartridge receiver interlock releases and the cartridge can be removed.

NOTE: Switching to the LOAD position during a write operation may result in garbling the data. The operator must make sure that a write operation is not in progress when switching to LOAD.

Indicator Lights

Load

This white indicator light is on when the spindle is not rotating and tells the operator that cartridges can be loaded or unloaded. The light goes off whenever the load-run switch is set to the RUN position.

Ready

This yellow signal light (when on) indicates that the disk drive is ready to accept and execute seek, read, or write commands from the controller. The light comes on when the disk is rotating at its correct speed with its heads in position and no other conditions present that prevent those operations.

Check

This orange light (when on) indicates that the disk drive is not capable of writing due to low power. The light may be reset (to off) by setting the load-run switch to the LOAD position and then back to the RUN position.

Power

This red light (when on) indicates the presence of full power to the disk drives.

The 4090 Power Supply

Power for each moving-head disk drive is supplied by a 4090 Power Supply module. One or two of these modules can be mounted in a 4090 Power Supply enclosure which is a rack mountable cabinet of the same dimensions as the 3040 Controller. It has a power indicator light on the front panel and a power switch on the rear panel. The power switch turns the power on to both power supply modules when it is in the "up" position. The rear of the enclosure also contains the AC cord and fuse holder.

Operating Precautions

The following precautions and practices should be observed while operating the moving-head disk drives in order to obtain the best performance and longest life out of the equipment. No special precautions are necessary for the other components in the Model 3040 Disk Systems except when the enclosures are opened.

Keep the dust cover on the moving-head disk drive to prevent unnecessary entry of atmospheric dust.

A sustained audible tinging or scratching sound may be caused by a head in contact with the disk. The cartridge should be removed from the drive immediately to prevent further damage to the cartridge and/or read/write head.

The operator must not force or attempt to override the various protection interlocks in the moving-head disk drive. There are three such interlocks. The dust cover must be installed, the cartridge holding clamps must be closed, and the disk drive must be pushed fully into the rack.

Disk Cartridge Handling and Storage

The following practices should be observed when handling and storing disk cartridges. Refer to the manufacturer's instructions for more detailed maintenance and cleaning procedures.

Before use, the cartridge should be allowed to reach a stable temperature equilibrium.

The cartridge should be kept in the dust cover when it is out of the disk drive to prevent dust from getting on the disks.

Cartridges may be stored flat or on edge. Several can be stacked on top of one another, but avoid heavy top loading.

Operating Procedures and Installation of Cartridges

The following procedure should be followed when installing disk cartridges in moving-head disk drives:

- Make sure that the front panel LOAD light is on.
- Pull the disk drive forward on its slides and open the cartridge holding clamps.
- Push the sliding tab on the cartridge handle to the left and lift the cartridge handle, this lifts the cartridge out of its dust cover.
- Insert the cartridge on the spindle, making sure that the opening for the heads is to the rear. Lower the cartridge handle to lock it in place and place the dust cover, upside down, over the cartridge.
- Close the holding clamps, push the drive fully into the rack, and depress the load/run switch to RUN.

- If the READY light does not come on in about 60 seconds or the CHECK light comes on, consult the drive manufacturer's maintenance manual.

To remove a cartridge, the above procedure is reversed:

- Depress the load/run switch to LOAD. Wait for the spindle to stop rotating and the LOAD light to come on.
- Pull the disk drive forward on its slides and open the cartridge holding clamps.
- Remove the dust cover. Push the sliding tab on the cartridge handle to the left, and lift the cartridge handle to remove the cartridge from the spindle.
- Place the dust cover over the cartridge and lower the handle to lock the cover in place.

Unpacking and Installation

This section describes the procedures to be followed unpacking (or repacking) each component of a Model 3040 Disk System and the procedures for cabling the components of a system together and mounting those components in a standard 19-inch rack with 30 inches of depth. It is best to read through this section before unpacking the equipment or attempting to cable it together.

Be careful when opening the cases to avoid scratching the finished surfaces of the unit. Do not destroy the containers or the packing material since they are required for reshipment of the controller.

All exposed parts of the controller should be inspected for evidence of shipping damage. If any damage is detected, please notify the Manager of Customer Services at System Industries; also notify the transfer company.

After the components of a storage system are unpacked, it is recommended that they be arranged on a large bench or table, cabled up together and to the computer, and the diagnostic checkout performed before they are installed in the rack. That way, if a problem is detected, access to the components will be easier.

Unpacking Instructions

The controller is enclosed in a plastic bag and packed in a form-fitting cardboard box with a cardboard floater on the top and bottom to prevent the controller from moving inside (See Figure 2-1). When the controller is shipped with the computer or disk cables plugged in, some loose fill packing material is put in around the cables to prevent them from bouncing around during shipment. This box is packed inside a larger cardboard container with three inches of packing material on all sides. The rack slides and the AC power cord for the controller are taped to the top of the inner box for shipment.

Installing the Computer and Disk Interfaces

Generally, the controller will be shipped with the computer and disk interfaces (including the cables and connectors) plugged in. However, in some instances they are shipped in a separate container in the outer box containing the controller box. They may be plugged into the controller using the following procedures:

1. Remove the top from the controller enclosure. The top of the controller enclosure is removed by unscrewing the six screws - three in front and three in the rear - that secure it to the chassis and, lifting the front end first, raising it away from the controller. Figure 2-2 illustrates the location of the

printed circuit card cage and five-volt power supply that are contained inside.

2. Raise the card cage. The card cage assembly consists of a wire-wrapped back panel and twenty-one card slots to accept and interconnect the logic of the controller, the disk interfaces, and the computer interface. The long side of the card cage to which the wire wrapped back panel is attached is the back panel side, and the opposite side is the card opening side.

Figure 2-3 specifies the printed circuit board location in the card cage (viewed from the card opening side) when the controller is interfaced to a Microdata computer. Card slots X1 through X4 are the disk ports corresponding to port numbers 0 through 3, respectively. An interface cable assembly for either a moving-head drive or a fixed-head drive may be plugged into any of these four card slots.

In order to get access to the back panel connections or to remove printed circuit cards or interfaces, it is necessary to raise the card cage. Raise the back panel side of the card cage first by inserting the thumb and forefinger of each hand in the two pairs of holes on that side of the card cage, squeezing to release the card cage and pivoting the backpanel side of the card cage assembly up until the cantilever springs lock into place. In this tilted position, with the back panel side up and the card opening side down, access is provided to the pins of the printed circuit board connectors.

In order to gain access to the card openings, repeat the squeezing and pivoting process on the card opening side of the assembly until the entire card cage has clicked into the "up" position.

- 3. Remove the card clamp. The printed circuit cards are held securely in place by a card clamp attached to the center of the card opening side of the card cage. Lifting up the tab of the card clamp will disengage it for removal.
- 4. Remove the disk and computer cable clamps. Two clamps at the rear opening of the controller assembly secure the cables going to the disks and the computer. These clamps may be removed by unscrewing the two thumb screws that hold each down and by sliding forward on each clamp assembly until it is unhooked from the chassis. Note: Sometimes the plastic material on the bottom of the clamp will inhibit its sliding forward; lifting up slightly as you slide it forward will make removal easier.
- 5. Insert the CPU Interface. The Microdata interface to the 3040 Controller consists of two 5" x 7" printed circuit board assemblies, attached by a flat ribbon cable to an 8 1/2" x 12 1/2" printed circuit board assembly.

Install the assembly by plugging the 3020-6004 board into the card slot X7 - the bottom card slot at the rear end of the card cage. Push the card into the connector until it clicks. When the equipment first arrives, the connectors will be a little tight, so it may require more force than normal in

order to plug the card into the connector. When fully inserted, the card should not extend beyond the card cage opening.

Next, insert interface card number 3020-6002 (components side up) into slot X5.

- 6. Dress and clamp the CPU Interface Cables. Carefully fold the two flat cables coming out of the computer interface cards one-half revolution clockwise and make a 90-degree bend so that the cable extends out the rear of the controller chassis over the cable clamp position furtherest from the card cage. Line up the mark on each interface cable with the inside edge of the cable tray in order to provide enough slack for movement of the card cage to its operating position without straining the cable or pulling on the interface board. Insert the cable clamp in the two slots on each side of the cable and slide it back until it is hooked securely in the cable tray. Notice that the round side of the cable clamp matches the curvatures of the rear of the cable tray. Tightening the two thumb screws of the cable will secure the computer interface cables.
- 7. Insert the disk drive interfaces. Insert the disk drive interfaces, with cables attached, into the appropriate ports (components side up). Make sure that they are fully plugged in so that the printed circuit boards do not extend out of the card cage.

Holding all cables from the disk interfaces, stacked on top

of one another, straight out from the card cage, carefully turn the stack of cables one-half revolution counterclockwise so that the smooth side of the interface cable plugged into the lowest port will be on top. Then carefully route all cables at a 90-degree angle so that they come out the rear of the controller over the cable tray. Align the mark on the smooth side of the top cable with the inside edge of the card tray and align the marks on those cables underneath the top cable about three tenths of an inch inside one another in order to provide a little space between each cable.

Clamp the interface cables securely, using the same procedure as you used for clamping the computer cables.

8. Re-install the card clamp and lower the card cage. Re-install the card clamp to secure the printed circuit boards in the card cage by hooking the bottom of the clamp over the inside of the lower hem of the center section of the card cage and pushing on the top of the clamp until it is in a vertical position and the tab clicks in place over the center of the card cage.

IMPORTANT: Make sure the cards are all the way into the connectors before installing the card clamp.

Lower the card opening side of the card cage first by pressing inwardly on the cantilever springs that hold that side of the card cage in the "up" position. Be sure to hold on to the card cage assembly as you do this so that it can be pivoted gently into the tilted position and click into place. When the card opening side is down and latched, follow the same procedure to gently lower the back panel side of the card cage into place.

Check to see that the card cage is securely latched in the "down" position.

Replace the top of the enclosure, inserting the rear end first and then lowering the front end. Make sure that the air flow vents in the enclosure top are on the right side of the controller.

Rack Mounting the Controller

Rack mounting the controller requires two steps. The first is to attach the interior portion of the rack slides onto the sides of the controller. The three threaded holes on each side of the controller are used for that purpose. Make sure that the interior portion of each rack slide is mounted as in Figure 2-4 so that the spring tab end extends beyond the rear of the controller. This is necessary in order to make the controller entirely accessible in its extended position from the rack.

Next, mount the outside portions of the rack slide assembly in your rack, making sure that when the controller is inserted in the rack the outer portion of each slide will be matched with the inner part that came with it. The outer portions of the rack slides are mounted in the rack so that the permanent mounting ears are attached to the front mounting strips and the adjustable mounting brackets, which are assembled as shown in Figure 2-5, are attached to the rear mounting strips.

For EIA standard racks, the holes on the mounting strips are spaced in 1/2" and 5/8" increments. Attach the mounting ears on the rack slides using the upper pair of a set of the three holes spaced 5/8" apart. When attached in this fashion, the top and bottom of the controller front panel will line up midway between pairs of the holes spaced 1/2" apart. Attaching the rack

slides in any other fashion will result in gaps between the components of the system when they are rack mounted.

IMPORTANT: When sliding the controller into its rack slides or pulling it out of the rack, make sure that the cables to the disks and the computer do not slide over rough surfaces or get crimped or pinched in any way.

Repacking Instructions

When repacking the Model 3040 Controller and interfaces for reshipment, follow the instructions illustrated in Figure 2-1.

- Place the lower floater in the inner container.
- Pull the plastic bag over the controller and, after carefully holding the cables along the side of the controller, insert it in the inner container so that it matches the notches in the floater.
- Fill the area around the controller with loose fill material, place upper floater over the controller, and seal the inner box.
- Tape the rack slides, brackets, and AC cord to the top of the inner box.
- Fill the bottom of the outer container with at least 3" of loose fill packing material and place the inner box inside, being careful to center it.
- Place loose fill packing material all around and on top of the inner box so that there is at least 3" all around. Seal the outer container with tape for shipping.

Unpacking and Installing the Disk Drives

For information describing the unpacking and installation procedures for the drives used in the System Industries Model 3040 Disk Systems, refer to instructions provided by the disk drive manufacturer.

Unpacking and Installation Instructions for the 4091 Power Supply

This section describes the unpacking and installation instructions for the Model 4091 Power Supply Enclosure for the moving head disks.

Unpacking Instructions

The 4091 Power Supply Enclosure is enclosed in a plastic bag and packed in a form-fitting cardboard box.

The inner container is packed inside a larger cardboard container with three inches of loose fill packing material on all sides. The rack slides are taped to the top of the inner box for shipment.

Mounting the 4091 Power Supply Enclosure

The Model 4091 Power Supply Enclosure is rack mounted in exactly the same way as the 3040 Controller. Refer to Figure 2-6.

Repacking the Model 4091 Power Supply Enclosure

When repacking the Model 4091 Power Supply Enclosure for shipment, follow these instructions:

- Put three inches of loose fill packing material in the bottom of the outer container. Place the Power Supply Assembly with the rack slides removed inside a plastic bag and in the inner cardboard shipping container.

- Put the cardboard filler pad on top of the packed unit and seal the inner container.
- Place the inner container in the outer container and fill all around with three inches of loose fill packing material, making sure that three inches is on top of the inner container as well as around the sides.
- Seal the outer container with tape for shipping.

Cabling Instructions for Model 3040 Disk Systems

This section will describe procedures for cabling a Model 3040 Disk System and connecting it to a Microdata computer.

Cabling the Moving-Head Disk Drives

Two cable connections are required for each moving-head disk drive: an interface cable and a power cable. Connect a power cable from a Model 4090 Power Supply to the power connector - the right connector on the rear of the drive above the terminator. Next, the 50-pin connector on the end of the flat cable from the controller disk interface should be plugged into and screwed down to the input side of the moving-head disk drive, immediately to the left of the power connector.

A terminator board should be plugged into the output side of the disk drive, below the other two connectors.

Cabling the Fixed-Head Disk Drive

The power for the fixed-head disk drive is supplied through a standard AC cord coming out from the drive. The only cabling required is to attach the connector on the end of the fixed-head disk interface cable to the rear of the drive.

Connecting the Disk System to a Microdata Computer

The controller is connected to the CPU by installing the large interface board (3020-6006) into the next available I/O position in the computer.


Once the system has been cabled together it is ready for operation. Insert the AC power cord into the AC cord/fuse assembly on the rear of the 3040 Controller and plug in all of the system components. Turn on the power switches to the computer, the 3040 Controller, the 4090 Power Supply and/or the fixed-head disk. Then start up the disk system and run the system diagnosite to check its operation.

Installation of a Second Model 4090 Power Supply in a Model 4091 Power Supply Enclosure

The Model 4091 Power Supply Enclosure is designed to hold one or two Model 4090 Power Supply Modules. To install a second module into an existing single module system, pull the power supply enclosure forward on its slides, refer to Figures 2-6 and 2-7, and perform the following operations:

- Set the second supply on its side across the midsection of the first (installed) supply with the top of the supply facing the front of the drawer, and the AC cord end resting above the vacant mounting space.
- Coil the AC cord loosely in the bottom of the drawer and plug it into the remaining AC receptacle in the rear support bracket.
- 3. Lift the supply and lower it, AC cord end first, onto the front support bracket, guiding the cord through the slots in the front support bracket as the supply is moved forward.

- 4. Continue sliding the supply forward until it butts against the forward retaining bracket, then lower the fan end of the supply onto the rear support bracket.
- 5. Install the four hex-head screws provided, securing the supply to the front and rear retaining brackets.



UNICES DIMENSIONS ARE IN INCHES
TOLERANCES ME 2 02 XXX 2 005
ANGULAR 2 19 RELEASE TO PROD System In Industries C-9901-9039-2 FIG 2-2 CABLE EGRESS ~

REVISIONS								
SYM	DESCRIPTION	DATE	APPROVAL					
А	Revised 4-1-77	4-1-77	₹M					


3020-6004 C507

Z	Υ	X
3010-6008 F442	3010-6002 C232	*
3040-6007 0516	3010-6002 C232	*
3010-6006 D511	3010-6002 C232	*
3040-6005 E403	3010-6002 C232	*
3017-6008 P539	3015-6012 B416	3020-6002 A207
3010-6003 F429	3015-6011 C517	


*CABLE BOARD NUMBERS:

3041-6001 Moving-Head F525 3012-6002 Fixed-Head E441

DO NOT SCALE THIS DRAWING	ITEM GTY. MATERIAL-DESCRIPTION			RIPTION	MATL PART NO.	MATL. DWG NO.	MATL SPEC.
UNLESS OTHERWISE SPECIFIED	B. DRAWN	B. Holland 3/26/75		System Industries SUNNYVALE, CALIFORNIA		P C BOARD LOCATION MICRODATA 3040 CONTROLLER	
DIMENSIONS ARE IN INCHES TOLERANCES XX ± 02 XXX ± 005	ENGINEER						
ANGULAR ± 1°		TO PROD		NEXT ASSEMBLY	FINAL	PART NUMBER	
	SUPERSE	EDES DWG		FINISH	SCALE	A-3050-900	02-1



	REVISIONS									
L.	SYM	DESCRIPTION	DATE	APPROVAL						
	A	As Issued	6/7/72	BOI						



NOTES:

1. ASSEMBLY OF REAR MOUNTING BAR ON: 3010 CONTROLLER SLIDES 3090 POWER SUPPLY SLIDES

DO NOT SCALE THIS DRAWING	ITEM	OTY	MATERIAL	DESCRIPTION	CRIPTION MATE PART NO		MATL SPEC
UNLESS OTHERWISE SPECIFIED	D. MA	9TTHE4 BY	05 /2/22/7	System	System Industries SUNNYVALE, CALIFORNIA		MENSION
DIMENSIONS ARE IN INCHES TOLERANCES XX ± 02 XXX ± 005	ENGINEE	P		1 7			MOTEUN
ANGULAR ± 1º	RFLEASE	10 PR00		NEXT ASSEMBLY	-	PART NUMBER	
	SUPERSE	DES DWG	,	FINISH	SCALE	B-9901-90	39-4

SHEET OF





FIG. 2-6



,		

APPENDIX B


3050 SCHEMATICS

- 3010-6002-42,43,44,45
- 3010-6003-9
- 3010-6006-8,9
- 3010-6008-7,8
- 3012-6002-5
- 3015-6011-4
- 3015-6012-4
- 3017-6008-9
- 3020-6002-4
- 3020-6004-4
- 3020-6006-3,4,5
- 3040-6005-4
- 3040-6007-3,4
- 3041-6001-3
- 3050-9006-1
- 3050-9007-1

SI IC MATRIX AND DATE CODES

I. IC MATRIX


The integrated circuits on SI printed circuit boards are identified by a row and column number as shown in the diagram below. The IC identified as Ull (column 1, row 1) is the DIP package in the upper left hand corner of the board when it is held component-side-up with the edge connectors on the left side.



The number of columns or rows may exceed 9 without ambiguity; e.g. U310 is the package at column 3, row 10. U103 is the package at column 10, row 3, while U13 is the package at column 1, row 3. On no board does both the number of columns and the number rows exceed 10.


II. DATE CODES


The PC assembly date code is in the following format.





The alpha character is simply the revision level of the artwork used to produce the etched patterns on the PC board. It is not an indication of the electrical level of the finished board, because the original etched pattern may have been changed by rework to incorporate Engineering Change Orders.


The number describing the electrical configuration is a three digit code representing the approximate date of the last electrical (logical) change made to the board. A date code of E610 is interpreted to mean a board which last changed in the 10th week of 1976. The board is said to be at electrical level 610; the logic drawing referencing this date code is the appropriate drawing to use to obtain a description of that particular electrical revision. A board bearing the date code A610 is at the same electrical level and is interchangeable with the E610 board, although the two may look different because two different etch patterns are involved.

















































ı




















PROGRAM I/O DATA BUS CYCLINDER ADDRESS LINES (9) BUFFER DATA BUS HEAD SELECT DISK SELECT BUFFER ADDRESS BUS SEEK UNIT SELECT X READ CONTROL & ERROR REGISTER UORL INITIATE SEEK READ SEEK STATUS REGISTER U OR L SECTOR ADDRESS COUNTER (4) READ BLOCK ADDRESS REGISTER UORL MH/FH ENABLE ENTER CONTROL & ERROR REGISTER L INITIATE OVERLAP SEEK 128/256 WORDS PER SECTOR ENABLE INITIATE WORD COUNT/CURRENT ADDRESS SEQ READ ENABLE INITIATE READ SEQUENCE INITIATE WRITE SEQUENCE DATA UNIT SELECT X ENTER SEEK ADDRESS REGISTER WRITE ENABLE ENTER GENERAL BUFFER REGISTER WRITE DATA CLOCK MASTER CLEAR COMPUTER PERIPHERAL MASTER CLEAR COMPUTER PERIPHERAL COMMONIA I/O Bus MH READ CLOCK DATA REQUEST ACKNOWLEDGE CONTROLLER . INTERFACE INTERFACE MH READ DATA BUFFER ADDRESS→BUS INCREMENT CURRENT ADDRESS REGISTER FILE NOT READY /THERE BUFFER INTERFACE REGISTER-BUS LOGICAL ADDRESS INTERLOCK BUS→BUFFER INTERFACE REGISTER SEEK INCOMPLETE DISK DATA REQUEST SNYC WRITE CHECK CABLE READ DISK ENABLE (DUSYUNIT READY TO SEEK/READ/WRITE) OPERATION COMPLETE SET DONE SSR - UNIT READY TO SEEK/READ/WRITE SSR - BUSY ERROR SSR - HDW ERROR (BUSY)(DATA UNIT SELECT) PSEUDO BUSY Φ2 LOGIC MASTER CLEAR ADDRESS VERIFICATION ERROR ADDRESS VERIFICATION RESTORE DELAY FH WRITE CLOCK FH WRITE BUSY WRITE DATA UNIQUE +5V FH READ CLOCK FIXED HEAD POWER SUPPLY FH READ BUSY SIGNALS FH DATA INITIATE READ INITIATE WRITE OP COMPLETE + MASTER CLEAR FH WRITE LOCKOUT T. DOOM 3040 FUNCTIONAL INTERFACE & BIT 4-16-7: SUNNY WALE CALIFORNIA J. J. 418 : dell 4-16-7 B-3050-9007-1



	REVISIONS		
SYM	DESCRIPTION	DATE	APPROVAL
A	As Issued	8-2-71	CSM A
B	SCHEMATIC RE DESIGN (DCO-008)	11-23-71	



DO NOT SCALE THIS DRAWING	ITEM	QTY.	N	MATERIAL - DESC	RIPTION	MATL PART NO.	MATL. DWG. NO.	MATL SPEC
UNLESS OTHERWISE SPECIFIED	DRAWN	84 M.H	LAMANS	1-18-7/ DATE	Santara #	y Industria	5 VC	LT
DIMENSIONS ARE IN INCHES TOLERANCES .XX ± .02 .XXX ± .005	ENGINEE	M	Hein	4-16-71	System		POWER	SUPPLY
ANGULAR ± 1°	RELEASE	LSM TO PROD.		4-23-71	9901-	7026	9901 -	-7026
	SUPERSE	DES DWG.			FINISH	SCALE	C-9901	-6012-8



						PC E	BOARI) L0(CATIO	ON								
X1	Х2	Х3	Х4	X5	Х7	Y1	Y2	Υ3	Y4	Y5	Y6	¥7	Z1	Z2	Z3	Z4	Z5	Z 6
											and the same of th				A29	В30	B16	В7
								A12	A12								<u>A7</u>	
A22	A22	A22	A22				A12						A28		B28	В4	<u>B13</u>	B11
															В8		<u>B22</u>	
											<u>B4</u>			nas vo		A10		
											<u>B3</u>					A12		
								managahana asami 1 1 har						<u>B26</u>	В9			
											<u>A7</u>					A11		
											<u>A6</u>					B14		
<u>B10</u>	<u>B10</u>	<u>B10</u>	<u>B10</u>											A11		A15		
				MATERIAL ST												<u>B6</u>	A29	
			,										B25	<u>B25</u>				-
			and the second					M	***************************************	<u>A4</u>	B14	and a determinant						
	A. CARROLLINE	W AMERICA SECTION 1		paggang applicated to the street of	anguru gayan salah kerindir.	A30			August and self-	entre interes o		AND THE PARTY HAS		**************************************			<u>A27</u>	
			anno anti-rene delle 1. EPRO E	<u>A26</u>	magain to a financia commente de		100 mm 1 20 1 21	, p. 10° - 100 - 10° - 1			B28	Mark of the same	and processors of the same	gran and a second	en en en en en en		empa water i	
				<u>A21</u>							B29							
	ema i a anno des	er en- Paris, cr		<u>A22</u>	er tr		a naka naka seb		Marketin of Physics		B30		and another M. S. Co.			op, j sage se op.	Mark Marks 1 1991	
en qui un facilità de la compansa de	erviter (coule	de spec soumer en en e	Anggaphan (at)	<u>A25</u>					,		B31							
	en wife # inv .	e a central de l	and the second	H ank stader American	e digitale	*	keed for this is not	Committee Carlos - S.	Knjeroma i Privi	gg - gant o Kinh			Marco, C. C. C.	pada Ny IV.	benu = n .	PAGI	· 1	gapan e seen ce
	A22	A22 A22	A22 A22 A22	A22 A22 A22 A22	B10 B10 B10 B10 B10 A22 A22 A22 A22 A23 A24 A25 A25 A24 A25 A26 A21 A22 A22	A22 A22 A22 A22	X1 X2 X3 X4 X5 X7 Y1 A22 A22 A22 A22 B10 B10 B10 B10 A30 A26 A21 A22	X1 X2 X3 X4 X5 X7 Y1 Y2 A22 A22 A22 A22 A12 B10 B10 B10 B10 B10 A26 A21 A22 A22	X1 X2 X3 X4 X5 X7 Y1 Y2 Y3 A22 A22 A22 A22 A22 A12 B10 B10 B10 B10 B10 A30 A22 A22 A21 A22	X1 X2 X3 X4 X5 X7 Y1 Y2 Y3 Y4 A22 A22 A22 A22 A22 A22 A12 A12 A12 B10 B10 B10 B10 B10 A30 A21 A22 A22 A22 A22 A22 A22 A23 A22 A23 A21 A22 A22 A22 A22 A22 A22 A22 A22 A23 A22 A23 A23	A22 A22 A22 A22 A12 B10 B10 B10 B10 B10 A22 A30 A26 A21 A22 A22	X1	X1 X2 X3 X4 X5 X7 Y1 Y2 Y3 Y4 Y5 Y6 Y7 A22 A22 A22 A22 A22 A22 A12 A12 A12 A12 A12 B4 B4 B10 B10 B10 B10 B10 B10 B10 A22 A30 A30 A4 B14 A22 A22 A22 A22 A22 A22 A22 A30 A30 <t< td=""><td>X1 X2 X3 X4 X5 X7 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Z1 A22 A22 A22 A22 A12 A12 A12 A12 A12 A28 B10 B10</td><td>X1 X2 X3 X4 X5 X7 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Z1 Z2 A22 A22 A22 A22 A12 A12 A12 A12 A12 A23 A23 A28 B10 <</td><td> X1</td><td> Name</td><td> X1</td></t<>	X1 X2 X3 X4 X5 X7 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Z1 A22 A22 A22 A22 A12 A12 A12 A12 A12 A28 B10 B10	X1 X2 X3 X4 X5 X7 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Z1 Z2 A22 A22 A22 A22 A12 A12 A12 A12 A12 A23 A23 A28 B10 <	X1	Name	X1

MODEL 3050 DISK CONTROLLER							PC E	BOARI) L00	CATIO)N		MA 2007 MANAGE TO AL BLAND						
	X1	X2	Х3	Х4	Х5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	¥7	Z 1	Z2	Z3	Z4	Z5	Z6
/AC04					<u>B19</u>							B21							
/AC05					<u>A16</u>							B22							
/AC06					<u>A15</u>							B23	·						
/AC07					<u>B18</u>	i					,	B24							
/AC08					<u>A31</u>					,	B28								
/AC09					<u>B13</u>						B29								
/AC10					<u>A11</u>						В30								B27
/AC11					<u>B25</u>						B31								B14
/AC12					<u>B20</u>		-				B21								B22
/AC13	-				<u>B12</u>						B22					e			A31
/AC14					<u>A9</u>						B23								B26
/AC15					<u>A10</u>						B24								B15
ACR 04									<u>A28</u>	A30									
ACR 08								<u>A28</u>	A30						,				
ACR 12							A28	A30											
ACR CLOCK							A29	A29	A29	A29								<u>A19</u>	
ACR LOAD EN							A31	A31	A31	A31					<u>A15</u>				
•																	PAGE	2 '	,

MODEL 3050 DISK CONTROLLER							PC E	BOARE	L00	CATIO	DN								
	X1	X2	Х3	X4	X5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	¥7	Z1	Z2	Z3	Z4	Z5 .	Z6
/(ACR LOAD EN)(WEN)							A15			<u>A17</u>									·
ACR LSB										<u>A28</u>				B13	B27			A26	
/ADD→BUS						<u>A3</u>				,								A16	
/ADD→IB						<u>B26</u>	A22	A22	A22	A22									
/ADD VER CL WBC										l				A24	<u>B19</u>				
ADD VER RES DELAY	A24	A24	A24	A24													<u>B18</u>		
/ADD VER SEQ FF												·		B19	<u>A19</u>				
BAR 03										A26		<u>B27</u>							
BAR 04									A25			<u>A20</u>							
BAR 05									A27			<u>A19</u>							
BAR 06									B26			<u>B19</u>							
BAR 07									A26		A26	<u>B13</u>							
BAR 08								A25			B25 B10	B25							
BAR 09			-					A27			<u>B7</u>								
BAR 10								B26	· .		<u>A27</u>								
BAR 11								A26			<u>B27</u>								
BAR 12							A25				<u>A20</u>								
•																	PAGI	E 3	

MODEL 3050							PC I	I BOARI	L	CATIO	DN								
DISK CONTROLLER	X1	Х2	Х3	Х4	Х5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6 .
BAR 13							A27				<u>A19</u>								
BAR 14							B26				<u>B19</u>								
BAR INST SEEK REQ																	<u>B5</u>		B13
BAR LSB		The state of the s					- '	:		A25		<u>B10</u>					B23		į
BAR (LSB+1)		The second secon								A27		<u>B7</u>					A8		
BAR (LSB+2)										B26		<u>A27</u>					A9		; -
/BIR→BUS			And the second s		-	<u>A27</u>											A30	B28	i .
/BIR ►DSR														<u>B9</u>			A29	B27	- - - - - - - - - - - - - - - - - - -
BIR 2 EXTP								i									B27	<u>B23</u>	
BIR 2 INTP							B8	В8	В8	В8							B26	<u>B24</u>	,
/BUS→BIR						<u>B25</u>										A20	A31	A28	1
BUSY→DISKS	B4	В4	B4	В4															<u>A10</u>
CAR 00						A21				A20 B14									and the second second
CAR 01						B15				<u>A9</u>									
CAR 02						B14				<u>B28</u>									
CAR 03						A24			B29	<u>B25</u>									in the W. of the latest the A.
CAR 04						B13			A20 B14										
																	PAG	E 4	

MODEL 3050							PC E	BOARI	L L 00	CATIO	NON								
DISK CONTROLLER	X1	Х2	Х3	Х4	Х5	Х7	Y1	Y2	Y3	Y4	Y 5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
CAR 05						A25		;	<u>A9</u>										
CAR 06						A26			<u>B28</u>										
CAR 07						A18		B29	<u>B25</u>										
CAR 08					· -	A20		A20 B14											
CAR 09						A16		<u>A9</u>											
CAR 10						В5		B28										f	
CAR 11					And a supplementary of the sup	A13	B29	<u>B25</u>											
CAR 12						B16	A20 B14												
CAR 13						A19	<u>A9</u>												
CAR 14			•			B18	<u>B28</u>												
CAR 15						B21	<u>B25</u>												
CL ADD VER SEQ															B21	<u>B31</u>			
/CL DELAY															A17	<u>A3</u>			
/CL ERROR REG							A 8	A 8	A 8	A8									<u>A30</u>
/CL WBC														<u>A21</u>	A9				
/CMC					<u>A27</u>												B29		:
/COMPARE			-											A15	<u>B15</u>				
								i									PAG	5	1
		ř)	2	

ODEL 3050 ISK CONTROLLER							PC	BOAR	D LO	CATIO	N							
	X1	Х2	Х3	Х4	X5	Х7	Y1	Y2	Y3	Υ4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5 Z6
/COMP IR		anton serven al Assenta	an takan jara in jara	wake a management of profession	<u>B11</u>				A19		Section	age of the control	and the second s	major amaderissis in see	Market State of the	·		
/COMP IW					<u>A4</u>					A19	Name and the second				managan ya mara da sana			
CYC ADD O	B30	B30	B30	B30								<u>B5</u>						
CYC ADD 1	B29	B29	B29	B29								<u>B26</u>			_			
CYC ADD 2	B26	B26	B26	B26								<u>A3</u>						
CYC ADD 3	B27	B27	B27	B27								<u>B20</u>						
CYC ADD 4	B28	B28	B28	B28								<u>A4</u>						
CYC ADD 5	A30	A30	A30	A30							<u>A5</u>							
CYC ADD 6	A29	A29	A29	A29							<u>B6</u>							
CYC ADD 7	A28	A28	A28	A28							<u>B3</u>							
CYC ADD 8	A19	A19	A19	A19	and the						<u>A3</u>							
DATA→ADDER														A27	<u>B22</u>			A25
/DATA ACR CLOCK	e at game, are an even													<u>B29</u>		A15		
DATA ACR LOAD EN										A15 A14								
/DATA ACR LOAD EN										A13				<u>B27</u>	A14			
/DATA DSR CLOCK	-							A16							<u>A5</u>			A23
DATA INC WCR														<u>B3</u>				A13
																	DAC	E 6
																	I AC	

MODEL 3050 DISK CONTROLLER							PC E	BOARI	L	CATIO	DN	The state of the s							
	X1	Х2	Х3	х4	X5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z 5	Z6
/DATA OP COMP								:								A5			B29
DATA REQ SYNC						A5											<u>B21</u>		A17
/DATA SET WEN							. !		A16					<u>B26</u>					
/D+FHD ACR CLOCK		;														<u>A12</u>		A18	
/DISK DATA							B15								<u>B30</u>				
/DISK ERROR																A10		<u>A14</u>	
DISK SELECT	B12	B12	B12	B12			A26				<u>B13</u>								
/DSR 04									<u>B10</u>	B15									
/DSR 08								<u>B10</u>	B15										
/DSR 12							<u>B10</u>	B15											
/DSR→BIR														<u>A6</u>			A28	B31	
DSR CLOCK							В9	<u>A17</u> B9	В9	В9					B20				
DSR LOAD EN							B16	B16	B16	B16						<u>A31</u>			
/DSR LSB										<u>B10</u>				B12					
/DSR MSB							<u>B11</u>								A30				
/DUS 0	B19												,				<u>A22</u>		
/DUS 1		B19													ļ		<u>A21</u>		
/DUS 2			B19								•			, !			<u>A23</u>		
																	PAGI	7	

MODEL 3050 DISK CONTROLLER							PC I	L BOARI	L	CATIO	DN .		lando de los unidades a de antiga						
	X1	X2	Х3	Х4	Х5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
/DUS 3				B19													<u>A26</u>		
DUS BIT 0										ı							A25		<u>A19</u>
DUS BIT 1																	A24		<u>A20</u>
EN ADD→ACR							A24	A24	A24	A24					<u>A21</u>				
/EN BIR 1L→BUS						<u>B27</u>			B20	B20	Madrix								
/EN BIR 2L →BUS						<u>B30</u>			A21	A21									
/EN BIR 1U→BUS						<u>B28</u>	B20	B20											
/EN BIR 2U→BUS						<u>B29</u>	A21	A21											
EN SAR→÷											A 8	A 8							<u>A8</u>
/ENTER C & E REG					<u>B9</u>														В3
FH DATA	<u>A25</u>	<u>A25</u>	<u>A25</u>	<u>A25</u>					·						B29				
/FH DELAYED ACR CLOCK			- 100 m					<u>A11</u>						P → 1 ×		B17			
/FH INIT				-				A15 A19	A15					<u>B11</u>		B13			
FH READ BUSY	<u>A21</u>	<u>A21</u>	A21	<u>A21</u>										B18					
FH READ CLOCK	<u>B14</u>	<u>B14</u>	B14	<u>B14</u>											В8				
FH+W DSR LOAD EN							A13 A17												
·																РΔ	SE 8		
																'A'			
																		!	

MODEL 3050							PC E	BOARI	L	CATIO	NC		A A A A A A A A A A A A A A A A A A A						
DISK CONTROLLER	X1	Х2	Х3	х4	X5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
/FH+W DSR LOAD EN							<u>A14</u>									A30			
/FH WLO ER	<u>A20</u>	<u>A20</u>	<u>A20</u>	<u>A20</u>											A4				
FH WRITE BUSY	<u>A23</u>	<u>A23</u>	<u>A23</u>	<u>A23</u>										B21					
FH WRITE CLOCK	<u>B13</u>	<u>B13</u>	<u>B13</u>	<u>B13</u>										B30					
FILE NOT READY	<u>B23</u>	<u>B23</u>	<u>B23</u>	<u>B23</u>								No. Camponin de care des camponins para						А9	
FMT BIR→DSR														B8		<u>B26</u>			
FMT+DISK+TIMING ER						Management of the last of the										<u>A8</u>			B25
/FMT DSR CLOCK															A7	<u>B30</u>			
FMT EN FF												Total Company Company Company of the				B20			<u>A27</u>
/FMT INC WBC														A12		<u>B3</u>			:
/FMT INC WCR														A13		<u>B18</u>		A20	Į.
FMT SEQ FF														B14		<u>B22</u>			
/FMT SET WEN																<u>B4</u>		A21 A31	
FMT SWITCH EN	<u>A31</u>														B13				B30
/GATE→BIR 1						A28												<u>B30</u>	
/GATE→BIR 2						A29		May 200 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1										<u>B25</u>	1
/GATE→BIR 1L						<u>A23</u>		a	B4	B4									
/GATE→BIR 2L						<u>B20</u>			В5	B5									
								en reservo			Security in the second	TO STATE OF THE ST				PA	GE 9		
																PA	E 9	- deglina voga dadigo -	

MODEL 3050 DISK CONTROLLER							PC	BOAR	D L00	CATIO	NC	the contract of the contract o							
	X1	Х2	Х3	Х4	X5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
/GATE→BIR 1U						<u>B23</u>	B4	B4					-						
/GATE→BIR 2U						<u>B19</u>	B5	B5			- Mar					Project for higher bases and his	and the same of th		
HEAD SELECT	B18	B18	B18	B18								<u>B6</u>							
/IB 00					B30				in the state of th		<u>A13</u>	<u>A13</u>				pal ago es aco de estado es a de estado est	S		
/IB 01		-			B28		<u>A4</u>	<u>A5</u>			<u>A15</u>	<u>A15</u>	·						
/IB 02		-			B29			<u>A6</u>	<u>A4</u>		<u>A11</u>	<u>A11</u>							<u>A25</u>
/IB 03					B27		·		<u>A5</u>	<u>A4</u>	<u>A12</u>	<u>A12</u>				T-a			<u>A21</u>
/IB 04					A30			1.704	<u>A6</u>	<u>A6</u>	<u>A16</u>	<u>A16</u>		with summer or over 1 or					<u>A18</u>
/IB 05					A28		<u>A5</u>				<u>A17</u>	<u>A17</u>							A28 A26
/IB 06					A29		<u>A6</u>	<u>A4</u>	-		<u>A18</u>	<u>A18</u>							
/IB 07					B26						<u>B18</u>	<u>B18</u>	an set a						<u>A23</u>
/INC BAR										Anna I		A26				B23			<u>B12</u>
INC CAR										B29						·		<u>A17</u>	
/INC SWC														<u>B20</u>	B16				
/INC WBC			-											<u>A11</u>	B12				
/INC WCR										B24					A27			<u>A15</u>	
/INIT ADD VER SEQ															A20	<u>B12</u>	-		
																PAGI	10		
																. ,		!	

MODEL 3050 DISK CONTROLLER							PC I	I BOARI	L	LCATIO	DN		areadens audien condess						
	Х1	Х2	Х3	X4	X5	X7	Y1	Y2	Y3	Y4	Y5	Y6	¥7	Z1	Z2	Z3	Z4	Z5	Z6
/INIT DATA SEEK														A23		A19	A14		<u>A6</u>
INIT DATA SEQ		:															<u>B11</u>	B10	
/INIT DATA SEQ				-	<u>A7</u>										A12	B24	B15		
/INIT OVERLAP SEEK					<u>A6</u>														B10
/INIT READ									<u>A11</u>								В9	A12	B28
INIT SEEK	A7	A7	A7	Α7															<u>A7</u>
/INIT WRITE										<u>A11</u>									A16
/IR SEQ	B17	B17	B17	B17										A25		<u>A16</u>			
/IWCCA SEQ					<u>B10</u>	A30												B11	B20
/IW SEQ	B16	B16	B16	B16										A26		<u>A14</u>			
/LMC	A26	A26	A26	A26												A21	<u>B31</u>		A4
LMC+OP COMP	B15	B15	B15	B15										B16		<u>A22</u>		A11	
/LOAD BAR											A25	A25						<u>B9</u>	
/LOAD CAR							B27	B27	B27	B27								<u>B15</u>	
/LOAD SAR					<u>A5</u>						A9	А9							
/LOAD WBC						L.	,							<u>A14</u>	A 8				
/LOAD WCR							B30	В30	B30	B30		,		:	-			<u>B6</u>	
LOG ADD INT	<u>B22</u>	<u>B22</u>	<u>B22</u>	<u>B22</u>					-									В8	
											,			.i.g		PAGE	11		

MODEL 3050 DISK CONTROLLER							PC BOARD LOCATION												
	X1	X2	Х3	Х4	X5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
/MD 0						В3		<u>B13</u>		<u>B13</u>			Charles and the control of the contr						
/MD 1						A10		<u>A10</u>		<u>A10</u>									
/MD 2	anothic advances.	-			N.	A6		<u>B21</u>		<u>B21</u>							P8, 914		
/MD 3						A14		<u>B19</u>		<u>B19</u>									
/MD 4						A8	<u>B13</u>		<u>B13</u>										
/MD 5						В9	<u>A10</u>		<u>A10</u>										
/MD 6						B11	<u>B21</u>		<u>B21</u>			,							
/MD 7						В7	<u>B19</u>		<u>B19</u>										
/MDB 0						<u>B4</u>		B18		B18									
/MDB 1						<u>A11</u>	- · · ·- ··	B22		B22			·	, .					
/MDB 2						<u>A7</u>		B23		B23									
/MDB 3						<u>A15</u>	-	B31		B31								·	
/MDB 4			,			<u>A9</u>	B18		B18								#15 W		
/MDB 5						<u>B8</u>	B22	į	B22	- A-	a.							~	
/MDB 6						<u>B10</u>	B23	-	B23						Name 14 of 1 of				
/MDB 7						<u>B6</u>	B31	managed a percent	B31			an salahan dire				<u></u>		Manager of the second	
MH	بالماد وهوامو والمراد			per a service of the	a copy or they after 1950	a de la companya ara en est		and the second second	gay, som to gytprædeer d		and the second second second	****	Bullianski (1971 a	A30	and the second s	B29	positions need a		
																PAGE	12		

	MODEL 3050 DISK CONTROLLER							PC I	L1 30ARE	L00	CATIO	DN								
		Х1	Х2	Х3	Х4	Х5	Х7	Y1	Y 2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
	/МН	<u>B7</u>	<u>B7</u>	<u>B7</u>	<u>B7</u>										B17	B23	B15		В7	B16
	MH DATA CLOCK				:										B15	A18	B14		<u>B19</u>	
	/MH INIT READ SEQ				i								And the second s			<u>B4</u>	A17			i
	/MH INIT WRITE SEQ															<u>B3</u>	A13			
	MH READ DATA	<u>B6</u>	<u>B6</u>	<u>B6</u>	<u>B6</u>											B14				! ! !
	MH READ CLOCK	<u>A15</u>	<u>A15</u>	<u>A15</u>	<u>A15</u>											B31		B19		
	MH WC+D	B20	B20	B20	B20														<u>B17</u>	
	MH WRITE CLOCK														B24 B31	A13	B16		<u>B20</u>	
	/PMC	B25	B25	B25	B25													<u>B20</u>		
	PSEUDO BUSY								A13								<u>B25</u>			B8
	/PSEUDO BUSY	A16	A16	A16	A16				<u>A14</u>									B12		10 mm
	RO											<u>B4</u>	A14							:
	/R2											<u>A6</u>	A5							
	/READ BAR L					<u>B4</u>							A10							! !
	/READ BAR U	C 400 April 10 April				<u>B3</u>						A10		-						
	/READ C & E REG L		!			<u>B8</u>														A15
3,	READ C & E REG U					<u>B14</u>														A5
																	PAGE	13	l	tra-
																				:

MODEL 3050							PC E	BOARI	L00	CATIO)N					:			
DISK CONTROLLER	Х1	Х2	Х3	Х4	Х5	X7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
/READ C & E REG U					<u>B6</u>		В3	В3	В3	В3									
READ DISK						A4	B12	B12	B12	B12						B21			<u>A24</u>
READ EN FF	А3	А3	А3	А3			,								<u>A22</u>				
/READ OP COMP				-										<u>A7</u>					A11
/READ REINIT														<u>A8</u>					B23
/READ SEEK STATUS REG L					<u>B5</u>							В8							
/READ SEEK STATUS REG U					<u>B7</u>					!	В8								
READ TERM														<u>A9</u>	A23				
/REQ ACK						<u>B24</u>											B28		
/R OR W SEQ INIT										:				<u>A29</u>				A24 A22	
SAR 14											<u>B20</u>								B31
SAR 15						-					<u>B26</u>								B21
/SC00	<u>A10</u>	<u>A10</u>	<u>A10</u>	<u>A10</u>													B22		
/SC01	<u>A9</u>	<u>A9</u>	<u>A9</u>	<u>A9</u>													A7		
/SC02	<u>A12</u>	<u>A12</u>	<u>A12</u>	<u>A12</u>													A4		
/SC03	<u>A8</u>	<u>A8</u>	<u>A8</u>	<u>A8</u>													A5		
/SC04	<u>A11</u>	<u>A11</u>	<u>A11</u>	<u>A11</u>													A6		
																PAGE	14		

MODEL 3050 DISK CONTROLLER							PC I	L BOARI	L	CATIO	L ON								
	Х1	Х2	Х3	Х4	X5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	Y7.	Z1	Z2	Z3	Z4	Z5 .	Z 6
/SECTOR COIN																B27	<u>B10</u>		
SEEK INCOMPLETE	<u>B21</u>	<u>B21</u>	<u>B21</u>	<u>B21</u>														A8	
/SEEK SET DONE	<u>A17</u>	<u>A17</u>	<u>A17</u>	<u>A17</u>												A6			:
/SEL DISK READY	<u>B3</u>	<u>B3</u>	<u>B3</u>	<u>B3</u>													В7		i
/SET ADD VER ER										A7					<u>B5</u>		A17		B17
SET ADD VER ER	A4	Α4	A4	A4													<u>A16</u>		
SET BOTH REQ																	B13	<u>B14</u>	
/SET DELAY															A16	<u>B5</u>			
/SET DISK ER SENSE																	A20	В4	
/SET DISK SEL ER								А3										<u>A6</u>	
/SET FMT ER																A11			<u>A29</u>
/SET LAI ER										А3								<u>A10</u>	
/SET PARITY ER								A7						<u>A16</u>					B19
/SET SEEK INC ER									Α7									<u>B5</u>	
/SET TIMING ER							A7				- **					A9	<u>A3</u>		
/SET WLO ER							А3								<u>B7</u>				B18
SET WRITE EN									A13 A17										
												e Parena i				PAGE	15		
																			•
	1		1					!						!	1		1	ı	;

MODEL 3050 DISK CONTROLLER							PC	L BOARI	L L 00	CATIO	DN								
	Х1	Х2	Х3	Х4	X5	Х7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z 5	Z6
/SET WRITE EN									<u>A14</u>							В7			
/SET WRITE CHK ER									А3									<u>A5</u>	
/SET DONE					B31											<u>A7</u>			
SSR-UNIT O BUSY ER	<u>A27</u>									:		В9							
SSR-UNIT 1 BUSY ER		<u>A27</u>										B17							
SSR-UNIT 2 BUSY ER			<u>A27</u>								В9								
SSR-UNIT 3 BUSY ER				<u>A27</u>							B17								
SSR-UNIT O HDW ER	<u>B11</u>											B12							
SSR-UNIT 1 HDW ER		<u>B11</u>										B16							
SSR-UNIT 2 HDW ER			<u>B11</u>								B12								
SSR-UNIT 3 HDW ER				<u>B11</u>							B16		,						
/SSR-UNIT O READY	<u>A18</u>					-						B11							
/SSR-UNIT 1 READY		<u>A18</u>			i							B15							
/SSR-UNIT 2 READY		- *	<u>A18</u>			W take /			·		B11								
/SSR-UNIT 3 READY				<u>A18</u>	-						B15		C 5						
SUS 0	A13												,						<u>B4</u>
SUS 1		A13																	<u>B6</u>
•																PAGI	16		

NODEL 3050 NISK CONTROLLER							PC I	L BOARI	L	CATI(NC		Company of the Compan						
	Х1	X2	Х3	Х4	Х5	X7	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
3US 2			A13		Service and services are services and services and services and services are services and services and services are services and services are services and services and services are services and services and services are services and services and services are services and services are services and services are services and services are services and services are services and services are services and services are services and services are services and servic														<u>B5</u>
3US 3				A13															<u>A9</u>
SWC FULL														A4	<u>B10</u>				
/TERMINATE														<u>B4</u>		B19			
JNIT READY																A28	<u>B3</u>		
/VALID IW																A18	B8	B12	<u>A12</u>
+VOLT 1									-								A27	B26	
+VOLT 2														A17 A18 A19 A20	B17				B24
WBC FULL														В7	<u>B11</u>	B10			
WCCA 2							A23	A23	A23	A23				**	A28			<u>B3</u>	
WCR 03						,		•	B24	<u>B17</u>									
WCR 07								B24	<u>B17</u>	-									
WCR 11							B24	<u>B17</u>	Liberar i r										
/WCR=1's				A CONTRACT CONTRACT	er sweet see 17, the sees	a inflution		e en ou parameterar	Mayor et us sum der des			-			A25	<u>A27</u>			
WCR 0-3=1's			to the second		en, anno la m		<u>B7</u>	andres of the second of	Steppe of a material confidence of the state	Marine in Contract on		erde erze in.		There's end were a re	e e i Esci do 2005 o	A26	an ever de l'a	****	
WCR 4-7=1's								<u>B7</u>			ena u Pero ade de	manden i ç			general of the second	A25	,	kara .	
)		*		orange , e e				r		a trade on a		g 1. 15 A. 26	2.67		la _{rep} orte della 1864 1964 1964 1964 1964 1964 1964 1964 19	DAG		Laure a	
																PAGI	17		

MODEL 3050 DISK CONTROLLER							PC I	BOAR	D L0	CATIO	DN]					·			
	X1	Х2	Х3	Х4	X5	Х7	Ý1	Y2	Y3	Y4	Y5	Y6	Y7	Z1	Z2	Z3	Z4	Z5	Z6
WCR 8-11=1's				gradu Japan Pada 19.	807 sp 47 mortons a	and the second			<u>B7</u>	alabama mendi kudikan		and the sections			Al Ward Labour	A24	MT castelli-this matter	Si harani i - kaba	و او واسد ويو
WCR 12-15=1's									41 May 200 C	<u>B7</u>	adaffan (i ad Switter)	C ways of Green	Mark of Tables	fambos cuco	g til ombod en de	A23	No his fire way 10		
/WCR FULL								manipulgare startige e fo						А3	<u>A31</u>		and which is the state of		A13
/W DSR LOAD EN							A16	annager april 100° miles						<u>A10</u>					~~~
WRITE CHECK	<u>B24</u>	B24	<u>B24</u>	<u>B24</u>											Maga 200 27 hay or 15 may bear.	an agraph and had been been been been been been been bee	سيدندو عدا / و الم	А3	
/WRITE CL DELAY											Mallockero J. A. Mallockero And	gerage word parties and	and order and and and	<u>B28</u>	and a second of 25 of	A4	all freeling and a	ankon vana sast	
WRITE DATA	B31	B31	B31	B31										<u>B6</u>	B28	co cancer with the	Signatus may v 300 A	B18	
/WRITE DATA PRE		an e permeter est est gr		angaleran negera	programme of the control	gamenta (constant)					grij simolensagstije, me	englischen im Englisch	Park Mark Const.	<u>B5</u>	A10	Mark y Admit are 100% When	many (mages) () many () .	and a second	
/WRITE DSR CLOCK														<u>A31</u>	A6				
WRITE EN FF	A5	A5	A 5	A 5	ور مد او مده	emperator attendant		an annual an		A16	e v dino tr essecti	and the control of th	20 m d 20 m	AND THE RESERVE	A29	<u>B6</u>	enegaros o	A4	
WRITE TERM		an establishment in the same		Taragen (1979), promision w	antinga magniyasan	900,000 to 190,000 to 190,000		galler Paras Full act the th	galain agus saintí agus stigair n		mamangiji subugu	e trid and the man beautiful and	erian in garagen eriga y	departure integral strang	geographic Age Wester	<u>B11</u>	gartigagas of the au-fe-		A14
X		Photo v Poverum n		ggergger ook oo f	e de la constante de la consta	e., a e		Northern P. Za	Anna Canada	majat igas Turaman ja da	and the second control of the second control	to activate to the graph	and the sales	A22	<u>B6</u>	e i ne en en en en en en en en en en en en	a de la companio del companio de la companio del companio de la co	Phaga panala P. I. I. P.	
X-DELAY													Annual Control	B10	<u>A3</u>	ally management with		and consider the	
(X)(WBC FULL														B23	<u>B18</u>				
entroperations and all the second sections and the second section and the second section secti	g ag maga sa sa d	er vedi _{jes} enst e	Programme and the second	A Section of Section 1999	America I America	eng (gan € = fili og) =		gage comoto sing the 1500	Park Salah Sancara	Patrickup p proper	estadi me	parker wild Alexand	و در دا جریاستونیم	en en graf de verbeer	gulde gundlige 19,75me	Marie President	martine there	Par Green autorina i	
															Ì				
																DVCE	10		
																PAGE	18		

GLOSSARY

Address Verification

At the beginning of each sector is a block address word. When a sector is to be used, the disk controller can verify that it has the right track by first reading the block address word and comparing it with the number of the block required. There is a disk formatting program to initially address the sectors.

Arithmetic Check Register

It is in this register that the Cyclic Redundancy Check Word is generated. During a write operation the Check Word is generated and written at the end of the data. During a read operation a Check Word is generated and compared to the one read at the end of the data to verify the correctness of the data transfer.

Block Address Register

This register contains the block number of the sector that the controller is now operating on.

Block Address Word

At the beginning of each sector is a block address word that is written there for the disk controller to use for address verification.

Block Number

The block number is the sequential, contiguous numbering scheme which has a one-for-one correspondence with the track and sector numbers.

Buffer Interface Register

Two registers that are the link between the Data Shift Register and the Computer. Two registers are employed so that one can be transferring data to/from the Data Shift Register while the other is transferring data from/to the computer. If the double buffer approach were not used, the word just shifted into the Buffer Interface Register would have to be transferred into the computer by the time the Data Shift Register is filled again. This timing requirement cannot always be met. The double buffering approach allows the computer twice the amount of time to respond to the presence of data to be transferred.

Control and Error Register

A register containing the control information such as Interrupt Enable, Port Select, Busy Indicator, and Done Indicator, and the error indicators such as Illegal Operation Flag, Select Error Flag, Address Verification Flag, Parity Error Flag. This register can be loaded or read by program control.

Current Address

The core memory address for the word being transferred during a disk operation.

Current Address Register

A register in the disk controller that holds the core memory address for the word being transferred. It is incremented after each transfer occurs. Cyclic Redundancy Check Word This is a word generated by the controller at the time a sector is written onto the disk. When the sector is read the data read operation is checked by comparing the Check Word just read from the disk to the one the controller creates as it is reading the data. If the two compare when the read operation is successful. If not, then the error is noted by setting a flag in the Control and Error Register.

Cylinder Number

A number which refers to the cylinder on a disk where a disk operation will take place.

Data Shift Register A register in the disk controller that is the link between the disk pack and the Buffer Interface Registers. It operates in a serial fashion when transferring data between the disk and itself, and operates in a parallel fashion when transferring data between the Buffer Interface Registers and itself.

Direct Memory Access (DMA) The Model 3040 Systems utilize the direct memory access facility of the minicomputer. This is a direct line between the minicomputer's memory and the disk system. The disk controller steals memory cycles from the computer and transfers data between the memory and the disk controller. This eliminates the need for the CPU to watch over the entire operation.

Disk Formatting Program A program that initializes the disk pack. One of its functions is to write the block address word at the beginning of each sector.

Double Buffering

Double Buffering is providing two registers to act as links between the computer and the disk controller. One can be transferring data to/from the disk drive while the other is transferring data from/to the computer. This allows the computer more flexible timing requirements in picking up data from the disk.

Interrupt Generation An interrupt is generated whenever interrupts are enabled, (the interrupt enable bit in the Control and Error Register is set) and one of two conditions is present. The two conditions are: the done flag in the Control and Error Register or Status Register is set and it is the end of a data transfer operation; or the done flag in the Control and Error Register or Status Register is set, and it is the completion of and overlap seek with no data transfer operation in progress.

Latency

The time spent waiting for the disk to rotate beneath the read/write head until the head is positioned at a spot to begin transferring the data.

Overlap Seek

The process of having one or more drives on three of the controllers ports executing seek operations while the fourth port is performing a read or write operation.

Read/Seek

Combining the head-positioning seek operation with the data-acquiring read operation reduces the number of instructions required for a data transfer. The CPU can start the transfer operation and then ignore the process until it is completed.

Sector Number

A number which refers to the sector in a disk where a disk operation will take place.

Seek Address Register This register contains the information needed by the controller to execute a seek operation: the port number and the cylinder to which the drive is to seek.

Seek Status Register A register that contains information pertaining to possible errors while attempting to complete a seek operation. The register is broken into four parts, one for each port of the controller. Each port contains three bits corresponding to three possible error conditions.

Track Number

A number which refers to the track on a disk where a disk operation will take place. The track number is contained in block number (when a block addressing scheme is used) and may be found by either extracting a specific field from the block number of using a divide network

on the block number.

Word Count

The number of data words to be transferred in a disk operation.

Word Count/Current Address Sequence The word count/current address approach to data transfer enables the transfer of large blocks of data with just a single sequence of I/O instructions. Such large transfers are performed using this approach without tying up the computer while the data transfer operations are taking place. This sequence is initiated with a single computer instruction that passes a CPU memory location to the disk controller. That location is the first of two CPU memory locations that contain the word count and current address parameters respectively.

Word Count Register A register in the disk controller that stores the number of words remaining to be transferred during a disk operation. It is updated as the transfer of each word takes place.

Write Protection

Any sector on a disk may be write-protected by having a write-protect indicator set in its Block Address Word by a special disk formatting program. Any write operation attempted on this sector will result in a write lockout error and the write operation will be terminated.

Write/Seek

Combining the head-positioning seek operation with the data-writing write operation reduces the number of instructions required for a data transfer. The CPU can start the transfer operation and then ignore the process until it is completed.

INDEX

<u>A</u>									
Addressing, Disk Address Verification Arithmetic Check Register					 			2-5,	
<u>B</u>									
Bad Sector Indication Block Address Register Block Address Word Block Address Word & Sector W Block Number	 Vrite	· · e Pro	· · tect	ion	 •	 	 	3-5, 3-9, 3-30 G-1	
Buffering, Double Buffer Interface Register									G-2
<u>.</u>									
Checkout, Operations Control and Error Register . Control and Error Register Te Control and Status Registers Control Codes, Diagnostic Control Codes, Format Loop .	ests		• • •	· · · · · · · · · · · · · · · · · · ·	 •	 	 	3-1, 4-9, 3-26 4-8 4-7	G-2 5-4
Control Switchs (Load/Run Switchs (Load/Run Switchs Controller Device Code Controller Operations			• •	· · · · · · · · · · · · · · · · · · ·	 •	 •	 •	4-7 3-24 4-9	
Current Address Register Cyclic Redundancy Check Word Cylinder Number					 			3-9,	G-2 3-10, G-3
<u>D</u>									
Data Shift Register Data Transfer Monitoring Data Transfer Operation Data Transfer Specification. Diagnostic Control Codes Diagnostic Operation/Typeout Diagnostic Program Operation Direct Memory Access Disk Addressing Disk Cartridge Handling and Stock Configuration Specificat Disk Formatting Disk Formatting Control Disk Formatting Program Disk Operation Tests	Cont	trols.		· · · · · · · · · · · · · · · · · · ·				3-28 2-2 4-8 4-8 4-8 G-3 2-2 A-5 4-4 3-29 4-7 G-4	G-3

Disk Sector Forma Disk Test Specifi Double Buffering	cation	Code																	4-5,4	-6 G-4
<u>E</u>																				
Error and Control Error Checking . Error Numbers Errors and Tests			•	•	•	•		•		•	•	•	•		•	•			2-7 5-1	
<u>F</u>																				
Fixed-Head Disk S Fixed-Head Disk S Format Loop Contr Format Test Formatting Disk C	ystem S ol Code 	peci s	fic	ati • •	on •	•	•	•	•	•	•	•	•		•	•		•	2-3 4-7 4-10,	
<u>I</u>																				
Indicator Lights Input Instruction Instruction Set. Instruction Timin Interrupt Generat Interrupt Test .	s g ion		•	· ·	•		•	•					•		•	•		•	3-23 3-17 2-10 2-10,	G-4 5-4
<u>L</u>																				
Latency Load-Run Switch. Logical Address I	 nterloc	 k & (Ove	 rla	р S	See	· ek	Te	est	•			•	•	•	•	•	•	G-5 A-2 4-10,	5-5
M																				
Master Clear Movable-Head Disk Moving-Head Disk Multiple Block Da Multiple Sector W	Specifi ta Test	catio 	ons •		•		•	•		•	•	•			•				∠-3 4-12	3-9A
<u>0</u>																				
One Word Write/Re Operating Precaut Output Instructio Overhead Overlap Seek Overlap Seeking. Overlap Seek and	ions ns	• •	•		•	•	•	•		•	•	•	•		•	•			3-9, G-4	3-10

<u>P</u>
Post Transfer Status Information
<u>R</u>
Random Seek Test
<u>S</u>
Sector Address Register 3-8½ Sector Counter 3-8 Sector Number G-5 Sector Write and Block Address Word Protection 3-30 Seek Address Register 3-5, G-5 Seek All Blocks Tests 4-11, 5-20 Seek Status and the Overlap Seek Register 3-24 Seek Status Register 3-4, G-5 Single Block Data Test 4-12 Single Block Write/Read Test 5-22 Speical Format Test 4-11 Status and Control Registers 3-26 Switches A-1
Tests and Errors Table
<u>v</u>
Verification, Address
<u>M</u>
Word Count

(

WARRANTY STATEMENT

System Industries, Inc. (the "Company") warrants that its products are free from defects in material and workmanship and meet performance specifications, provided, however, that: (a) the Company's liability under this warranty is limited to repairing or replacing, at its option, any product delivered hereunder not conforming to this warranty; (b) this warranty is limited to a period of one (1) year, commencing with the date of shipment of the product; (c) minor deviations from specifications which do not affect performance are excluded from this warranty; and (d) the Company shall be liable under this warranty only if (i) it is promptly notified in writing by Buyer upon discovery of the failure of any product to conform to this warranty, (ii) the product is returned to the Company, transportation charges prepaid by Buyer, (iii) the product is received by the Company not later than ten (10) days after the last day of the one year period of this warranty and (iv) the Company's examination of the product discloses to Company's reasonable satisfaction that such defects or failures as may exist have not been caused by misuse, neglect, improper installation, repair, alteration or accident. Company will pay return freight to Buyer on any products serviced hereunder at Company's plant; but Company may, at its option, elect to perform any repairs required hereunder at Buyer's place of business. The foregoing constitutes Company's entire warranty, expressed, implied and/or statutory (except as to title), and states the full extent of Company's liability to Buyer or to any other party for any breach of such warranty and for damages, whether direct, special, incidental or consequential; and, OTHER THAN AS EXPRESSLY PROVIDED IN THIS DOCUMENT, NO WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR OF FITNESS FOR A PARTICULAR PURPOSE, ARE MADE. NO EMPLOYEE, REPRESEN-TATIVE OR AGENT OF COMPANY HAS ANY AUTHORITY, EXPRESSED OR IMPLIED, TO ALTER OR TO SUPPLEMENT, THE TERMS OF THIS WARRANTY.



		\	
	•		
·	·		

To receive Customer Bulletins, fill out this form completely, fold, affix postage, and mail to System Industries.

Company Name

Name of Contact Person

Title

Phone Number Area Code Number Ext.

Company Address

SI Controller Model No.

Controller Serial No.

Drive Model No.(s)

Drive Serial No.(s)

Computer System

System Operating Software

Controller Purchased From

Drive(s) Purchased From

Comments

System Industries offers a wide variety of After Sales Services. For information on any of these services check the appropriate box below:

Training Service Contracts Spares Factory Repair

Fold

Place Stamp Here

System Industries
Customer Service Dept.
525 Oakmead Parkway
P.O. Box 9025
Sunnyvale, CA 94086

Fold



European Offices:

SI Computer Systems, Inc. Guildford Road Woking, Surrey England GU22 7HB

Phone: (04862) 5077 Telev. 850124

System Industries (Deutschland) GmbH AM Forsthaus Gravenbruch 9-11 D. 6078 Neu Isenburg, 2, West Germany

Phone: 6102-5464 Telex: 417606

System Industries, Inc. Grev Magnigatan 5, S114 55 Stockholm Sweden

Phone: 08/63 62 74 Telex: 12697