NOTES ON SA-10 INSTALLATION

- 1. Check carefully that no physical damage has occurred.
- 2. Check that 11 plugs into the wire-wrap panel are properly seated. Insert the clock crystal plug in 1833 -- see attached sketch.
- Check for shorts across outputs of both power supplies: on any DEC connector, pin A2 is +5v, pin B2 is -6.5v, pin C2 is ground. Normally, the +5V will measure about 5 ohms to ground, the -6.5V about 40 ohms.
- Apply power to unit. If power plug is of the wrong type, power cord coding is: Green, frame ground; White, neutral; Black, hot.
- Turn on circuit breaker on rear door and check for +5V and -6.5V 5. at DEC rack.
- Turn off and unplug unit before cabling to CPU. CPU power should 6. also be off.
- 7. I/O and memory bus connections are as follows:

Mem. Cable 2 (data bits) IN AB5=6

Mem. Cable 2 OUT AB7-8

AB13-14 Mem. Cable 1 (address and control) OUT

AB15-16 Mem. Cable 1 IN

AB21-22 I/O Cable 2 (control) IN AB23-24 I/O Cable 2 OUT

AB29-30 I/O Caple 1 (data bits) OUT

AB31-32 I/O Caple 1 IN

Note that the relative positions of the caples 1 and 2 are opposite to that on most DEC devices. IN and OUT designations are arbitrary and may be swapped if desired for better cable routing. If the SA-10 is at either end of the KI-10 I/O bus, -15 volt power is not available for the terminators in the SA-10 and should be taken from a nearby device. Most configurations will work if the terminator tabs are connected together but not to a power source.

If an MX-10 multiplexor is used on the SA-10 memory port, remove the w990 from A19 and replace with the multiplexor control cable. The W990 is not interchangable with the one in DF-10s. If the SA-10 is not at the end of the multiplexor bus, remove the G703s from slots AB5, AB6, AB15 and AB16 and replace with cables to the next device.

- 9. The frame of the SA-10 should be grounded in the same manner as any PDP-10 I/O device.
- 9. The memory port should be set to receive the request on "immediate" if the SA-10 is set up for KA10 bus; otherwise on "fast".

- 10. Set the base address to the desired value with the DIP switch on the wire-wrap panel. Switches 1 through 7 correspond to bits 25 through 31 respectively. Pressing the top of the switch, labelled "off", corresponds to a 1.
- 11. Power up the system including the SA-10 and read in the properly configured diagnostic. Start the program at BEG. It should loop until manual stopped. If it stops at ERROR 3, the SA-10 is probably inaccessible. Check I/O cabling and power. CONI 2T4 should give a one in bit 17 if the unit is properly connected. An ERROR 8 stop probably indicates inaccessibility to memory. An ERROR 10 stop is probably a memory cable or port problem. Other errors are likely to be SA-10 faults.
- 12. If less than 256K of memory is available, open location ADRHI with DDT and type in the highest available address. Start the program at CMT. This should also loop until manually stopped, counting through all available memory addresses. If it returns to DDT or prints an error message, check memory cabling and port.
- 13. Connect the controllers to the SA-10. Each BUS or TAG cable has a black end and a gray (or brown) end. The black end plugs into the SA-10 and the gray end into the "IN" connector. The terminators supplied with the SA-10 plug into the "OUT" connectors. Note that a black connector always mates with a gray connector.
- 14. The SA-10 does not support the EPO cable, so a jumper must be installed at the controller to permit it to power up. A ground connection to the controller frame should also be made.
- .5. The controller address should be set to the desired value, which must agree with the assignment in the diagnostic.
- 16. If a tape controller is to be tested, skip to step 20.
- 17. Mount formatted scratch packs on drives to be tested, leaving others stopped. If no formatted packs are available, use virgin packs and proceed with step 18 until a "No Record Found" error is obtained, then format the packs (step 19) and return to step 18.
- 18. Start the program at DSKT. It will print the size of memory, list the drives off-line, and then start read/write testing. If all drives are listed as off-line, note whether there is a noticeable delay before the off-line message prints out. If so, the selection path is not continuous. Perhaps the BUS and TAG cables are swapped or the wrong channel is being used. If the off-line message comes quickly, there is a select error; check the controller address and make sure that it is enabled to the proper channel. If one or more drives are found online, they will be run and errors printed as encountered. Summaries are printed every 15 minutes. If no errors other than correctable data check are found for one hour, the subsystem should be usable on-line.
- 9. To format a pack, set the desired drive to unit 0. With DDT,

set location FMTM as desired: 0= write data records only,

1 = write record zero and data records, -1 = write home ad
dress, record zero and data records. Start the program at FMT.

Either "Formatter Done" or "Error" will be printed. On error

the sense bytes should give a clue to the trouble. The progress
can be monitored by setting the address switches to 5 and turning
on exec paging, which will set the current CCHH in the memory
indicators.

- 20. Make sure the tape control is set for 24 sense bytes.
- 21. Ready a scratch tape (ring in) on the drive to be tested. If not drive 0, open location TDEV with DDT and type in the con-troller and drive address.
- 22. Start the program at QTT. If all is well the program will write, backspace and read all the way down the tape, printing a summary at the end. Any errors found will also be printed. Five passes with nothing but a few errors should indicate readiness for on-line operation. If the program hangs in a loop, check that the proper subchannel is being used and that the bus and tag cables are not interchanged. If a "Select Error" occurs, check that the proper channel is enabled and that the contents of TDEV agree with the controller address. If "Intervention Required" occurs, check that the drive address is correct, and that the drive is on-line and ready. On other errors, the sense bytes should provide a clue.

SAID NOTES

PEOPLE TO CONTACT STUART NELSON FRED WRIGHT ADP TON KURKOWSKI

16 × 512 MICROCODE

NEED TO KNOW DEVICE CODE & BASE ADDRESS

+5v FOR LOGIC -65v FOR LEVEL INVERTERS

BUS IN }8 BITS+P

HIGH RATE FEATURE USES DATA IN] INSTEAD OF SERVICE IN SERVICE OUT

BASE ADDRESS IS WHERE A CHAMMEL GOES IN PHYSICAL HEMORY TO FETCH THE INITIAL COMMAND

SAID IS STARTED BY SETTING "GO" BIT FOR A CHANNEL WITH A CONO!

WHEN FINISHED PROCESSING A COMMAND LIST THE SAID WILL STORE STATUS & WILL SET A FLAG (I PER CHANNEL) DATA CHAIN POINTS TO AN ARGUHENT

MORE DATA CHAIN WORDS


TO FOLLOW.

BASE ADDRESS SET WITH DIP SWITCHES
FOUR WORDS PER CHANNEL
1E. BASE ADD 7600
. 7600 "INITIAL COMMAND

760 - INITIAL COMMAND
761 - STATUS WD 1
762 - STATUS WD 2.
763 - N/U

STATUS WORDS STORED AT BASE ADDRESS + 4XCHAN # + 1 OR +2

FIFO DATA PATHS




BUS-OUT -- CBUS (LOW) DST-BUF-OP(LOW) LD-ADR-OP (LOW) WRT- REG-82L WRT-REG-BUL WRT-REG-B3L CR3 CR3 CR19 AY A3 A2 A1 Ap 000

PROM #20 1029


GROUND ADR-SEL -MEM GO B CR6 CR7	OECR(BZ) $OECR(BI)$ $ADR-CRY-CMPL(LOW)$ $ADR-CRY-ENB(LOW)$ $ADRSELI(BZ)(LOW)$ $ADRSELI(BZ)(LOW)$ $ADRSELO(BZ)(LOW)$	
A4 A3 A2 A1 AØ	F7 F6 F5 F4 F3 F2 F1 FØ	ADRIN MUX SEL
00000	00000000	3
00001	00000000	3
00010	00000000	3
00011	00000000	3
00100	00101111	0
00101	00101111	0
00110	00101111	0
00111	00101111	0
01000	00101111	0
01001	11001111	0
01010	000///00	2
01011	00010000	3
01100	00101111	0
01101	00010011	/
01110	00011100	2
01111	00010000	3
10000	00000000	
11111	00000000	

PROM #21 2A13


CR 9 CR 1 Ø CR 1 l	WRT-REG-BYR WRT-REG-B3R WRT-REG-B1R WRT-REG-B1R WRT-REG-B0R
AY A3 A2 A1 A6 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0	F7 F6 F5 F4 F3
AY A3 A2 A1 A6 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 1	F7 F6 F5 F4 F3 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00010
00010	00100
00011	00100
0 0 0 1 1 0 0 1 0 0 0 0 1 0 1 0 0 1 1 0 0 0 1 1 1	01000
00101	00000
00110	00000
00111	00000
01000	10000 0000 00010 00100 01000
01001	00001
01010	00010
01011	00100
01100	01000
0/(0/	00000
	. ↓
10100	00000
10101	1111
10100	00000
10100 10101 10110 10111	00010
. ↓	↓
11111	00000



CHANNEL BUSES



MEMORY DATA BUSES



(88)

(857)

GLOSSARY

The numbers refer to the drawing sheets.

ACVN	12 memory bus multiplayer (MV10) columnia	
ACKN ADDR13-35	memory ous mure threadt (MAIO) acknowld	egb€
MUUKIJ-JJ	3 latches hold A reg outputs stable whi	le
ADD CDI	they are being written	
ADR.CR4	9 XANC microinstruction with bit 4 true	
ADR.CR5	9 XANC microinstruction with bit 5 true	
ADR-CRY-CMPL	4 ADR carry complement (for decrementing	3)
ADR-CRY-ENB	4 ADR carry enable	-
ADR-HLT-SW	is address halt switch	
ADR-IGN-SW	15 address ignore switch	
ADRIN13-35	4 multiplexed input to the A registers	
. ADR-SEL	9 -CRO.CRI, XANC instruction	
ADRSELO-1	4 select source for ADRIN bus	
AS6-15	15 address select switches	
AS=IAR	15 IAR matches console address switches	
BADR25-31	4 switches control base address	
BRANCH	When true, low order bit of IAR is con	~~
	plemented	
BUF-BRANCH	buffer reference branch because data	
	transfer finished	
BUF-DUMMY	an attempt to take a FIFO cycle someho	
	inhibited)W
BUF-HANG	4.5	•
BUF-OP	W. C. COCC Hail alle 1 110 13 MANITABLE	•
BUS-OUT <cbus< td=""><td></td><td></td></cbus<>		
BUSY	9 destination is BUS OUT register	
BUSY-SY	10	
BY TE-MODE		
CBUS 0-7	The state of the s	
CBUS (BO-3		
CBUS < B4-5		•
CBUS (DEV		
CLEN .	The state of the s	
CLK(B1)	14 clock enable	
CLK(B1)-	14 14	
CLK(B2)	14	
CLK(B2)-	14	
CLK(B3)		
CLK(B4)	14	
CLKO	Clock gated with CLEN	
CLKTI	14	
CLR-MB-LT	/2 clear MB (left)	
CLR-MB-RT	/2 clear MB (right)	
CLR-STA-SO	g clear operation status bits, subchanne	1 0
CLR-STOP	14 clears STOP-RQ	
CLR-TAG-SO	9 clear subchannel tags, subchannel 0	
CON 27 - 32	13 10 BUS bits saved from last CONO	
CONDB	15 console condition flip-flop	
CONT(NO),(NC)	15 continue switch	

```
CONT
               14
                      continue after clock stop
            (7) 53
CR0-15
                      register where microinstructions are decoded
CRD0-15
                     and 128,3-state bus that is the input to CR
               53
CROBAR
               12
                      from power supply sequencer
CRY16
                 4
                      carry out of incrementor bit 16
CRY 20
                 4
                        11
                             **
CRY24
                                         11
                 4
                                                     24
CRY 28
                 4
                                         *
                                                     28
CRY32
                 4
                                                     32
DECR
                 4
                      controls incrementor to decrement
DE V-DONE
                     "DEV-DONE" signal gated from the appro-
                 10
                     priate subchannel
DEV-DONE-SY
                 10
DEV-MATCH
                     same device address in block multiplexor
               11
                     mode
DAIG16-35
                 5 and 6
                            20-bit diagnostic bus
DIAG-ON-BUS
               13
                     set one clock after RD-DIAG; gates 10 BUS
                     drivers
DIAG-SEL-A, B
               15
                     controls gating to DIAG bus
DIAG-SEL1-2
               15
                     controls gating to DIAG bus
DST-BUF-OP
                 9
                     destination is subchannel FIFO
DST = 7
                 9
                     Destination field = 7, referring to sub-
                     channel FIFO with byte halves swapped
EXT-FN
                9
                     -CR0.-CR1.-CR2.-CR3
EXT-SENSE
                     response from external mystery device
                 6
FIX-WC
               10
                     signal used to increment WC if final word
                     is not completely filled
FLG-WRT-RQ
               13
                     remembers CONO to set or reset flag
HIO
               13
                     +3 volts to panel 0
               12
HI1
                     +3 volts to panel 1
               12
H12
                     +3 volts to panel 2
HOLD-ADDR
               14
                     enable to A reg holding latch
IARE-15
            (7)53
                     Instruction Address Register, 4x10 RAM
IAR7-14
                     IAR inverters
IARB6-15
             (2)53
                     value of IAR for this instruction
IGN-SPLIT-BYTE 10
                     attempt to move split byte in byte mode is
                     treated as a no-on
INCR13-35
                     five 4-bit partial sums of A+1
INCR-WC
               jC.
                     automatic increment of word count
INTR
               13
                     PDP-10 interrupt--channel or memory error
               13
IOB < STAT
                     gates 10 BUS drivers
                41
10BUS 26-35
                     from 10 BUS receivers
10-DAT16-35
                 6
                     to 10 BUS drivers for CON1 or DATA1
               13
10-FLG-WRT
                     flag set or reset due to CONO--clocked ff
JAM-CR
                     CR is to be loaded from special source
                 11
              15
LC-SW-COND
                     light control switch
               15
LC-SW-MEM
LD-ADR
               9
                     signal used to load an A register
LD-ADRA-E
                4
                     controlled by LD-ADDR and preceeding carries
LD-ADR-OP
                 9
                     destination is an A register
LD-CR
               11
LD-|AR12-15
               11
```

```
LD-1AR6-7
                II
LD-IAR8-11
                11
LD-LR
                15
                      load the lights register
                      load MA from A reg--memory cycle
LD-MA
               12
LD-MB-LT
               12
                      load MB (left) from R reg--memory cycle
LD-MB-RT
               12
                      (right)
LD-MRB
                     MB to MRB at end of memory cycle
               12
                9
LD-STA-SO
                      load operation status bits, subchannel 0
                9
LD-TAG-SO
                      load subchannel tags, subchannel 0
LIT16-35
                      20 light drivers
               15
LITE-SELO-2
                      display selection switches
LOC
                      D.C. voltage from power sequencer to be con-
                 7
                      nected to PWR ON to bring power up
MA14-35
                      memory address register
MADR<MA
               12
                      gate address to memory
MB0-19
                 1
                     memory buffer register
MB20-35
                 2
                     memory buffer register
MBD32-35
                 2
                      data to be stored in bottom half-byte of
               12
MB<MBUS-LT
                     catch fetch data
               12
MB<MBUS-RT
                      (right)
MBP
                     parity bit for MB
MB-PAR-A
                     parity on MB0-11
                 1
MB-PAR-B
                 1
                     parity on MB12-23
MB-PAR-C
                 1
                     parity on MB24-35
MB-PAR-EV
                     MB (including MBP) has even parity
MBUS < MB-LT
               12
                     strobe pulse to level shifters, memory data
                     left half
               12
MBUS < MB-RT
                     strobe pulse to level shifters, memory data
                     right half, and control signals
MC-ADR-ACK
                12
                     Address Acknowledge from cable receiver
MC-ADR-ACK-IN
               12
                     latch remembers ADR-ACK
MC-ADRA
               12
                     ADR-ACK to this unit
MC-BUS-DONE
               12
                     done with memory bus
MC - BUSY
               12
                     memory interface busy--subsequent references
                     will hang
MC-CONTIN
               12
                     catches PDP-10 acknowledgement of SA-10A
                     memory error
MC-DONE-SYNC
               12
                     follows MC-BUS-DONE, clocked
MC-ENB
               12
                     MX10 says this is our memory cycle
               12
MC-ERROR
                     memory error: parity or NX-MEM
MC-FINISH
               12
                     signal which resets MC-BUSY
MC-NXN
               12
                     non-existent memory error
MC-PAR-ERR
               12
                     bad parity on a fetch
               12
MC-REQ-CYC
                     memory cycle request
MC-SET-DONE
               12
                     sets MC-BUS-DONE on write or NX-MEM
MC-WRRQ
                     marks memory cycle as a write
MC -WRT - DONE
              12
                     write done--forms trailing edge of pulses
                     to memory
MC-ZAP
               12
                     abort memory cycle
               12
MEM-GO
                     begin memory cycle
MEM-GO-A
              12
                     memory cycle very likely
```

MEM-GO-HANG MHZ10 10MH2	12	hang because memory interface busy =10Mhz
MHZ5 5MHZ	14.	=5Mhz
MPX-CLR	12 .	and the second s
MR60-19		abort signal to MX10 multiplexor
MRB20-35	1 2	memory read buffer RAMs
MRB-HANG		memory read buffer RAMs
MTR-OUT	11 13	hang due to fetch not yet compleye
111K-001	1)	metering out signal to device controllers.
		True if a CONI (to any device) has occur-
MU0-1	3	red in last 24 msec.
MOU I)	remember which channel started current
MU0(B1)	2	memory cycle
MU1(B1)	<i>3</i> 3	
MWATCH		mantia vivi
NXMS	3 12	marks memory cycle for console display
כויואא	/~	memory busy for 200 usec = non-existent
NVT-CCAO 1	. ~) ~ .	memory
	(7)53	govern which channel will execute next
OPR-GROUP	9	-CROCRI
PANIC	11	subchannel has received DISCONNECT
PI1-7	13	interrupt lines to PDP-10
P1A0-2	/3	10-BUS33-35 from last CONO: interrupt
000		channel
POR 3	00,12	power on reset from power supply sequencer
PWRON	12	signal to power sequencer for turn-on
RCBA0-2	9	address lines for those multiplexors
		which gate REG bits to the right half
2025	_	of CBUS
RCBE	9	REG CBUS enable to multiplexors
RD-DIAG	13	clock-synchronous DATAI
READ-OK	10	word count not yet reached on this channel
READ-OK-SY	10	
READS-DONE	10	word count not yet reached
REG 0-19	1	outputs of R reg RAMs
REG20-35	2	outputs of R reg RAMs
REG36-39	2	outputs of TDS RAMs
REG <cbus< td=""><td>9</td><td>everything but a 36-bit wide source</td></cbus<>	9	everything but a 36-bit wide source
REG <mrb< td=""><td>9</td><td>source field is 1101</td></mrb<>	9	source field is 1101
REM	12	signal to power sequencer for remote
25.44		turn-on
REON	12	memory bus multiplexor (MX10) request
RESET	13	
ROMEH	8	enable line for high-addressed half of
		PROM array
ROMEL	8	enable line for low-addressed half of
	_*	PROM array
RST	13	POR + IO-RESET
RSTA	13	condition for complete SA-10A reset
RST-SYNC	13	governs reset of RESET
SO-ADR-OUT	20	ADDRESS OUT
SO-BOR CBUS	21	transfer CBUS to BUS OUT register
SO-BUF-CYC-R	LQ 21	flip-flop set by SERVICE IN or DATA IN

0

SO-BUF-EMP 21 subchannel FIFO is empty SO-BUF-ENB 20 buffer enabled, a subchannel tag SO-BUF-HLT 21 buffer halt--device done or no more data SO-BUFRO-7 19 subchannel buffer outputs S0-BUFW0-7 19 subchannel buffer inputs SO-BUS-IN eight bits plus parity from control unit 18 SO-BUS-IN-PERR 21 bad parity from control unit eight-bit bus in subchannel onto which SO-BUSIN-MUX 18.19 may be gated tags or status SO-BUS-OUT 20 eight bits plus parity to control unit SO-BUSY 13 subchannel O BUSY (or GO) flag SO-BYTEM 21 BYTE MODE--subchannel status bit SO-CB-DEV+BUF 21 gate device or buffer to CBUS SO-CB-TAG+STA 21 gate tags or status to CBUS SO-CBUS CDEV 21 gate device BUS IN TO CBUS SO-CLK 21 SO-CLKA 21 SO-CMD-OUT COMMAND OUT 20 SJ-CTRL-ERR 21 subchannel status bit SC-DEV-BUF-AVL2/ FIFO available to device SO-DEV-BUF-CYC 2/ device buffer cycle SO-DEV-DONE 21 branch condition from subchannel: Status in or not Operational in SO-DEV-LST 21 the last buffer cycle was taken for the device end 18 DISCONNECT IN from control unit SO-DSC-IN SG-DSI-ACK 21 true for one clock after SO-DEV-BUF-CYC SO-DTA-IN 18 DATA IN from control unit (High-Speed Transfer Feature) SO-DTA-OUT 20 DATA OUT to control unit (response to DATA IN) SO-DTA-OUT-A 21 SO-ENB-BUS-IN 21 enable BUS IN through receivers SO-ENB-STA 21 enable status bits through multiplexor SO-HLD-OUT 20 HOLD OUT SO-INT-EN 13 subchannel O interrupt enable flag SO-INT-STAO-1 21 subchannel status bits 20 SO-OPL-OUT OPERATIONAL OUT SO-PANIC 21 control unit is bewildered--causes jump to microcode 0004 19 SO-PAR-EV even parity on data byte SO-PROG-INT 21 subchannel status bit SO-PTRS-EQ 19 the FIFO is either full or empty if the pointers are equal SC-SCB<CBUS 21 gate CBUS to buffer 21 SCA register pointing to channel O SO-SEL 21 SO-SEL-ERR subchannel status bit SC-SEL-OUT 20 SELECT OUT SO-SRV-IN 18 SERVICE IN from control unit SO-SRV-OUT 20 SERVICE OUT to control unit--response to SERVICE IN SO-SRV-OUT-A 21

```
SO-STA-FLG
                13
                      subchannel O status flam
 SO-STA-IN
                18.
                      STATUS IN
 SO-STA-RO
                13
                       subchannel O status request flag
 SO-SUP-OUT
                20
                      SUPRESS OUT
                      channel select switch
 SO-SW
                15.
 SO-UC-BUF-AVL 21
                      FIFO available to microcode
 SO-UC-BUF-CYC 2/
                      microcode buffer cycle
                      microcode write buffer cycle
 SO-UC-W-BUF-CYC 21
                      WRITE (data to device), a subchannel tag
 SO-WRT
                20
    ***Preceeding signals are specific to subchannel 0.
***generalize to subchannel n, add 2n to page number.
SAO-CONO-CLR
               13
                      first pulse of a CONO
SAG-DATAO-CLR /3
                      first pulse of a DATAO
SAG-SEL
                      PDP-10 selects SA-10 on 1/0 bus
                i3
SCAO,1
             (7)53
                      subchannel active
SCAG(B1)
             (7)53
SCC0-2
              (7)53
                      major cycle counter
                13
SCH-RST
                      subchanne reset, clocked
                13
SCH-RST-CLR
                      jams a GOTO into CR
                13
                      remembers subchannel reset CONO
SCH-RST-RQ
SCOPE-SYNC
                15
SC-SEL-SW
                10
                      NXT lines match a switch-selected channel
SEL-R3
                      CR2.CR3
SRC-BUF-OP
                  9
                      source field is 1110 (FIFO)
                      source field is 1111 (FIFO with byte
SRC-BUF-OP1
                  9
                      halves swapped)
'STA-FLG
                  10
STA-FLG-SY
                  10
STA-RQ
                  10
STA-RQ-SY
                  10
STATUS-INT
                13
                      PDP-10 interrupt from channel
STOP-RQ
                14
                      stop request from CONO
SW-COND
                15
                      console switch conditions met
SW-STOP
                15
                      clock stop for console switches
                      byte halves of CBUS are to be swapped as
SWAP
                  9
                      they are gated to XBUS
                11
TIMER
                      12.2 usec waveform
                10
UC-BUF-AVL
                      subchannel FIFO available to microcode
                10
                      microcode buffer cycle
UC-BUF-CYC
UC-FLG-WRT
                9
                      -CRO.-CR1.-CR2.CR3
UCLK
               14
                      ungated clock
                3
13
MC-OC
                      MSB of ADDR used to signify WC negative
WRT-FLGS-A
                      write BUSY and STATUS REQUEST flags
WRT-FLGS-B
                13
                      write STATUS and INTERRUPT ENABLE flags
WRT-REG-BOL-BAL 9
                      write pulses to R register destination
                      bytes 0-4, left four bits
WRT-REG-BOR-B4R 9
                      write pulses to R register destination
                      bytes 0-4, right four bits
XBUS 0-7
                 5
                      eight bit data path equal either to CBUS,
                      or to CBUS with right and left halves
                      swapped
```

```
A short list of SA-10 commands:
         basic channel test for subchannel #
#A
##,#B
         write or update BAT blocks on subchannel #
                  (will ask for more information) (UWF(##)=-1)
        check disk drives on subchannel # control unit ## (read only test)
**, *C
                  (default control unit device code = 300)
##,#D
        disk test for drives on subchannel # control unit ##
                 (default control unit device code = 300)
(UWP=0 maintenance cyl only UWP=-1 all cyl)
                  (writes on packs)
         set right half of "switches" (if zero don't exit on error)
‡E
                  1=suppress error typeout
2=ring bell instead of error typeout
4=enter DDT on error
       (default) 10=stop test, return to command scanner if error
***, **, *F format drive ** on subchannel * (UWF(**) must be -1)
                 ###=mode for FMTM
                   O=normal mode
                   1=write RO
                    2=write RO and HA
                  if pack was previously an RPO6 pack use mode=2
##,#Gsinsle cylinder seek routine on drive ##, channel #
Н
         print this text
#I
         zero to set flas to run interference chan pros durins disk & tape test
                 (zero is normal case)
         select channel and units to be made available for testing.
          (option: ##,#J - ##=unit, #=channel (null=0))
         seek test for disk drives on subchannel # control unit ##
                  (doesn't write on packs)
         set left half of "switches" (cause STATIC to loop on err # routine)
#L
                 (octal test number)
#M
         memory test using subchannel
         loop selecting device ## on subchannel #
ŧ₽
         line printer test for subchannel #
n
         report SA-10 crystal frequency
#R
         print internal registers for subchannel #
S
         static test. internal test of SA-10 (old BEG)
        quick tape test for drive ## on subchannel #
         set "use whole pack" state to ## for drive # (0=maint cyls only)
                  (## not specified means -1)
         verify disk surfaces on drives on subchannel ‡ (UWP must be -1 for all drives to be tested)
##.##U
                 (writes on packs)
W
        report controller configuration
Х
        exit to EDDT
        fast reliability test for disk drives on subchannel # control unit ##
                 (writes on packs)
##,#Z
        read and reset error counters for device ## on subchannel #
```