



This manual supports the following TEKTRONIX products:

8550 Options	Products	8560 Options	Products
1V	8300B26	1L	8560B17

This manual supports a software module that is compatible with the following software modules:

- TEKTRONIX B Series Assembler Version 1 (8550)
- TEKTRONIX B Series Linker Version 1 (8550)
- TEKTRONIX B Series LibGen Version 1 (8550)
- TEKTRONIX B Series Assembler Version 1 (8560)
- TEKTRONIX B Series Linker Version 1 (8560)
- TEKTRONIX B Series LibGen Version 1 (8560)

These modules are compatible with:

- DOS/50 Version 2 (8550)
- TNIX Version 1 (8560)

PLEASE CHECK FOR CHANGE INFORMATION AT THE REAR OF THIS MANUAL.

8500
MODULAR MDL SERIES
68000
ASSEMBLER SPECIFICS
USERS MANUAL
for B Series Assembler

Tektronix, Inc.
P.O. Box 500
Beaverton, Oregon 97077

Serial Number _____

LIMITED RIGHTS LEGEND

Software License No. _____

Contractor: Tektronix, Inc.

Explanation of Limited Rights Data Identification Method

Used: Entire document subject to limited rights.

Those portions of this technical data indicated as limited rights data shall not, without the written permission of the above Tektronix, be either (a) used, released or disclosed in whole or in part outside the Customer, (b) used in whole or in part by the Customer for manufacture or, in the case of computer software documentation, for preparing the same or similar computer software, or (c) used by a party other than the Customer, except for: (i) emergency repair or overhaul work only, by or for the Customer, where the item or process concerned is not otherwise reasonably available to enable timely performance of the work, provided that the release or disclosure hereof outside the Customer shall be made subject to a prohibition against further use, release or disclosure; or (ii) release to a foreign government, as the interest of the United States may require, only for information or evaluation within such government or for emergency repair or overhaul work by or for such government under the conditions of (i) above. This legend, together with the indications of the portions of this data which are subject to such limitations shall be included on any reproduction hereof which includes any part of the portions subject to such limitations.

RESTRICTED RIGHTS IN SOFTWARE

The software described in this document is licensed software and subject to **restricted rights**. The software may be used with the computer for which or with which it was acquired. The software may be used with a backup computer if the computer for which or with which it was acquired is inoperative. The software may be copied for archive or backup purposes. The software may be modified or combined with other software, subject to the provision that those portions of the derivative software incorporating restricted rights software are subject to the same restricted rights.

Copyright © 1982 Tektronix, Inc. All rights reserved. Contents of this publication may not be reproduced in any form without the written permission of Tektronix, Inc.

Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign patents and/or pending patents.

TEKTRONIX, TEK, SCOPE-MOBILE, and  are registered trademarks of Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.

Printed in U.S.A. Specification and price change privileges are reserved.

Section 9C

8500 SERIES B 68000 ASSEMBLER SPECIFICS

	Page
Introduction	9C-1
68000 Architecture	9C-1
Registers	9C-1
Status Register	9C-2
Addressing	9C-3
Addressing Modes	9C-4
Register Direct Mode	9C-4
Data Register Direct	9C-4
Address Register Direct	9C-4
Memory Address Mode	9C-5
Address Register Indirect	9C-5
Address Register Indirect with Postincrement	9C-5
Address Register Indirect with Predecrement	9C-5
Address Register Indirect with Displacement	9C-5
Address Register Indirect with Index	9C-5
Special Address Modes	9C-6
Absolute Short Address	9C-6
Absolute Long Address	9C-6
Relative	9C-6
Relative with Index	9C-7
Immediate Data	9C-7
Condition Codes or Status Register	9C-7
Specifying Addressing Modes	9C-7
Address, Quick, and Immediate Forms	9C-8
Summary of Addressing Modes	9C-8
Notational Conventions	9C-10
Summary of Instructions	9C-12
Data Movement Instructions	9C-12
Integer Arithmetic Instructions	9C-13
Logical Instructions	9C-16
Shift and Rotate Instructions	9C-17
Bit Manipulation Instructions	9C-19
Binary Coded Decimal Instructions	9C-19
Program Control Instructions	9C-20
Unconditional	9C-20
Conditional	9C-20
Returns	9C-25

	Page
System Control Instructions	9C-25
Privileged (Supervisor State Only)	9C-25
Trap Generating	9C-26
Status Register	9C-27
Reserved Words	9C-28
68000 Mnemonics	9C-28
68000 Register Names	9C-29
TEKTRONIX Assembler Directives, Options, and Operators	9C-29
TEKTRONIX Special Assembler Directives	9C-29
Page Size	9C-29
Default Relocation Type	9C-30
Error Messages	9C-30
Irregularities	9C-31
Series A 68000 Assembler—Series B 68000 Assembler Differences	9C-31

TABLES

Table No.		Page
9C-1	Special Assembler Directives	9C-8
9C-2	Classes of Effective Addressing Modes	9C-9
9C-3	Series A 68000 Assembler—Series B 68000 Assembler Differences	9C-31

ILLUSTRATIONS

Fig. No.		
9C-1	68000 registers	9C-2
9C-2	68000 status register	9C-3
9C-3	Single effective address instruction format	9C-4

68000 INSTRUCTION SUMMARY

	Page
ABCD—Add binary coded decimal with extend	9C-19
ADD—Add	9C-13
ADDA—Add address	9C-13
ADDI—Add immediate	9C-13
ADDQ—Add quick	9C-13
ADDX—Add with extend bit	9C-13
AND—Logical AND	9C-16
ANDI—Logical AND immediate with condition code register	9C-16
ANDI—Logical AND status register	9C-25
ANDI—Logical AND condition codes	9C-27
ASL—Arithmetic shift left	9C-17
ASR—Arithmetic shift right	9C-17
BCC—Branch if carry clear	9C-20
BCHG—Test bit and change	9C-19
BCLR—Test bit and clear	9C-19
BCS—Branch if carry set	9C-20
BEQ—Branch if equal	9C-20
BGE—Branch if greater or equal	9C-20
BGT—Branch if greater	9C-20
BHI—Branch if high	9C-21
BLE—Branch if less or equal	9C-21
BLS—Branch if low or same	9C-21
BLT—Branch if less	9C-21
BMI—Branch if minus	9C-21
BNE—Branch if not equal	9C-21
BPL—Branch if plus	9C-21
BRA—Branch	9C-20
BSET—Test bit and set	9C-19
BSR—Branch to subroutine	9C-20
BTST—Test bit	9C-19
BVC—Branch if no overflow	9C-21
BVS—Branch if overflow	9C-21
CHK—Check register against bounds	9C-26
CLR—Clear	9C-14
CMP—Compare	9C-14
CMPA—Compare address	9C-14
CMPI—Compare immediate	9C-14
CMPM—Compare memory	9C-14
DBCC—Unless carry clear, decrement and branch	9C-22
DBCS—Unless carry set, decrement and branch	9C-22
DBEQ—Unless equal, decrement and branch	9C-22
DBF—Decrement and branch	9C-22
DBGE—Unless greater or equal, decrement and branch	9C-22
DBGT—Unless greater, decrement and branch	9C-22

	Page
DBHI—Unless high, decrement and branch	9C-22
DBLE—Unless less or equal, decrement and branch	9C-22
DBLS—Unless low or same, decrement and branch	9C-22
DBLT—Unless less, decrement and branch	9C-23
DBMI—Unless minus, decrement and branch	9C-23
DBNE—Unless not equal, decrement and branch	9C-23
DBPL—Unless plus, decrement and branch	9C-23
DBRA—Decrement and branch	9C-23
DBT—No operation	9C-23
DBVC—Unless no overflow, decrement and branch	9C-23
DBVS—Unless overflow, decrement and branch	9C-23
DIVS—Signed divide	9C-14
DIVU—Unsigned divide	9C-14
EOR—Logical exclusive-OR	9C-16
EORI—Logical exclusive-OR immediate	9C-16
EORI—Logical exclusive-OR status register	9C-25
EORI—Logical exclusive-OR immediate with condition code register	9C-27
EXG—Exchange registers	9C-12
EXT—Sign extend	9C-14
JMP—Jump	9C-20
JSR—Jump to subroutine	9C-20
LEA—Load effective address	9C-12
LINK—Link and allocate	9C-12
LSL—Logical shift left	9C-17
LSR—Logical shift right	9C-17
MOVE—Move data	9C-12
MOVE—Move data to status register	9C-26
MOVE—Move byte to condition code register	9C-27
MOVE—Move data from status register	9C-27
MOVE—Move data to/from user stack pointer	9C-26
MOVEA—Move address	9C-12
MOVEM—Move multiple registers	9C-12
MOVEP—Move peripheral data	9C-12
MOVEQ—Move quick	9C-12
MULS—Signed multiply	9C-14
MULU—Unsigned multiply	9C-14
NBCD—Negate binary coded decimal with extend	9C-19
NEG—Negate	9C-14
NEGX—Negate with extend	9C-15
NOP—No operation	9C-20
NOT—One's complement	9C-16
OR—Logical OR	9C-16
ORI—Logical OR immediate	9C-17
ORI—Logical OR status register	9C-26
ORI—Logical OR condition code register	9C-27
PEA—Push effective address onto stack	9C-13

	Page
RESET—Reset external devices	9C-26
ROL—Rotate left without extend	9C-18
ROR—Rotate right without extend	9C-18
ROXL—Rotate left with extend	9C-18
ROXR—Rotate right with extend	9C-18
RTE—Return from exception	9C-26
RTR—Return from trap and restore condition codes	9C-25
RTS—Return from subroutine	9C-25
SBCD—Subtract binary coded decimal extend	9C-19
SCC—Set if carry clear	9C-23
SCS—Set if carry set	9C-23
SEQ—Set if equal	9C-24
SF—Set to 1's	9C-24
SGE—Set if greater or equal	9C-24
SGT—Set if greater	9C-24
SHI—Set if high	9C-24
SLE—Set if less	9C-24
SLS—Set if low or same	9C-24
SLT—Set if less	9C-24
SMI—Set if minus	9C-24
SNE—Set if not equal	9C-25
SPL—Set if plus	9C-25
ST—Set to 0	9C-25
SVC—Set if no overflow	9C-25
SVS—Set if overflow	9C-25
STOP—Load status register and stop	9C-26
SUB—Subtract data	9C-15
SUBA—Subtract address	9C-15
SUBI—Subtract immediate	9C-15
SUBQ—Subtract quick	9C-15
SUBX—Subtract with extend	9C-15
SWAP—Swap data register halves	9C-13
TAS—Test and set operand	9C-15
TRAP—Trap: initiate exception processing	9C-26
TRAPV—Trap on overflow	9C-26
TST—Test operand	9C-15
UNLK—Unlink: push top of stack	9C-13

Section 9C

8500 SERIES B 68000 ASSEMBLER SPECIFICS

INTRODUCTION

This section is designed to be inserted into Section 9 of the 8500 Series B Assembler Users Manual and describes the TEKTRONIX 8500 Series B 68000 Assembler. In this section you will find summaries of the registers, control and status bits, addressing modes, and the supported instruction set, along with the statement syntax accepted by the assembler. (Differences between the Tektronix assembler and the Motorola assembler are discussed under the heading "Irregularities", later in this section.) For more information about the processor and its specifications, refer to the manufacturer's literature.

68000 ARCHITECTURE

The 68000 is a 32-bit microprocessor that has seventeen 32-bit registers, a 32-bit program counter, and a 16-bit status register, as shown in Fig. 9C-1.

Registers

The eight **data registers** (D0, D1, D2, D3, D4, D5, D6, D7) are used for bit, byte (8-bit), word (16-bit), and long word (32-bit) data operations.

The seven **address registers** (A0, A1, A2, A3, A4, A5, A6) are used for word or long word address operations. Any one of the address registers may be used as a stack pointer with the register indirect postincrement/predecrement addressing mode. (See the discussion of Addressing Modes later in this section.)

The **system stack pointer** is address register A7. The system stack fills from high to low memory. The active stack pointer is either the User Stack Pointer (USP) or the Supervisor Stack Pointer (SSP), depending on the S bit in the status register. S bit low selects USP; S bit high selects SSP. Certain instructions (known as privileged instructions) are available only in the supervisor state.

Any one of the registers (data or address) may be used as an index register. (See the discussion of Addressing Modes later in this section: address register indirect with index and relative with index.)




Fig. 9C-1. 68000 registers.

Status Register

The 16-bit status register consists of a system byte (most significant byte) and a user byte (least significant byte). See Fig. 9C-2. The system byte contains a trace mode indicator, a supervisor state indicator, and a 3-bit interrupt mask. A selected set of "privileged" instructions may reference the system byte.

The **user byte** contains five condition flag bits: extend (X), negative (N), zero (Z), overflow (V), and carry (C). These flag bits reflect certain processor states resulting from arithmetic and logical operations.




Fig. 9C-2. 68000 status register.

ADDRESSING

The 68000 assembler supports byte (8-bit), word (16-bit), and long word (32-bit) addressing. A byte is the minimal addressable element in memory. A **word** in memory spans two bytes. The most significant byte must have an even address. The least significant byte has the immediately following odd address. Words are addressed by the most significant byte. Instructions always begin on an even address (a word boundary).

A **long word** in memory spans two words (four bytes). The most significant 16 bits have a word address. The least significant 16 bits are located in the immediately following word.

Many 68000 instructions are used for byte, word, or long word operations. A suffix added to the instruction indicates the size.

Suffix	Operation Size
.B	byte
.W	word
.L	long word
none	word (default)

For example, the MOVE.B instruction moves a byte of data; the MOVE.W or MOVE instruction moves a word of data; and the MOVE.L instruction moves a long word of data.

For each instruction, the TEKTRONIX 68000 Assembler accepts only the allowed suffixes for that instruction, as listed in the Summary of Instructions (in this section).

The **data registers** support data operands of 1, 8, 16, or 32 bits. When a data register is used as an operand for an instruction, only the appropriate low-order portion of the register is used. The high-order portion is neither used nor changed.

The **address registers** do not support byte-sized operands. When an address register is used as a source operand, either the low-order word or the entire long word is used, depending on the operation size. When an address register is used as a destination operand, the entire 32 bits are used for the address.

Addressing Modes

Most instructions specify the location of an operand by using the **effective address** field. For example, a single effective address instruction has the format shown in Fig. 9C-3.

The mode field selects the addressing mode; the register field contains the number of the register. When required, an effective address extension is contained in the following word or words and is considered part of the instruction. The effective addressing modes are grouped in three categories: register direct, memory address, and special address.

Register Direct Mode

In register direct effective addressing modes, the operand is one of the 16 data or address registers.

Data Register Direct. The operand is the contents of the specified data register: D0, D1, D2, D3, D4, D5, D6, or D7.

Address Register Direct. The operand is the contents of the specified address register: A0, A1, A2, A3, A4, A5, A6, or A7.




Fig. 9C-3. Single effective address instruction format.

Memory Address Mode

In memory address effective addressing modes, the operand is in a specified memory address.

Address Register Indirect. The address of the operand is in the specified address register. The address register is enclosed in parentheses to indicate this mode. For example, (A2) indicates that the operand is in the memory location addressed by the A2 register.


Address Register Indirect with Postincrement. The address of the operand is in the specified address register. After the operand address is used, the address register is incremented by 1, 2, or 4, depending on the operand size. If the address register is SP (the stack pointer), and the operand size is byte, the address is incremented by two to keep the stack pointer on a word boundary. The notation "(An)+" is used to specify this mode.

Address Register Indirect with Predecrement. The address of the operand is in the specified address register. Before the operand address is used, the address register is decremented by 1, 2, or 4, depending on the operand size. If the address register is SP (the stack pointer), and the operand size is byte, the address is decremented by two to keep the stack pointer on a word boundary. The notation "-(An)" is used to specify this mode.

Address Register Indirect with Displacement. The address of the operand is the sum of the address in the specified address register and the sign-extended 16-bit displacement integer. The notation "d(An)" is used to specify this mode. For example:


```
MOVE 4(A1),D2
```

The contents of the address register A1, plus 4, specifies the address of the data operand to be moved to the register D2.



3596-5

Address Register Indirect with Index. The address of the operand is the sum of the address in the specified address register, the sign-extended 8-bit displacement integer, and the contents of the index register. The notation "d(An,Rn)" is used to specify this mode, where Rn is any of the 17 registers: D0–D7, A0–A6, or A7 (the system stack pointer, USP or SSP). The suffix .W or .L may be added to the index register to specify word or long word. When no suffix is used, the low-order word of the index register is used.



3596-6

Special Address Modes


The Special Address Modes include Absolute Short Address, Relative, Relative with Index, Immediate, and Status Register addressing.

Absolute Short Address. The address of the operand is the address contained in the extension word of the instruction. The 16-bit address is sign extended to 32 bits.

Absolute Long Address. The address of the operand is the address contained in the two extension words following the instruction.


Relative. The address of the operand is the sum of the address in the program counter and the sign-extended 16-bit displacement integer. This mode of addressing is used by the assembler when a label representing an address in the current section is used as an operand, or when the \$ symbol is used to represent the current value of the program counter.

An 8-bit displacement integer can be used in the branch instructions by using a suffix .S to represent a short relative jump. For example: if the relative jump is within -126 or +129 bytes (-63 to +64 words) and not zero, the branch instruction BRA.S is used. The assembler automatically uses the short form for any backward branch within range or when the \$ symbol is used in a forward branch within range.



3596-7

Relative With Index. The address of the operand is the sum of the address in the program counter, the sign-extended 8-bit displacement integer, and the contents of the index register. Any of the 17 registers, D0—D7, A0—A6, or the system stack pointer A7 (USP or SSP) may be used as the index register. The suffix `.W` or `.L` may be added to the index register to specify word or long word. When no suffix is used, the low-order word of the register is used.



Immediate Data. The operand is the byte, word, or long word contained in the extension of the operation. The notation `#` precedes the expression to specify immediate addressing.

Condition Codes or Status Register. Some instructions may reference the status register. CCR (Condition Code Register) is used as an operand to specify the least significant byte; or SR (Status Register) is used as an operand to specify the complete 16-bit register.

Specifying Addressing Modes

Referring to Table 9C-1, note that the syntax for absolute short, absolute long, and relative are the same. This is also true of address register indirect with displacement and relative with index.

Three special assembler directives (GEN.R, GEN.S, GEN.L) are provided to enable the user to control which form the assembler will use to encode the address. GEN.S is the default form. Table 9C-2 lists these directives and their uses.

The GEN (GEN.R, GEN.S, GEN.L) directives may be used globally or locally.

1. For global use the GEN directive is placed on a line by itself in the operation field. Used in this way it controls all subsequent coding of addresses.

Example:

```
A   CLR      DO
     ORG      100
     GEN.S
     MOVE     A, DO
```

A is referenced using absolute short addressing.

2. For local use the address expression in question is preceded by the GEN directive enclosed in parentheses. This overrides any global GEN directive.

Example:

```
A   CLR      DO
      ORG      100
      GEN.S
      MOVE     (GEN.R) A, DO   A is referenced using relative with displacement.
```

Table 9C-1
Special Assembler Directives

Directive	Address Form Used	
	Syntax: d	Syntax: d(Rn)
GEN.R	Relative with displacement	Relative with index
GEN.S (default)	Absolute short	Address register indirect with displacement
GEN.L	Absolute long unless d is a backward reference 0–32767, when absolute short is used.	Address register indirect with displacement

Address, Quick, and Immediate Forms

The assembler will automatically select the address (A), quick (Q) or immediate (I) form of the ADD, AND, CMP, EOR, MOVE, NEG, OR, and SUB instruction if it is valid. If more than one form is valid, the shortest form is chosen.

Summary of Addressing Modes

The 68000 addressing modes may be categorized into classes by the way they are used in the instructions. Table 9C-2 summarizes the addressing modes and the classes in which they may be used. In the Summary of Instructions on the following pages, the class of addressing modes is indicated when various modes are allowed for an instruction.

Table 9C-2
Classes of Effective Addressing Modes

Addressing Mode	Operand	Addressing Classes							
		1	2	3	4	5	6	7	8
REGISTER DIRECT MODE									
Data Register Direct	Dn		x	x	x	x	x		
Address Register Direct	An				x		x		
MEMORY ADDRESS MODE									
Address Register Indirect	(An)	x	x	x	x	x	x	x	x
Address Register Indirect with Postincrement	(An)+		x	x	x	x	x	x	
Address Register Indirect with Predecrement	-(An)		x	x	x	x	x	x	
Address Register Indirect with Displacement	d(An)	x	x	x	x	x	x	x	x
Address Register Indirect with Index	d(An,An)	x	x	x	x	x	x	x	x
	d(An,Dn)	x	x	x	x	x	x	x	x
	d(An,An.W)	x	x	x	x	x	x	x	x
	d(An,Dn.W)	x	x	x	x	x	x	x	x
	d(An,An.L)	x	x	x	x	x	x	x	x
	d(An,Dn.L)	x	x	x	x	x	x	x	x
SPECIAL ADDRESS MODE									
Absolute Short	d	x	x	x	x	x	x	x	x
Absolute long	d	x	x	x	x	x	x	x	x
Relative	d	x	x	x	x				
Relative with Index	d(An)	x	x	x	x				
	d(Dn)	x	x	x	x				
	d(An.W)	x	x	x	x				
	d(Dn.W)	x	x	x	x				
	d(An.L)	x	x	x	x				
	d(Dn.L)	x	x	x	x				
Immediate	#exp			x	x				

These classes may be compared with the Motorola addressing categories:

Classes of Addressing Modes	Motorola Addressing Categories
Class 1	Control (Memory operands without associated size)
Class 2	BTST instruction only
Class 3	Data Operand
Class 4	All addressing modes
Class 5	Data Alterable (writable)
Class 6	Alterable (writable)
Class 7	Memory Alterable (writable)
Class 8	Control Alterable (writable)

NOTATIONAL CONVENTIONS

The following notational conventions are used in this section:

- # Indicates immediate addressing.
- () The contents of the referenced location.
- The value of the expression on the left is stored in the location on the right.
- (An)+ Indicates register indirect with postincrement addressing mode.
- (An) Indicates register indirect with predecrement addressing mode.
- addr Memory address.
- An One of the eight address registers: A0, A1, A2, A3, A4, A5, A6, A7. May be used for word (16-bit) or long word (32-bit) address operations.
- bound A value at which the processor initiates exception processing.
- CCR Condition Code Register (low-order byte of the status register).
- class1-8 Class of addressing modes allowed. See the Summary of Addressing Modes in this section.
- count A value to be decremented for looping instructions.
- dest An operand that indicates the destination of the result. In some instructions dest is both source and destination.
- d Displacement integer for relative addressing.
- Dn One of eight data registers: D0, D1, D2, D3, D4, D5, D6, D7. May be used for byte (8-bit), word (16-bit), or long word (32-bit) data operations.

immed	An immediate operand; 8-bit, 16-bit, or 32-bit.
immed8	A 1-byte (8-bit) immediate operand.
immed16	A 2-byte (16-bit) immediate operand.
immedS	An immediate operand in the range 1–8.
immedvect	A 4-bit immediate operand representing a trap vector number.
k	An expression in the range 0 to 255.
LSB	Least Significant Bit.
MSB	Most Significant Bit.
Rn	Any one of the 17 registers: D0–D7, A0–A7.
r-list	A list of one or more register selections separated by a slash (/), and/or an inclusive range of registers separated by a dash. For example: A3 A1/D1/D3/D4 A0--A6 A2/D3--D6/A5
rel-addr	An address displacement from the current location counter.
source	The source operand that the instruction operates on.
SP	Active stack pointer; equivalent to A7 (USP in user state, SSP in supervisor state).
SR	Status Register.
SSP	The Supervisor Stack Pointer.
target	The address of the instruction to execute next.
USP	The User Stack Pointer.
vector	Exception vector—memory location that contains the address of a routine that will handle the exception.

SUMMARY OF INSTRUCTIONS

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes	Example
Data Movement Instructions			
EXG	source,source	(Exchange registers)	none
	Dn,Dn	2	EXG D1,D2
	An,An	2	EXG A1,A1
	Dn,An	2	EXG D4,A1
	An,Dn	2	EXG A0,D7
LEA	addr,dest	(Load effective address)	none
	class1,An	2/4	LEA START,A1
LINK	source,d	(link and allocate; An-(SP), SP-An, SP + d-SP)	none
	An,immed	4	LINK A0,#2
MOVE^a MOVE.B MOVE.W MOVE.L	source,dest	(Move data from source to destination)	N,Z,V=0,C=0
	class4,class6 ^b	2/4/6/8	MOVE D2,(A1)
MOVEA MOVEA.W MOVEA.L	source,dest	(Move address)	none
	class4,An	2/4/6	MOVE.W ADDR,A1
MOVEM MOVEM.W^c MOVEM.L	source,dest	(Move multiple registers)	none
	r-list,class8	4/6	MOVEM A1/A2/A5,STORE
	class1,r-list	4/6	MOVEM.L NEW,A1-A4
	r-list,-(An)	4	MOVEM.W D0-D4,-(A0)
	(An+,r-list)	4	MOVEM (A0)+,D0-D7
MOVEP MOVEP.W MOVEP.L	source,dest	(Move peripheral data)	none
	Dn,d(An)	4	MOVEP D1,PLUS(A0)
	d(An),Dn	4	MOVEP.L 10H(A3),D2
MOVEQ	source,dest	(Move quick; sign extended)	N,Z,V=0,C=0
	immed8,Dn	2	MOVEQ #3,D2

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes Example	
PEA	dest	(Push effective address onto stack)	none
	class1	2/4 PEA (A6)	
SWAP	source	(Swap data register halves)	N,Z,V=0,C=0
	Dn	2 SWAP D2	
UNLK	source	(Unlink; An-SP, (SP)-An)	none
	An	2 UNLK A5	

Integer Arithmetic Instructions

ADD			
ADD.B			
ADD.W			
ADD.L	source,dest	(Add source to dest, store in dest)	X,N,Z,V,C
	class4,Dn ^b	2/4/6 ADD.B DATA,D2	
	Dn,class7	2/4/6 ADD D4,DATA	
ADDA			
ADDA.W			
ADDA.L	source,dest	(Add source to address register)	none
	class4,An	2/4/6 ADDA LOCATE,A4	
ADDI			
ADDI.B			
ADDI.W			
ADDI.L	source,dest	(Add immediate)	X,N,Z,V,C
	immed,class5	4/6/8 ADDI.L #LONGW,DATA1	
ADDQ			
ADDQ.B			
ADDQ.W			
ADDQ.L	source,dest	(Add quick)	X,N,Z,V,C
	immedS,class6 ^b	2/4 ADDQ.L #1,A4	
ADDX			
ADDX.B			
ADDX.W			
ADDX.L	source,dest	(Add source to dest with extend bit)	X,N,Z,V,C
	Dn,Dn	2 ADDX.L D0,D4	
	-(An),-(An)	2 ADDX -(A1),-(A2)	

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes	Example
CLR			
CLR.B			
CLR.W			
CLR.L	dest class5	(Clear operand) 2/4/6	N=0,Z=1,V=0,C=0 CLR D4
CMP ⁱ			
CMP.B			
CMP.W			
CMP.L	source1,source2 class4,Dn ^b	(Compare) 2/4/6	N,Z,V,C CMP.B #OFFH,D2
CMPA ⁱ			
CMPA.W			
CMPA.L	source1,source2 class4,An	(Compare address) 2/4/6	N,Z,V,C CMPA.L A2,A4
CMPI ⁱ			
CMPI.B			
CMPI.W			
CMPI.L	source1,source2 immed,class5	(Compare immediate) 4/6/8	N,Z,V,C CMPI.B #OFFH,D4
CMPM ⁱ			
CMPM.B			
CMPM.W			
CMPM.L	source1,source2 (An)+,(An)+	(Compare memory) 2	N,Z,V,C CMPM (A1)+,(A2)+
DIVS	source,dest class3,Dn	(Dest/source; signed) 2/4/6	N,Z,V,C=0 DIVS (A2),D4
DIVU	source,dest class3,Dn	(Dest/source; unsigned) 2/4/6	N,Z,V,C=0 DIVU D0,D1
EXT			
EXT.W			
EXT.L	source Dn	(Sign extend) 2	N,Z,V=0,C=0 EXT.W D3
MULS	source,dest class3,Dn	(Signed multiply) 2/4/6	N,Z,V=0,C=0 MULS DATA,D3
MULU	source,dest class3,Dn	(Unsigned multiply) 2/4/6	N,Z,V=0,C=0 MULU (A2),D2
NEG			
NEG.B			
NEG.W			
NEG.L	dest class5	(Negate—subtract from zero) 2/4/6	X,N,Z,V,C NEG D3

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes Example	
NEGX NEGX.B NEGX.W NEGX.L	dest class5	(Negate with extend) 2/4/6 NEGX.B (A2)	X,N,Z,V,C
SUB SUB.B SUB.W SUB.L	source,dest class4,Dn ^b Dn,class7	(Subtract source from destination) 2/4/6 2/4/6 SUB DATA,D0 SUB.B D2,DATA1	X,N,V,C
SUBA SUBA.W SUBA.L	source,dest class4,An	(Subtract address) 2/4/6 SUBA A0,A1	none
SUBI SUBI.B SUBI.W SUBI.L	source,dest immed,class5	(Subtract immediate) 4/6/8 SUBI.W #OFFFFH,D4	X,N,Z,V,C
SUBQ SUBQ.B SUBQ.W SUBQ.L	source,dest immedS,class6 ^b	(Subtract quick) 2/4 SUBQ #2,A4	X,N,Z,V,C
SUBX SUBX.B SUBX.W SUBX.L	source,dest Dn,Dn -(An),-(An)	(Subtract with extend) 2 2 SUBX.B D0,D1 SUBX -(A3),-(A0)	X,N,Z,V,C
TAS	source class5	(Compare byte with zero, set condition codes, set bit 7 in source to 1) 2/4 TAS TESTBIT	N,Z,V=0,C=0
TST TST.B TST.W TST.L	source class5	(Compare source with zero, set condition codes) 2/4 TST COUNT	N,Z,V=0,C=0

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes	Example
Logical Instructions			
AND AND.B AND.W AND.L	source,dest class3,Dn Dn,class7	(Logical AND source with destination) 2/4/6 2/4	N,Z,V=0,C=0 AND (A1),D3 AND.B D2,VALUE
ANDI ^a ANDI.B ANDI.W ANDI.L	source,dest immed,class5	(Logical AND immediate) 4/6/8	N,Z,V=0,C=0 ANDI.B #OFFH,D4
EOR EOR.B EOR.W EOR.L	source,dest Dn,class5	(Logical exclusive-OR) 2/4	N,Z,V=0,C=0 EOR D4,(A2)
EORI ^a EORI.B EORI.W EORI.L	source,dest immed,class5	(Logical exclusive-OR immediate) 4/6/8	N,Z,V=0,C=0 EORI #OFFFH,SYST
NOT NOT.B NOT.W NOT.L	dest class5	(One's complement) 2/4	N,Z,V=0,C=0 NOT.L D6
OR OR.B OR.W OR.L	source,dest class3,Dn Dn,class7	(Logical OR source with destination) 2/4/6 2/4	N,Z,V=0,C=0 OR.B BYTE,D2 OR D4,(A4)

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes	Example
ORI ^a			
ORI.B			
ORI.W			
ORI.L	source,dest immed,class5	(Logical OR immediate) 4/6/8	N,Z,V=0,C=0 ORI.W #101010H,3(A6)

Shift and Rotate Instructions

ASL			
ASL.B			
ASL.W			
ASL.L	count,source Dn,Dn immedS,Dn ^d class7 ^e	(Arithmetic shift left, 0-LSB, MSB-C, X) 2 2 2/4	X,N,Z,V,C ASL.L D0,D4 ASL.B #3,D2 ASL (A4)
ASR			
ASR.B			
ASR.W			
ASR.L	count,source Dn,Dn immedS,Dn ^d class7 ^e	(Arithmetic shift right, MSB-MSB, LSB-C, X) 2 2 2/4	X,N,Z,V,C ASR.W D2,D4 ASR #7,D4 ASR ROUND
LSL			
LSL.B			
LSL.W			
LSL.L	count,source Dn,Dn immedS,Dn ^d class7 ^e	(Logical shift left, 0-LSB, MSB-C, X) 2 2 2/4	X,N,Z,V=0,C LSL.B D4,D2 LSL.L #3,D4 LSL (A2)
LSR			
LSR.B			
LSR.W			
LSR.L	count,source Dn,Dn immedS,Dn ^d class7 ^e	(Logical shift right 0-MSB, LSB-C, X) 2 2 2/4	X,N,Z,V=0,C LSR D2,D3 LSR.W #2,D2 LSR -(A2)

Mnemonic	Operands		(Description)	Flags Affected
	Operand Types	Bytes	Example	
ROL ROL.B ROL.W ROL.L	count,source		(Rotate left without extend, MSB-LSB, C)	N,Z,V=0,C
	Dn,Dn	2	ROL.L D2,D4	
	immedS,Dn ^d	2	ROL.B #1,D3	
	class7 ^e	2/4	ROL (A2)+	
ROR ROR.B ROR.W ROR.L	count,source		(Rotate right without extend, LSB-MSB, C)	N,Z,V=0,C
	Dn,Dn	2	ROR D2,D4	
	immedS,Dn ^d	2	ROR.W #4,D5	
	class7 ^e	2/4	ROR (A2)	
ROXL ROXL.B ROXL.W ROXL.L	count,source		(Rotate left with extend, MSB-X, C, X-LSB)	X,N,Z,V=0,C
	Dn,Dn	2	ROXL D3,D4	
	immedS,Dn ^d	2	ROXL.L #1,D0	
	class7 ^e	2/4	ROXL NUMB	
ROXR ROXR.B ROXR.W ROXR.L	count,source		(Rotate right with extend, LSB-X, C, X-MSB)	X,N,Z,V=0,C
	Dn,Dn	2	ROXR D0,D1	
	immedS,Dn ^d	2	ROXR.B #2,D0	
	class7 ^e	2/4	ROXR (A0)	

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes	
Bit Manipulation Instructions			
BCHG^f	k,source	(Test and change kth bit)	Z
	Dn,class5	2/4	BCHG D4,DATA
	immed2,class5	4/6	BCHG #0,D4
BCLR^f	k,source	(Test and clear kth bit)	Z
	Dn,class5	2/4	BCLR D0,TESTVAL
	immed2,class5	4/6	BCLR #31,D3
BSET^f	k,source	(Test and set kth bit)	Z
	Dn,class5	2/4	BSET D2,(A2)
	immed2,class5	4/6	BSET #15,D3
BTST^f	k,source	(Test kth bit in source)	Z
	Dn,class2	2/4	BTST D4,D2
	immed2,class2	4/6	BTST #7,VALUE

Binary Coded Decimal Instructions

ABCD	source,dest	(Add BCD, source + dest + X-dest)	X,Z,C [N,V]
	Dn,Dn	2	ABCD D0,D1
	-(An),-(An)	2	ABCD -(A0),-(A1)
NBCD	dest	(Negate BCD, 0 - dest - X-dest)	X,Z,C [N,V]
	class5	2/4	NBCD D4
SBCD	source,dest	(Subtract BCD, dest-source-X-dest)	X,Z,C [N,V]
	Dn,Dn	2	SBCD D7,D6
	-(An),-(An)	2	SBCD -(A6),-(A5)

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes Example	
Program Control Instructions			
Unconditional			
BRA BRA.S	target rel-addr	(Branch) 2/4 BRA.S \$-4	none
BSR BSR.S	target rel-addr	(Branch to subroutine PC-(SP)) 2/4 BSR SUB1	none
JMP	target class1	(Jump) 2/4 JMP STARTOVER	none
JSR	target class1	(Jump to subroutine PC-(SP)) 2/4 JSR MOD	none
NOP	no operand —	(No operation) 2 NOP	none
Conditional			
BCC BCC.S	target rel-addr	(Branch if carry clear) 2/4 BCC INRANGE	none
BCS BCS.S	target rel-addr	(Branch if carry set) 2/4 BCS TOOBIG	none
BEQ BEQ.S	target rel-addr	(Branch if equal, Z=1) 2/4 BEQ.S \$+4	none
BGE BGE.S	target rel-addr	(Branch if greater or equal, N=V) 2/4 BGE NOW	none
BGT BGT.S	target rel-addr	(Branch if greater, Z=0 and N=V) 2/4 BGT TARGET	none

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes	Example
BHI BHI.S	target rel-addr	(Branch if high, (C=0 and Z=0)) 2/4 BHI TOOHIGH	none
BLE BLE.S	target rel-addr	(Branch if less or equal, (Z=1 or N <>V)) 2/4 BLE.S LESS	none
BLS BLS.S	target rel-addr	(Branch if low or same, (C=1 or Z=1)) 2/4 BLS LOWVAL	none
BLT BLT.S	target rel-addr	(Branch if less, (N<>V)) 2/4 BLT LESS	none
BMI BMI.S	target rel-addr	(Branch if minus, (N=1)) 2/4 BMI MINUS	none
BNE BNE.S	target rel-addr	(Branch if not equal, (Z=0)) 2/4 BNE NOTNOW	none
BPL BPL.S	target rel-addr	(Branch if plus, (N=0)) 2/4 BPL PLUSVAL	none
BVC BVC.S	target rel-addr	(Branch if no overflow, (V=0)) 2/4 BVC INSIDE	none
BVS BVS.S	target rel-addr	(Branch if overflow, (V=1)) 2/4 BVS OVERF	none

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes Example	
DBCC^g	count,target Dn,rel-addr	(Unless C=0, decrement count, branch if count <> -1) 4 DBCC D1,AGAIN	none
DBCS^g	count,target Dn,rel-addr	(Unless C=1, decrement count, branch if count <> -1) 4 DBCS D0,\$-4	none
DBEQ^g	count,target Dn,rel-addr	(Unless Z=1, decrement count, branch if count <> -1) 4 DBEQ D1,REPEAT	none
DBF^{g,h}	count,target Dn,rel-addr	(Decrement count, branch if count <> -1) 4 DBF D3,JUMP	none
DBGE^g	count,target Dn,rel-addr	(Unless N=V, decrement count, branch if count <> -1) 4 DBGE D1,OVER	none
DBGT^g	count,target Dn,rel-addr	(Unless Z=0 and N=V, decrement count, branch if count <> -1) 4 DBGT D0,GREAT	none
DBHI^g	count,target Dn,rel-addr	(Unless C=0 and Z=0, decrement count, branch if count <> -1) 4 DBHI D1,HIGH	none
DBLE^g	count,target Dn,rel-addr	(Unless Z=1 or N<>V, decrement count, branch if count <> -1) 4 DBLE D0 \$-4	none
DBLS^g	count,target Dn,rel-addr	(Unless C=1 or Z=1, decrement count, branch if count <> -1) 4 DBLS D1,AGAIN	none

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes Example	
DBLT ⁹	count,target	(Unless N<>V, decrement count, branch if count <> -1)	none
	Dn,rel-addr	4 DBLT D0,TEST	
DBMI ⁹	count,target	(Unless N=1, decrement count, branch if count <> -1)	none
	Dn,rel-addr	4 DBMI D7,MINUS	
DBNE ⁹	count,target	(Unless Z=0, decrement count, branch if count <> -1)	none
	Dn,rel-addr	4 DBNE D0,NOW	
DBPL ⁹	count,target	(Unless N=0, decrement count, branch if count <> -1)	none
	Dn,rel-addr	4 DBPL D3,NOTPLUS	
DBRA ^{9,h}	count,target	(Decrement and branch if count <> -1)	none
	Dn,rel-addr	4 DBRA AGAIN	
DBT ⁹	count,target	(No operation)	none
	Dn,rel-addr	4 DBT D0,NEVER	
DBVC ⁹	count,target	(Unless V=0, decrement count, branch if count <> -1)	none
	Dn,rel-addr	4 DBVC D1,OVER	
DBVS ⁹	count,target	(Unless V=1 decrement count, branch if count <> -1)	none
	Dn,rel-addr	4 DBVS D2,NOVER	
SCC	dest	(If C=0, set dest to 1's, otherwise set to 0)	none
	class5	2/4 SCC TRFAL	
SCS	dest	(If C=1, set dest to 1's, otherwise set to 0)	none
	class5	2/4 SCS D2	

Mnemonic	Operands		(Description)	Flags Affected
	Operand Types	Bytes	Example	
SEQ	dest		(If Z=1, set dest to 1's, otherwise set to 0)	none
	class5	2/4	SEQ TEST	
SF	dest		(Set dest to 1's)	none
	class5	2/4	SF (A1)	
SGE	dest		(If N=V, set dest to 1's, otherwise set to 0)	none
	class5	2/4	SGE TFLAG	
SGT	dest		(If Z=0 and N=V, set dest to 1's, otherwise set to 0)	none
	class5	2/4	SGT D2	
SHI	dest		If C=0 and Z=0, set dest to 1's, otherwise set to 0)	none
	class5	2/4	SHI TEST	
SLE	dest		(If Z=1 or N<>V, set dest to 1's, otherwise set to 0)	none
	class5	2/4	SLE D4	
SLS	dest		(If C=1 or Z=1, set dest to 1's, otherwise set to 0)	none
	class5	2/4	SLS (A2)	
SLT	dest		(If N<>V, set dest to 1's, otherwise set to 0)	none
	class5	2/4	SLT D4	
SMI	dest		(If N=1, set dest to 1's, otherwise set to 0)	none
	class5	2/4	SMI T12	

Mnemonic	Operands	(Description)		Flags Affected
	Operand Types	Bytes	Example	
SNE	dest	If Z=0, set dest to 1's, otherwise set to 0)		none
	class5	2/4	SNE TEST	
SPL	dest	(If N=0, set dest to 1's, otherwise set to 0)		none
	class5	2/4	SPL TRY	
ST	dest	(Set dest to 0)		none
	class5	2/4	ST D3	
SVC	dest	(If V=0, set dest to 1's, otherwise set to 0)		none
	class5	2/4	SVC WHEN	
SVS	dest	(If V=1, set dest to 1's, otherwise set to 0)		none
	class5	2/4	SVS D1	

Returns

RTR	no operands	(Return and restore condition codes)	X,N,Z,V,C
—	—	2 RTR	
RTS	no operands	(Return from subroutine)	none
—	—	2 RTS	

System Control Instructions**Privileged (Supervisor State Only)**

ANDI			
ANDI.W	source,dest	(Logical AND status register)	N,Z,V=0,C=0
	immed,SR	2/4	ANDI #OFFFH,SR
EORI			
EORI.W	source,dest	(Logical exclusive-OR status register)	N,Z,V=0,C=0
	immed,SR	2/4	EORI #OFFH,SR

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes Example	
ORI			
ORI.W	source,dest	(Logical OR status register)	none
	immed,SR	2/4 ORI #700H,SR	
MOVE	source,dest	(Move data to status register)	none
	class3,SR	2/4 MOVE D2,SR	
MOVE	source,dest	(Move data to/from user stack pointer)	none
	An,USP	2 MOVE A1,USP	
	USP,An	2 MOVE USP,A2	
RESET	no operands	(Reset external devices)	none
		2 RESET	
RTE	none	(Return from exception (SP)-SR; (SP)-PC)	X,N,Z,V,C
	—	2 RTE	
STOP	source	(Load status register with data and stop)	X,N,Z,V,C
	immed	4 STOP #8700H	
Trap Generating			
CHK	bound,source	(Compare low-order word of source with bound; if (Dn) is greater than bound or negative an exception is processed)	N [Z,V,C]
	class3,Dn	2/4 CHK EXCEP,D2	
TRAP	vector	(Trap—initiate exception processing)	none
	immedvect	2 TRAP #8H	
TRAPV	none	(Trap on overflow)	none
	—	2 TRAPV	

Mnemonic	Operands	(Description)	Flags Affected
	Operand Types	Bytes Example	
Status Register			
ANDI			
ANDI.B	source,dest	(AND source with condition codes)	X,N,Z,V,C
	immed,CCR	4 ANDI #1FH,CCR	
EORI			
EORI.B	data,dest	(Exclusive-OR condition code register)	X,N,Z,V,C
	immed,CCR	4 EORI #10101B,CR	
ORI			
ORI.B	data,dest	(Logical OR condition codes)	X,N,Z,V,C
	immed,CCR	4 ORI #1111B,CCR	
MOVE	source,dest	(Move byte to condition codes)	X,N,Z,V,C
	class3,CCR	2/4 MOVE D2,CCR	
MOVE	SR,dest	(Move status register to dest)	none
	SR,class5	2/4 MOVE SR,D2	

^a See the list of System Control instructions.

^b The address register direct mode is not allowed for byte size.

^c A word moved to a register will be sign extended.

^d The immediate value must be in the range 1-8.

^e The operand size is restricted to a word and only one bit may be shifted at a time.

^f The value of the kth bit is copied to the Z flag. If the source to be tested is a data register k is interpreted modulo 32. If the source is a memory location k is interpreted modulo 8.

^g This instruction only operates on the lower 16 bits of the data register.

^h The DBF instruction is identical to the DBRA instruction.

ⁱ Source2 is subtracted from source1 and the condition codes are set. The results of the subtraction are not stored.

RESERVED WORDS

The following names may not be used to represent an address, data item, or variable.

68000 Mnemonics

ABCD	ASL.L	BPL	CMPM.L	EXT	MULU	ROR.B	SUB
ADD	ASL.W	BPL.S	CMPM.W	EXT.L	NBCD	ROR.L	SUB.B
ADD.B	ASR	BRA	DBCC	EXT.W	NEG	ROR.W	SUB.L
ADD.L	ASR.B	BRA.S	DBCS	JMP	NEG.B	ROXL	SUB.W
ADD.W	ASR.L	BSET	DBEQ	JSR	NEG.L	ROXL.B	SUBA
ADDA	ASR.W	BSR	DBF	LEA	NEG.W	ROXL.L	SUBA.L
ADDA.L	BCC	BSR.S	DBGE	LINK	NEGX	ROXL.W	SUBA.W
ADDA.W	BCC.S	BTST	DBGT	LSL	NEGX.B	ROXR	SUBI
ADDI	BCHG	BVC	DBHI	LSL.B	NEGX.L	ROXR.B	SUBI.B
ADDI.B	BCLR	BVC.S	DBLE	LSL.L	NEGX.W	ROXR.L	SUBI.L
ADDI.L	BCS	BVS	DBLS	LSL.W	NOP	ROXR.W	SUBI.W
ADDI.W	BCS.S	BVS.S	DBLT	LSR	NOT	RTE	SUBQ
ADDQ	BEQ	CHK	DBMI	LSR.B	NOT.B	RTR	SUBQ.B
ADDQ.B	BEQ.S	CLR	DBNE	LSR.L	NOT.L	RTS	SUBQ.L
ADDQ.L	BGE	CLR.B	DBPL	LSR.W	NOT.W	SBCD	SUBQ.W
ADDQ.W	BGE.S	CLR.L	DBRA	MOVE	OR	SCC	SUBX
ADDX	BGT	CLR.W	DBT	MOVE.B	OR.B	SCS	SUBX.B
ADDX.B	BGT.S	CMP	DBVC	MOVE.L	OR.L	SEQ	SUBX.L
ADDX.L	BHI	CMP.B	DBVS	MOVE.W	OR.W	SF	SUBX.W
ADDX.W	BHI.S	CMP.L	DIVS	MOVEA	ORI	SGE	SVC
AND	BLE	CMP.W	DIVU	MOVEA.L	ORI.B	SGT	SVS
AND.B	BLE.S	CMPA	EOR	MOVEA.W	ORI.L	SHI	SWAP
AND.L	BLS	CMPA.L	EOR.B	MOVEM	ORI.W	SLE	TAS
AND.W	BLS.S	CMPA.W	EOR.L	MOVEM.L	PEA	SLS	TRAP
ANDI	BLT	CMPI	EOR.W	MOVEM.W	RESET	SLT	TRAPV
ANDI.B	BLT.S	CMPI.B	EORI	MOVEP	ROL	SMI	TST
ANDI.L	BMI	CMPI.L	EORI.B	MOVEP.L	ROL.B	SNE	TST.B
ANDI.W	BMI.S	CMPI.W	EORI.L	MOVEP.W	ROLL	SPL	TST.L
ASL	BNE	CMPM	EORI.W	MOVEQ	ROL.W	ST	TST.W
ASL.B	BNE.S	CMPM.B	EXG	MULS	ROR	STOP	UNLK

68000 Register Names

A0	A2.L	A4.W	A7	D1	D3.L	D5.W	SP
A0.L	A2.W	A5	A7.L	D1.L	D3.W	D6	SR
A0.W	A3	A5.L	A7.W	D1.W	D4	D6.L	USP
A1	A3.L	A5.W	CCR	D2	D4.L	D6.W	
A1.L	A3.W	A6	D0	D2.L	D4.W	D7	
A1.W	A4	A6.L	D0.L	D2.W	D5	D7.L	
A2	A4.L	A6.W	D0.W	D3	D5.L	D7.W	

Tektronix Assembler Directives, Options, and Operators

ABSOLUTE	ELSEIF	LIST	SECTION
ADDRESS	END	LO	SEG
ALIGN	ENDIF	LONG	SHL
ASCII	ENDM	MACRO	SHR
ASET	ENDOF	ME	SPACE
BASE	ENDR	MEG	STITLE
BITS	EQU	MOD	STRING
BLOCK	EXITM	NAME	STRINGOF
BYTE	EXITR	NCHR	SYM
CLASS	FLOAT	NOLIST	TIMES
CND	GLOBAL	ORG	TITLE
COMMON	HI	PAGE	WARNING
CON	IF	REPEAT	WORD
DBG	INCLUDE	RESERVE	XREF
DEF	INPAGE	RESUME	
ELSE	LINE	SCALAR	

Tektronix Special Assembler Directives

GEN.R GEN.S GEN.L

PAGE SIZE

The page size for the 68000 assembler is 256 bytes.

DEFAULT RELOCATION TYPE

The default relocation type for the 68000 is word-relocatable.

ERROR MESSAGES

The following error messages apply only to the 68000 assembler.

*****ASM: 245 (E) Invalid register list.** The register list on the MOVEM instruction is invalid. Common causes are specifying both a data register and an address register (A1 – D2), or specifying a bad range (A7 – A3).

*****ASM: 246 (W) Invalid bit expression.** Immediate expression in a BCLR, BCHG, BSET, or BTST is not in the range 0 – 65535. The value is truncated to 16 bits.

*****ASM: 247 (E) Invalid quick expression.** Quick expression is not a scalar or not in the range 1 – 8.

*****ASM: 248 (W) Word value too large; truncated.** The expression used exceeds 65535.

*****ASM: 249 (W) Byte value too large; truncated.** The expression used exceeds 255.

*****ASM: 250 (E) Illegal effective address form.** The address form used is not allowed with this instruction.

*****ASM: 251 (W) Address not even.** It is illegal to use an odd address in a word, long, or branch instruction.

*****ASM: 252 (E) Branch out of range.** The branch address is not in the range \$–32676 to \$+32679.

*****ASM: 253 (E) Invalid branch expression.** Expression on a short branch is:

1. Not in the range \$–126 to \$+129.
2. A branch to the next instruction (displacement is zero).
3. Not in the current section.

*****ASM: 254 (E) Invalid TRAP expression.** The expression in the TRAP instruction is not a scalar or not in the range 0 – 15.

IRREGULARITIES

The method used to select the absolute short, absolute long, or relative forms of addressing for the Tektronix assembler is different from the method used by the Motorola assembler. See the discussion of "Specifying Addressing Modes" in this section for information relating to the method used by the Tektronix assembler.

The Tektronix assembler allows relocatable expressions to be used as immediates except for the immediates in the ADDQ and SUBQ instructions (must be a scalar in the range 1–8) and the vector of the TRAP instruction (must be a scalar in the range 0–15). The Motorola assembler requires all immediates to be scalars.

SERIES A 68000 ASSEMBLER—SERIES B 68000 ASSEMBLER DIFFERENCES

Table 9C-3 lists the differences between the Series A and Series B assemblers. This information is intended for users of the TEKTRONIX 8300AXX (Series A).

Table 9C-3
Series A 68000 Assembler—Series B 68000 Assembler Differences

Series A	Series B
Long operands (32 bits) not supported	Long operands (32 bits) supported.
Long branches allowed only in current section.	Long branches out of current section allowed.
The address (A), quick (Q), and immediate (I) forms of the ADD, CMP EOR, MOVE, OR, and SUB instructions must be chosen by the user. Therefore, only data alterable addressing modes are allowed in the destination of the MOVE instruction.	The address (A), quick (Q), and immediate (I) forms of the ADD, CMP EOR, MOVE, OR, and SUB instructions are chosen automatically. Therefore, all alterable addressing modes are allowed in the destination of the MOVE instruction.

In addition to the differences listed in Table 9C-3, the method used to distinguish relative addressing with displacement from long and short absolute addressing is not the same with the Series A assembler as it is with the Series B assembler. The is also true of address register indirect addressing with displacement and relative addressing with index. In the Series A assembler the user could not easily control which addressing mode was used. With the Series B assembler, the user has full control with the use of 3 special assembler directives, GEN.R, GEN.L, and GEN.S. Of course, these are reserved words for the Series B assembler. See the discussion of "Specifying Addressing Modes" in this section for more information about these directives.

MANUAL CHANGE INFORMATION

At Tektronix, we continually strive to keep up with latest electronic developments by adding circuit and component improvements to our instruments as soon as they are developed and tested.

Sometimes, due to printing and shipping requirements, we can't get these changes immediately into printed manuals. Hence, your manual may contain new change information on following pages.

A single change may affect several sections. Since the change information sheets are carried in the manual until all changes are permanently entered, some duplication may occur. If no such change pages appear following this page, your manual is correct as printed.

DESCRIPTION

TEXT CORRECTIONS

Page 9C-6 Under the heading "Special Address Modes", change the first paragraph to read:

The Special Address Modes include Absolute Short Address, Absolute Long Address, Relative, Relative with Index, Immediate, and Status Register addressing.

Page 9C-7 Under the heading "Specifying Addressing Modes", replace the first paragraph with the following:

The syntax for absolute short, absolute long, and relative is the same. The syntax for address register indirect with displacement and relative with index is also the same.

In the second paragraph, change 9C-2 to 9C-1.

Page 9C-8 Table 9C-1 should appear as follows:

Table 9C-1
Special Assembler Directives

Directive	Address Form Used	
	Syntax: d or addr	Syntax: d(An)
GEN.R	Relative with displacement	Relative with index
GEN.S (default)	Absolute short	Address register indirect with displacement
GEN.L	Absolute short if d (or addr) is a backward reference 0-32767 in current section or a scalar 0-32767. Otherwise absolute long.	Address register indirect with displacement

DESCRIPTION

Page 9C-8 Under the heading, "Address, Quick, and Immediate Forms", remove the word "NEG" from the second line.

Page 9C-26 Before the TRAP instruction, add the following:

ILLEGAL	none	(Illegal instruction	none
		Push PC, SR; initiate	
		illegal instruction	
		processing)	
	-	2	ILLEGAL

Page 9C-30 Under the heading "Error Messages" replace the entire list of error messages with the following:

The following error messages apply only to the 68000 assembler.

*****ASM: 245 (W) Address too large.** A short absolute address is greater than 32767 or a long absolute address is greater than 16,777,215.

*****ASM: 246 (E) Expression is complex or has HI, LO, BITS or END OF applied.** An expression that is the difference of two relocatable symbols or has the HI, LO, BITS, or END OF function applied may not be used with the following:

- Absolute short addressing
- Absolute long addressing
- Program counter with index addressing
- Program counter with displacement addressing
- Branch instructions
- Test condition, decrement, and branch instructions
- The operand(s) of the ADDRESS directive

DESCRIPTION

*****ASM: 247 (E) Invalid register list.** A register list is invalid. Either the registers are of different types (A1-D2), or the range is illegal (A7-A3).

*****ASM: 248 (E) Invalid quick expression.** A quick expression is not a scalar or not in the range 1-8.

*****ASM: 249 (W) Word value too large; truncated.** The value of the expression used exceeds 65535.

*****ASM: 250 (W) Byte value too large; truncated.** The value of the expression used exceeds 255.

*****ASM: 251 (E) Illegal effective address form.** The address form used is not allowed with this instruction.

*****ASM: 252 (W) Address not even.** It is illegal to use an odd address in a word, long, or branch instruction.

*****ASM: 253 (E) Long branch out of range.** The branch address is not in the range \$-32666 to \$+32669.

*****ASM: 254 (E) Invalid short branch expression.** Expression on a short branch is either:

- Not in the range \$-126 to \$+129.
- A branch to the next instruction (displacement is zero).
- Not in the current section.
- The difference of two relocatable symbols.

*****ASM: 255 (E) Invalid TRAP expression.** The expression in the TRAP instruction is not a scalar or not in the range 0-15.

DESCRIPTION

After page 9C-31, add the following discussion:

68000 LINKER SPECIFICS

The 68000 microprocessor can address four memory spaces:

1. User Data space -- The most significant byte of the 32-bit address is 01.
2. User Program space -- The most significant byte of the 32-bit address is 02.
3. Supervisor Data space -- The most significant byte of the 32-bit address is 04.
4. Supervisor Program space -- The most significant byte of the 32-bit address is 08.

Since the top byte is reserved for memory space mapping, each memory space has a maximum range of 0-16,777,215 (24 bits). You may specify the memory space into which a particular section of code is to be loaded. This may be done in the source code with an ORG directive or during the linking operation. If this is done in the source code, the section must be ABSOLUTE and the high byte in operand of the ORG directive must contain the proper memory space mapping information. If the High byte is zero then the code will be loaded into the default memory space.

NOTE

See the 8500 Modular MDL Series 68000 Emulator Specifics Users Manual for examples and more information about memory partitioning and linking.