

TELEVIDEO®
955 VIDEO DISPLAY TERMINAL
MAINTENANCE MANUAL

Document 131968-00-C
September 1987

Copyright

Copyright (c) 1987 by TeleVideo Systems, Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of TeleVideo Systems, Inc., 1170 Morse Avenue, P.O. Box 3568, Sunnyvale, California 94088-3568.

Disclaimer

TeleVideo Systems, Inc. makes no representations or warranties with respect to this manual. Further, TeleVideo Systems, Inc. reserves the right to make changes in the specifications of the product described within this manual at any time without notice and without obligation of TeleVideo Systems, Inc. to notify any person of such revision or changes.

TeleVideo is a registered trademark of TeleVideo Systems, Inc.

TeleVideo Systems, Inc., 1170 Morse Avenue, P.O. Box 3568,
Sunnyvale, CA 94088-3568 408/745-7760

TABLE OF CONTENTS

1.	Troubleshooting Guide	1-1
	Overview	1-1
	Description of the Modules	1-2
	Logic Board	1-2
	Power Supply	1-3
	Video Module (Video Monitor Board)	1-3
	Keyboard	1-3
	Removing the Modules	1-4
	Opening the Case	1-4
	Removing the Power Supply	1-6
	Replacing the Power Supply	1-6
	Removing the Video Module	1-8
	Replacing the Video Module	1-9
	Removing the Logic Board and Shroud	1-10
	Replacing the Logic Board and Shroud	1-10
	Closing the Case	1-11
	Opening the Keyboard Case	1-12
	Removing the Keyboard Circuit	1-12
	Visual Inspection	1-12
	Terminal and Keyboard Exterior	1-12
	Terminal and Keyboard Interior	1-13
	Fault Isolation at the Module Level	1-13
	Troubleshooting the Logic Board and Keyboard	1-17
	Troubleshooting the Video Module	1-22
	Visual Inspection	1-22
	Adjustments	1-22
2.	Schematics	2-1
3.	Ordering Spare Parts	3-1
	955 Terminal Spare Parts List	3-2
	955 Parts Reference List	3-5
4.	Theory of Operation	4-1
	Overview	4-1
	Gate Array Logic Board Theory of Operation	4-1
	Clock Circuit	4-1
	Clock Switching	4-3
	Clock Stretch Timing	4-4
	CPU System and Control	4-6
	Character Generation	4-9
	Display Generation	4-10
	Screen Data Storage	4-11
	Communications	4-12
	Enhanced Gate Array Logic Board Theory of Operation	4-13
	Clock Circuit	4-13
	CPU System and Control	4-15
	Character Generation	4-19
	Display Generation	4-20
	Screen Data Storage	4-21
	Communications	4-22

5.	Service Information	5-1
	Regional Sales Offices	5-1
6.	Operator's Manual	
7.	Addenda	
	Specifications	
	Bulletins	

LIST OF TABLES

1-1	Fault Isolation Guide	1-13
1-2	Gate Array Logic Board and Keyboard Troubleshooting Guide	1-17
1-3	Enhanced Gate Array Logic Board and Keyboard Troubleshooting Guide	1-20
2-1	IC Reference (Gate Array Logic Board)	2-1
2-2	IC Reference (Enhanced Gate Array Logic Board)	2-4
3-1	955 Terminal Spare Parts List	3-2
3-2	955 Parts Reference List	3-5
4-1	Memory Map	4-7
4-2	Memory Map	4-16

LIST OF FIGURES

1-1	955 Terminal, Front View	1-1
1-2	955 Terminal, Rear View	1-2
1-3	Discharging Voltages	1-4
1-4	Opening the Case	1-5
1-5	Removing the Power Supply	1-7
1-6	Removing the Video Module	1-9
1-7	Removing the Logic Board and Shroud	1-11
4-1	955 Block Diagram (Gate Array Logic Board)	4-2
4-2	Clock Switching	4-4
4-3	CPU Clock Stretch Timing	4-5
4-4	955 Block Diagram (Enhanced Gate Array Logic Board)	4-14

TROUBLESHOOTING GUIDE

This troubleshooting guide was designed for qualified repair personnel. Using this guide, the schematics in Section 2, and an Operator's Manual, you can repair most failures quickly. If difficulty arises, contact your dealer.

STOP! Do not open the case as described in this manual unless you are a qualified service technician. The components exposed during this procedure retain hazardous voltages that are present even after the power cord has been disconnected.

OVERVIEW

TeleVideo's 955, a general-purpose ASCII terminal, is fully code-compatible with our 925/950 family of terminals. The main element in the system is a 65C02 CMOS custom microprocessor. For CRT control, the 955 uses an advanced alphanumeric VLSI CRT controller chip.

Figures 1-1 and 1-2 show front and rear views of the terminal. Ports, switches and connectors are marked.

Figure 1-1
955 Terminal, Front View





Figure 1-2
955 Terminal, Rear View



Terminal hardware is divided into four main modules:

Main logic board

Power supply

Video module (video monitor board)

Keyboard

This design permits fast fault isolation and keeps repair time to a minimum. To isolate a faulty module, swap a suspected module with a known-good one.

DESCRIPTION OF THE MODULES

Logic Board

The logic board fits inside a tray that slides into the base of the terminal. It is easily reached by removing two screws from the base.

The 65C02 microprocessor-based control circuitry on the logic board, acting on its own internal system program, stores and processes data received and data to be transmitted. The circuitry also generates the video and sync signals needed to display data on the screen.

The logic board has four distinct interconnected divisions that are discussed in this manual's Theory of Operation section. They are:

- Main processor
- Display circuitry-processor
- Random Access Memory (RAM)
- Interface for external input/output

Power Supply

A switching power supply is located in the pedestal below the CRT. It provides the following voltages for the terminal's electronic circuitry:

- + 5V for TTL logic
- +12V for the video signals and RS-232C communications
- 12V for RS-232C communications
- 5V for the optional modem

Two user-replaceable fuses--F1 on the power supply and a line fuse in back of the terminal--protect the circuitry.

Video Module (Video Monitor Board)

The video module is located behind the CRT. It contains horizontal and vertical sweep and video amplification circuitry. This circuitry produces a television-type noninterlaced raster display. The video signals generated by the display circuitry cause pixels to appear at designated positions across scan lines. These pixels form a character when selectively combined in a 7 x 9 dot matrix.

Keyboard

The 955 has a detachable keyboard connected to the terminal by a coiled keyboard cable.

The keyboard consists of an array of keyswitches mounted on a printed circuit board with an 8049 microcomputer and other IC's.

The 8049 microprocessor on the keyboard scans the keyboard matrix, encodes the data and transmits two bytes per character requested. Data is sent through a 6-wire coiled cable over an asynchronous serial channel at 9600 baud to the main logic board.

The keyboard microprocessor also activates an audio transducer for the bell and the simulated keyclick.


On the main logic board, the serial data is converted to parallel data and decoded by the main microprocessor and its firmware.

REMOVING THE MODULES

Opening the Case

STOP! The CRT and capacitors retain high voltages even after power has been turned off. As soon as you open the case, discharge the CRT by connecting one end of a grounding lead to the metal chassis and the other end to a screwdriver with an insulated handle. Slip the metal end of the screwdriver under the plastic cap of the anode, as shown in Figure 1-3. Be careful not to touch the metal portion of the screwdriver or the ground lead.

Figure 1-3
Discharging Voltages



Use Figure 1-4 as reference for opening the case.


1. Turn off the terminal.
2. Disconnect the power cord and data cable(s) from the back of the terminal; disconnect the keyboard cable from the front of the terminal.
3. Turn the terminal so the screen faces away from you.

4. Remove the three screws securing the monitor rear housing to the case (remove the screw under the power cord first, then remove the two screws near the top of the housing).

NOTE: Remove the screws completely. If necessary, tip the unit backwards slightly.

5. To release the clamp holding the bezel and monitor rear housing together (See Figure 1-4):
 - a. Grasp the housing with your left hand.
 - b. Sharply tap the right side of the housing with the heel of your right hand.
6. Lift off the monitor rear housing.

Figure 1-4
Opening the Case



Removing the Power Supply

STOP! The CRT retains high voltages, even after the power has been turned off, and poses a potential shock hazard. Follow the CRT discharge procedure on page 1-4 of this section before removing and replacing the power supply.

Use Figure 1-5 as reference for removing and replacing the power supply.

1. Turn off the terminal and open the case (See page 1-4).
2. Turn the terminal so the screen faces away from you.
3. Remove the two Phillips screws securing the bezel to the case (the screws are located inside the case, one on each side of the power supply).
4. Disconnect the Ground connector, the power connector (P4) and the DC connectors (P1, P2 and/or P3) from the power supply.

NOTE: Only two connectors are attached at P1, P2 and P3. Pay close attention to the polarity for reference during reassembly.

5. Turn the unit so the screen faces you. Remove the two Phillips screws securing the power supply to the case.
6. Slide the power supply toward you to remove it from the case.


Replacing the Power Supply

1. Turn the unit so the screen faces you. Slide the power supply into the terminal until it locks into the plastic support bracket.
2. Reconnect the Ground connector, the power connector (P4) and the DC connectors (P1, P2 and P3).


NOTE: Any of the three connectors may be used. For example, you may take the connectors off P1 and P2 and replace them on P2 and P3.

3. Insert and tighten the two Phillips screws securing the power supply to the case.
4. Replace the bezel and monitor rear housing and close the case (See page 1-11).

Figure 1-5
Removing the Power Supply



FRONT VIEW



BACK VIEW

Removing the Video Module

STOP! The CRT retains high voltages, even after the power has been turned off, and poses a potential shock hazard. Follow the CRT discharge procedure on page 1-4 of this section before removing and replacing the video module.


Use Figure 1-6 as reference for removing and replacing the video module.

1. Turn off the terminal and open the case (See page 1-4).
2. Turn the unit so the screen faces away from you.
3. Disconnect the voltage lead at the anode by gently lifting the rubber cap and unhinging the metal lead.
4. Carefully remove the CRT connector (small PC board at the back of the CRT).
5. Remove the power connector (red), the video connector (white) and the yoke connector (blue) from the video board.
6. **NOTE:** In some 955 terminals the video module is on a base that slides up and down; in others, the video module is on a hinged base.

To determine which model you are working on, check below the video module. If there are three screws below the module, go on to the next step. If not, go to step 9.

7. Remove the two Phillips screws (one on each upper support bracket) holding the video module in place.
8. Remove the middle screw below the module and loosen the screw on each side of it. This allows the video module to slide down.
9. If the model you are working on is hinged, you must remove four screws.
 - a. Remove the screw on each side of the plate holding the video module in place.
 - b. Remove the two screws (one below the other) on the right side plate.
10. Remove the four Phillips screws holding the video board to its base; slide the board out of the terminal.

Figure 1-6
Removing the Video Module



Replacing the Video Module

1. Turn the terminal so the screen faces away from you.
2. Slide the video module onto its base (See Figure 1-6) until the four screw holes in the board line up with the four screw holes in the base.
3. Insert and tighten the four Phillips screws holding the video module to its base.
4. Reconnect the power connector (red), the video connector (white) and the yoke connector (blue) on the video module.
5. Carefully replace the CRT connector (small PCB at the back of the CRT).
6. Replace the anode cap:
 - a. Pull back the rubber portion of the anode cap, exposing the metal leads.

- b. Pinch the two leads together and insert them into the opening for the anode cap in the CRT. Release the leads.
 - c. Secure the rubber portion of the anode cap.
7. Insert and tighten the Phillips screws securing the module to the case. See step 6 (Removing the Video Module) if you are replacing the sliding module. See step 9 if you are replacing the hinged module.
8. Replace the bezel (if removed) and monitor rear housing; close the case (See page 1-11).

Removing the Logic Board and Shroud

Use Figure 1-7 as reference for removing and replacing the logic board and shroud.


1. Turn off the terminal. Disconnect the power cord and data cable(s) from the back of the terminal; disconnect the keyboard cable from the front of the terminal.
2. Rotate the complete unit so the back faces you. Remove the two Phillips screws (in the base) holding the logic board tray in place.
3. Grasp the logic board tray by its center tab; pull the tray toward you. Disconnect the red (P5) and white (P2) logic board connectors to slide the tray completely out of the terminal.
4. Remove the four brass screws securing the shroud to the logic board; remove the six Phillips screws securing the logic board to the tray.
5. Lift the logic board out of the tray.

Replacing the Logic Board and Shroud

1. Align the six screw holes in the logic board with the screw holes in the tray.
2. Loosely mount the six Phillips screws holding the logic board in place; insert and tighten the four brass screws holding the shroud to the logic board, then tighten the six Phillips screws securing the logic board.
3. Replace the logic board tray in the base:
 - a. Fit the metal flanges on the logic board tray into the guides at the back of the terminal. Hold the connector cables up so they do not interfere as you replace the tray.

- b. Reattach the red connector (P5) and the white connector (P2) on the logic board.
 - c. Align the keyboard connector with the opening in the front of the terminal.
4. Insert and tighten the two Phillips screws holding the logic board tray in the base.

Figure 1-7
Removing the Logic Board and Shroud



Closing the Case

1. Replace the bezel:
 - a. Place the bezel face down in front of the terminal. Raise the bezel slightly and hook its two bottom tabs into the openings (one under the contrast adjustor; one under the ON/OFF switch) in the lower case.
 - b. Swing the bezel up to frame the screen, matching the ON/OFF switch and contrast adjustor with the openings in the bezel.

- c. Carefully turn the screen away from you while holding the bezel in place. Insert and tighten the two Phillips screws securing the bezel to the case (these screws are located inside the case, on each side of the power supply).
2. Replace the monitor rear housing:
 - a. Position the monitor rear housing on the case, as shown in Figure 1-4.
 - b. Align the screw hole under the power cord with the lower screw hole in the housing.
 - c. Fit the four tabs in the housing over the edge of the lower case.
 - d. Fit the tab in the top of the bezel into the slot in the top of the monitor rear housing. Squeeze the bezel and housing together.
 - e. Insert and tighten the Phillips screw under the power cord and the two Phillips screws near the top of the housing.

Opening the Keyboard Case

1. Disconnect the coiled keyboard cable from the front of the terminal.
2. Turn the keyboard upside down and remove the six Phillips screws.
3. Turn the keyboard rightside up and remove the top cover.

Removing the Keyboard Circuit

1. Remove the four Phillips screws securing the keyboard circuit.
2. Lift the entire assembly out of the keyboard case.

VISUAL INSPECTION

A thorough visual inspection often makes the difference between success and failure in a repair attempt. Often a problem can be located just by close visual examination.

Terminal and Keyboard Exterior

Look for signs of accidental damage, abuse, or neglect. Keyboard failures are often caused by spilled liquids, sprayed cleaning solvents, staples, or paperclips.

Are there any dents or deep scratches on the exterior of the terminal or keyboard? If so, ask the user how and when the damage occurred. It may contribute to the problem with the unit.

Terminal and Keyboard Interior

Open the cases and inspect the keyboard and terminal interiors.

Keyboard: Check for signs of spilled liquids, foreign objects, unplugged devices, defective traces, and signs of overheating and burning. Check the telephone-style connectors (located on the back of the keyboard case and on the front of the terminal).

Wiring Harness: Check the condition of the wires and look for crushed insulation, exposed wires, and loose or broken connectors. Unplug the connectors and check that the pins are intact.

Logic Board: Check for loose chips, bent pins on chips, defective chip sockets, signs of overheating and burning, defective traces, and poor solder joints. Check that devices are properly installed.

Power Supply: Check for open fuses, defective components, and signs of overheating and burning.

Video Module: Check for defective components, signs of overheating, and defective traces.

Remove all defective modules for closer inspection and repair. When you finish the repairs, replace the module(s) and test them.

FAULT ISOLATION AT THE MODULE LEVEL

TeleVideo's modular terminal design makes isolating a problem to a particular module easy. You can either follow Table 1-1, Fault Isolation Guide, or replace each module in turn until the fault is corrected.

To use Table 1-1, find the description that resembles the problem in the terminal. Then, if applicable, refer to the troubleshooting guide for the suspected module.

**Table 1-1
Fault Isolation Guide**

Symptom	Suspected Module
No beep on power up	Logic board Line fuse Power supply Keyboard

Table 1-1 (Continued)
Fault Isolation Guide

Symptom	Suspected Module
No video, no cursor	Logic board Power supply Video module CRT
No external communication	Cable to host Logic board Power supply (-12V)
Incorrect characters	Logic board Keyboard
Incorrect attributes	Logic board
No keyboard communication	Logic board Keyboard cable
Fails to reset properly when CTRL RESET is pressed	Keyboard (See Service Bulletin number 65*)
No baud-rate selection	Logic board
Power supply fuse blowing	Video module Power supply
Line fuse blowing	See Service Bulletin Number 63*
High-pitched whine	Video module
Distorted video	Video module Power supply Logic board
Characters missing dots	Logic board Defective CRT
Display too dim/can't adjust	Video module Power supply
Video fades	Check that video module has been modified as described in Service Bulletin Number 67*

*Section 7 (Addenda) contains Service Bulletins applicable to the 955 terminal.

Table 1-1 (Continued)
Fault Isolation Guide

Symptom	Suspected Module
Online communication problem	Logic board Cable to host Host
Garbled date, missing data, "P3ER" error message (revision C and D logic board only)	Logic Board (See Service Bulletin Number 64*)
False "P3ER" error when using main RS232 port (in block mode and half-duplex with pins 4 and 5 jumpered)	Logic board (See Service Bulletin Number 58*)
Jittery screen	Video module Hertz setting
Wavy screen	Video module Power supply External interference
Incorrect voltages	Power supply
No light at cathode filament	Video module Power supply Defective CRT
Display not equal to key entry	Logic board Keyboard cable Cable to host Host
Visible retrace scanlines	Brightness adjustment Video module Logic board
Keyboard locked up	Keyboard cable Keyboard Logic board Software command
Fails self test	Logic board Power supply (+5V) Keyboard
Some keys inoperative	Keyboard Logic board

*Section 7 (Addenda) contains Service Bulletins applicable to the 955 terminal.

Table 1-1 (Continued)
Fault Isolation Guide

Symptom	Suspected Module
Horizontal bar across screen	Logic board Video module
Poor linearity	Video module
Cursor moves, no characters	Logic board
Vertical line across screen	Logic board Video module Yoke
Crackling sound with distorted video	Video module

TROUBLESHOOTING THE LOGIC BOARD AND KEYBOARD

This section is a guide to component-level repair of the logic board and keyboard modules.

Determine the type of logic board in your terminal, then refer to Table 1-2 or Table 1-3 to locate the suspected defective component:

For Gate Array models (part number 132160-00 - Gate Array location U34), use Table 1-2.

For Enhanced Gate Array models (part number 132880-00 - Gate Array location U37), use Table 1-3.

NOTE: You can also determine the type of logic board by comparing the board to the illustrations in Section 2 of this manual.

If you are not sure that a component is satisfactory, replace it before proceeding to the next test point. Before replacing a chip or component, check its inputs and outputs for proper levels and signal quality.

**Table 1-2
Gate Array Logic Board and Keyboard Troubleshooting Guide**

Symptom	Component	Location	Page
Display/Video			
No display, no beep, fails self test	65C02 Gate Array 2674 Sys. Eprom	U1 U34 U14 U4, U5	2 of 6 4 of 6 3 of 6 2 of 6
Distorted video	2674 2732 6116 74LS374 Gate Array	U14 U45 U6 U33 U34	3 of 6 4 of 6 2 of 6 4 of 6 4 of 6
Incorrect characters	2732 6551A Gate Array 74LS374 6116 74AS194 Sys. Eprom 8049 (Kybd)	U45 U9 U34 U32 U6 U37, U42 U4, U5 U2	4 of 6 6 of 6 4 of 6 4 of 6 2 of 6 4 of 6 2 of 6 KYBD

Table 1-2 (Continued)
Gate Array Logic Board and Keyboard Troubleshooting Guide

Symptom	Component	Location	Schematic Page
Display/Video			
Horizontal bar across screen	2674 Gate Array 74LS32 74LS08	U14 U34 U43 U44	3 of 6 4 of 6 3 of 6 4 of 6
No vertical sync	2674 7406 Gate Array	U14 U28 U34	3 of 6 3 of 6 4 of 6
No cursor	2674 65C02	U14 U1	3 of 6 2 of 6
Loss of attributes	2674 Gate Array Sys. Eprom 65C02	U14 U34 U4, U5 U1	3 of 6 4 of 6 2 of 6 2 of 6
Communications			
No full-duplex communication (FDX) at P3	6551A 1488 1489	U11 U3 U7	6 of 6 6 of 6 6 of 6
No full-duplex communication (FDX) at P4	6551A 1488 1489	U10 U3 U8	6 of 6 6 of 6 6 of 6
No status signal transmitted (DSR, DCD, CTS, DTR)	1488 6551A	U3, U12 U11	6 of 6 6 of 6
No status signal received (DCD, CTS)	1489 6551A	U7, U8 U11	6 of 6 6 of 6
Garbled data, missing data, "P3ER" error message (revision C and D logic board only)		See Service Bulletin Number 64*	
False "P3ER" error when using main RS232 port (in block mode and half-duplex with pins 4 and 5 jumpered)		See Service Bulletin Number 58*	

*Section 7 (Addenda) contains Service Bulletins applicable to the 955 terminal.

Table 1-2 (Continued)
Gate Array Logic Board and Keyboard Troubleshooting Guide

Symptom	Component	Location	Schematic Page
Keyboard			
All keys inoperative	6551A 74LS32 Gate Array 8049 (Kybd)	U9 U23, U47 U34 U2	6 of 6 6 of 6 4 of 6 4 of 6
One or more row of keys inoperative	6551A 74LS32	U9 U23, U47	6 of 6 6 of 6
One key inoperative	6551A Keyswitch 8049 (Kybd) 74LS145 (Kybd) 74LS32	U9 U2 U3 U23, U47	6 of 6 KYBD KYBD 6 of 6
SHIFT, CTRL, ALPHA LOCK, and function keys inoperative	6551A Sys Eprom 74LS145 (Kybd)	U9 U4, U5 U3	6 of 6 2 of 6 KYBD
No keyclick/no beep	Transducer (Kybd) 2N4401 (Kybd) 74LS32 6551A 8049 (Kybd)	Q1 U23 U9 U2	KYBD KYBD 6 of 6 6 of 6 KYBD
Fails to reset properly when CTRL RESET is pressed	See Service Bulletin Number 65*		

*Section 7 (Addenda) contains Service Bulletins applicable to the 955 terminal.

Table 1-3
Enhanced Gate Array Logic Board and Keyboard Troubleshooting

Symptom	Component	Location	Page
Display/Video			
No display, no beep, fails self test	65C02 Gate Array 2674 Sys. Eprom	U4 U37 U28 U14, U15	2 of 5 4 of 5 3 of 5 2 of 5
Distorted video	2674 2732 6116 74LS374 Gate Array	U28 U46 U16 U33 U37	3 of 5 4 of 5 2 of 5 4 of 5 4 of 5
Incorrect characters	2732 6551A Gate Array 74LS374 6116 74F166 Sys. Eprom 8049 (Kybd)	U46 U20 U37 U47 U16 U38 U14, U15 U2	4 of 5 5 of 5 4 of 5 4 of 5 2 of 5 4 of 5 2 of 5 KYBD
Horizontal bar across screen	2674 Gate Array 74LS32	U28 U37 U18	3 of 5 4 of 5 3 of 5
No vertical sync	2674 7406 Gate Array	U28 U40 U37	3 of 5 3 of 5 4 of 5
No cursor	2674 65C02	U28 U4	3 of 5 2 of 5
Loss of attributes	2674 Gate Array Sys. Eprom 65C02	U28 U37 U14, U15 U4	3 of 5 4 of 5 2 of 5 2 of 5
Communications			
No full-duplex communication (FDX) at P3	6551A 1488 1489	U22 U17 U9	5 of 5 5 of 5 5 of 5
No full-duplex communication (FDX) at P4	6551A 1488 1489	U21 U17 U5	5 of 5 5 of 5 5 of 5

Table 1-3 (Continued)
Enhanced Gate Array Logic Board and Keyboard Troubleshooting

Symptom	Component	Location	Schematic Page
Communications			
No status signal transmitted (DSR, DCD, CTS, DTR)	1488 6551A	U13, U17 U22	5 of 5 5 of 5
No status signal received (DCD, CTS)	1489 6551A	U5, U9 U22	5 of 5 5 of 5
Keyboard			
All keys inoperative	6551A 74LS32 Gate Array 8049 (Kybd)	U20 U11 U37 U2	5 of 5 5 of 5 4 of 5 KYBD
One or more row of keys inoperative	6551A 74LS32	U20 U11	5 of 5 5 of 5
One key inoperative	6551A Keypad 8049 (Kybd) 74LS145 (Kybd) 74LS32	U20 U2 U3 U11	5 of 5 KYBD KYBD 5 of 5
SHIFT, CTRL, ALPHA LOCK, and function keys inoperative	6551A Sys Eprom 74LS145 (Kybd)	U20 U14, U15 U3	5 of 5 2 of 5 KYBD
No keyclick/no beep	Transducer (Kybd) 2N4401 (Kybd) 74LS32 6551A 8049 (Kybd)	Q1 U11 U20 U2	KYBD KYBD 5 of 5 5 of 5 KYBD
Fails to reset properly when CTRL RESET is pressed	See Service Bulletin Number 65*		

*Section 7 (Addenda) contains Service Bulletins applicable to the 955 terminal.

TROUBLESHOOTING THE VIDEO MODULE

**STOP! HIGH VOLTAGES ARE PRESENT ON THE VIDEO MODULE.
USE EXTREME CARE DURING TROUBLESHOOTING.**

Visual Inspection

Turn the terminal off and remove the monitor rear housing, as described in Section 1 of this manual (Removing the Modules). Check the following possible problem areas before removing the video module from the terminal.

- a. Connectors: check for loose or damaged connectors, dirty contacts or bad crimps.
- b. Wires: check for any broken, loose or frayed wires.
- c. Components: check for any deformed, leaking or discolored components.

Correct any defects, then retest the terminal before continuing.

Remove the video module from the terminal, as described on page 1-8. Inspect the video module for:

- a. Deformed, leaking, or discolored components.
- b. Damaged components.
- c. Cracked or lifted traces.
- d. Poor solder joints (loose solder lumps, solder bridges, or cold solder joints).

Adjustments

Four adjustments can be made to the video module: height, linearity, brightness and focus (VR2). These controls are labeled on the video module. Use the following chart to determine the proper control to adjust.

Symptom	Control
Character intensity too bright or too dim	Brightness
Whole screen is too tall or too short	Height
Characters are not even in height from the top to the bottom of the screen	Linearity
Characters are not in focus	Focus

This section is a guide to component-level repair of the video module. When in doubt regarding the proper operation of a component, replace it before proceeding to the next test point. Before replacing a chip or component, check its inputs and outputs for proper levels and signal quality.

Symptom: No vertical deflection

1. Check IC-1 for vertical sync.
2. If the signal is improper or missing, trace back to P10 for vertical sync at pin 5.
3. If the signal is good, trace forward to IC-1, and related components up to the vertical yoke.

Symptom: No horizontal deflection

1. Check the base of Q301 for horizontal sync.
2. If the signal is improper or missing, trace back to P10 for horizontal sync at pin 1.
3. If the signal is good, check the output of the horizontal drive transformer T301 and the base of Q302. Trace for the presence of horizontal deflection through Q302, C306, L301, and L302 up to the horizontal yoke.

Symptom: Audible high-pitched whine

1. Check coils L301, L302, and flyback transformer.

Symptom: Video fades after a few minutes or after several hours.

Check that the video module has been modified as described in Service Bulletin Number 67*.

*Section 7 (Addenda) contains Service Bulletins applicable to the 955 terminal.

SCHEMATICS

This section contains schematics and silkscreens of the 955's major modules. For a brief description of the chip at each location on the logic board, determine the type of board in your terminal, then refer to Table 2-1 or Table 2-2.

For Gate Array models (part number 132160-00 - Gate Array location U34), use Table 2-1.

For Enhanced Gate Array models (part number 132880-00 - Gate Array location U37), use Table 2-2.

NOTE: You can also determine the type of logic board by comparing the board to the illustrations in Section 2 of this manual.

Refer to Section 3 of this manual for component part numbers.

**Table 2-1
IC Reference (Gate Array Logic Board)**

Location	Page	Type/Description
U1	2	MICROPROCESSOR 65C02 3MHZ
U2	2	74LS139 2X 1 OF 4 DECODER
U3	6	75188 4X LINE DRIVER
U4	2	SYSTEM EPROM 955
U5	2	SYSTEM EPROM 955
U6	2	2K x 8 CMOS STATIC RAM
U7	6	75189A 4X LINE RECEIVER
U8	6	75189A 4X LINE RECEIVER
U9	6	SY6551A/1 2MHZ SYN/AMI (KEYBOARD UART)
U10	6	SY6551A/1 2MHZ SYN/AMI (PRINTER UART)
U11	6	SY6551A/1 2MHZ SYN/AMI (HOST UART)
U12	6	75188 4X LINE DRIVER
U13	1, 2, 4	74LS00 4X 2-IN NAND GATE
U14	3	2674 ADVANCED VIDEO DISPLAY CONTROLLER (AVDC)
U15	2	74LS273 8X D-TYPE FLIP-FLOP

Table 2-1 (Continued)
IC Reference (Gate Array Logic Board)

Location	Page	Type/Description
U16	3	74LS157 4X 2-IN DATA SELECT MULTIPLEXER
U17	3	74LS157 4X 2-IN DATA SELECT MULTIPLEXER
U18	3	74LS245, N8T245N
U19	2, 4	74HC04 HEX INVERTER
U20	3	74LS245, N8T245N
U21	3	74LS157 4X 2-IN DATA SELECT MULTIPLEXER
U22	3	74LS157 4X 2-IN DATA SELECT MULTIPLEXER
U23	2, 5, 6	74LS32 4X 2-IN OR GATE
U24	1, 2, 4, 5	74LS02 4X 2-IN NOR GATE
U25	3	STATIC RAM 2K x 8 100ns.
U26	3	STATIC RAM 2K x 8 100ns.
U27	2	74LS32 4X 2-IN OR GATE
U28	1, 2, 3, 4	7406 6X INVERTER BUFFER/DRIVER
U29	1	8211 PROG VOLTAGE REGULATOR
U30	3	STATIC RAM 2K x 8 100ns.
U31	3	STATIC RAM 2K x 8 100ns.
U32	4	74LS374 8X D-TYPE FLIP-FLOP
U33	4	74LS374 8X D-TYPE FLIP-FLOP
U34	4	GATE ARRAY TVI 16
U35	1, 4	74LS374 8X D-TYPE FLIP-FLOP
U36	4	74AS194 4-BIT SHIFT REGISTER
U37	4	74AS194 4-BIT SHIFT REGISTER
U38	5	74LS74 2X D-TYPE E-TRIGGERED FLIP-FLOP
U39	5	74LS00 4X 2-IN NAND GATE

Table 2-1 (Continued)
IC Reference (Gate Array Logic Board)

Location	Page	Type/Description
U40	5	74AS163 SYNC 4-BIT COUNTER
U41	5	74S51 AND-OR INVERTER GATE
U42	4	74AS194 4-BIT SHIFT REGISTER
U43	3	74S32 4X 2-IN POS OR GATE
U44	3, 4, 6	74LS08 4X 2-IN AND GATE
U45	4	ROM 955 CHARACTER GENERATOR
U46	3	74LS32 4X 2-IN OR GATE
U47	1, 6	74LS32 4X 2-IN OR GATE
U48	3, 4, 5	74S04 6X INVERTER

Table 2-2
IC Reference (Enhanced Gate Array Logic Board)


Location	Page	Type/Description
U2	1	8211 PROG VOLTAGE REGULATOR
U3	1, 2	74LS132 4X 2-IN NAND SCHMITT
U4	2	65C02 MICROPROCESSOR 3 MHZ
U5	5	75189A 4X LINE RECEIVER
U7	1	7406 6X INVERTER BUFFER/DRIVER
U8	1, 5	74LS08 4X 2-IN AND GATE
U9	5	75189A 4X LINE RECEIVER
U11	2, 5	74LS32 4X 2-IN OR GATE
U13	5	75188 4X LINE DRIVER
U14	2	SYSTEM EPROM CO-FF
U15	2	CALCULATOR EPROM
U16	2	STATIC RAM 2K X 8 CMOS 150ns
U17	5	75188 4X LINE DRIVER
U18	3	74S32 4X 2-IN POS OR GATE
U19	2	74LS139 2X 1 OF 4 DECODER
U20	5	SY6551A/1 2 MHZ SYN/AMI (KYBD UART)
U21	5	SY6551A/1 2 MHZ SYN/AMI (PRINTER UART)
U22	5	SY6551A/1 2 MHZ SYN/AMI (HOST UART)
U23	1	74LS163 SYN 4-BIT COUNTER
U24	1, 2, 5	74LS32 4X 2-IN OR GATE
U25	3	74LS245, N8T245N 8X BUS TRANSCEIVER
U26	3	74LS157 4X 2-IN DATA SELECT MULTIPLEXER
U27	3	74LS157 4X 2-IN DATA SELECT MULTIPLEXER


Table 2-2 (Continued)
IC Reference (Enhanced Gate Array Logic Board)

Location	Page	Type/Description
U28	3	2674 ADVANCED VIDEO DISPLAY CONTROLLER (AVDC) 4 MHZ
U29	1,2,5	74HC04 HEX INVERTER
U30	3	74LS245, N8T245N 8X BUS TRANSCEIVER
U31	3	74LS157 4X 2-IN DATA SELECT MULTIPLEXER
U32	3	74LS157 4X 2-IN DATA SELECT MULTIPLEXER
U33	4	74LS374 8X D-TYPE FLIP-FLOP
U34	2	74LS32 4X 2-IN OR GATE
U36	3	STATIC RAM 8K X 8 100ns CMOS
U37	4	GATE ARRAY TSI-19
U38	4	74F166 8X SHIFT REGISTER
U39	2	74LS273 8X D-TYPE FLIP-FLOP
U40	3,4	7406 6X INVERTER BUFFER/DRIVER
U42	3,4	74LS08 4X 2-IN AND GATE
U43	3,5	74LS32 4X 2-IN OR GATE
U44	2,3,4	74LS04 6X INVERTER
U45	3	STATIC RAM 8K X 8 100ns CMOS
U46	4	CHARACTER GENERATOR
U47	4	74LS374 8X D-TYPE FLIP-FLOP
U48	3,4	74LS74 2X D-TYPE E-TRIGGERED FLIP-FLOP


8 | 7 | 6 | 5 | 4 | 3 | 2 | 1

APPLICATION	REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
NEXT ASSY	FIRST USED ON	A PROD RELEASE	266	1/16/85	SQ
		B REV B FAB PER ECO	269T	3/4/85	SC
		C REV C FAB SMALL BD	2820T	4/16/85	SC
		D REV VALUES OF R16 & R17	2866T	5/24/85	SC






APPLICATION		REVISION	DESCRIPTION		ECO NO.	DATE	APPROVED
NEXT ASSY	FIRST USED ON						
		SEE SH 1					



APPLICATION	REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
NEXT ASSY	FIRST USED ON	SEE SH 1			

D

D



C


C

B

B

A


A




MATERIAL		TOLERANCES UNLESS NOTED		CONTRACT NUMBER	
ITEM	FINISH	DIMENSION	INCH	DES	DATE
X	X	X	X	DR D LY	11/21/84
XX	X	X	X	CHK	DATE
ADD	X	X	X	ENGR	DATE
DESIGN ACTIVITY APPROVAL					
REMOVED ALL BLINDS AND SHARP EDGES					
CUSTOMER APPROVAL					
ANGLE	ANGLE	ANGLE	ANGLE	ANGLE	ANGLE

CONFIDENTIAL
THIS DOCUMENT IS THE PROPERTY OF
TELEVIDEO SYSTEMS, INC. AND CONTAINS
INFORMATION WHICH IS TRADE SECRET
AND PROPRIETARY TO TELEVIDEO. NO
PART OF THIS DOCUMENT MAY BE COPIED,
REPRODUCED, OR DISCLOSED TO ANY OTHER
PARTIES WITHOUT THE PRIOR WRITTEN
CONSENT OF TELEVIDEO SYSTEMS, INC.


PCB SCHEMATIC DIAGRAM
955 CONTROL BOARD
SIZE CODE IDENT D 132163-22 REV
SCALE 1:ONE SHEET 1 OF 6




APPLICATION	REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
	A	PROD RELEASE	2661	11/17/84	
	B	REL REV B FAB PER ECO	2691T	11/17/84	
	C	REL REV C FAB SMALL BD	2820T	11/17/84	
	D	REV VALUES OF R16, R17	2866T	11/17/84	
	E	REL REV D FAB PER ECO	2980T	11/17/84	
	F	ADD C41 PER ECO	3035T	11/17/84	
	G	REV R19 + JUMPERS	3155T	11/17/84	
	H	DEL R25 PER ECO	3222T	11/17/84	



APPLICATION	REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
NEXT ASSY	FIRST USED ON				
		SEE SH 1			





8	7	6	5	4	3	2	1
D	C	B	A				D
8	7	6	5	4	3	2	1




REF ID: P11-23 SH. 4		REF ID: P2-5 SH. 4	
REF ID: P11-22 SH. 4		REF ID: P2-1 SH. 4	
REF ID: SEE SH. 1		REF ID: 132163-00	
REF ID: MATERIAL		REF ID: CONTRACT NUMBER	
REF ID: DIMENSION INCH		REF ID: DATE	
REF ID: X	REF ID: Y	REF ID: DR	REF ID: DATE
REF ID: X2	REF ID: Y2	REF ID: CHL	REF ID: DATE
REF ID: X3	REF ID: Y3	REF ID: ENGL	REF ID: DATE
REF ID: FINISH		REF ID: DESIGN ACTIVITY APPROVAL	
REF ID: REMOVE ALL BURPS AND SHARP EDGES		REF ID: CUSTOMER APPROVAL	
REF ID: SHEET 3 OF 6		REF ID: REV H	

TELEVIDEO SYSTEMS, INC.
PCB SCHEMATIC DIAGRAM
955 CONTROL BOARD







8

7

6

5


4

3

2


1

APPLICATION	REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
NEXT ASSY	FIRST USED ON				
A		PROD RELEASE	2661	11/17/85	
B		REL REV B FAB PER ECO	2691T	11/17/85	
C		REL REV C FAB SMALL BD	2820T	11/17/85	
D		REV VALUES OF R16 & R17	2866T	11/17/85	
E		REL REV D FAB PER ECO	2980T	11/17/85	
F		ADD C41 PER ECO	3035T	11/17/85	
G		REV R19 & JUMPERS	3133T	11/17/85	
H		DEL R25 PER ECO	3222T	11/17/85	
J		ON SH.4 ADD R38 1M	3602T	10/19/85	
K		ON SH. 2 & 3 ADD SYS RAM- R/W	3636T	11/17/85	




NOTES : (UNLESS OTHERWISE SPECIFIED)

1. ALL RESISTORS ARE VALUED IN OHMS $\pm 5\%$ AND ARE 1/4W.
2. ALL CAPACITORS ARE VALUED IN MICROFARADS .




CONFIDENTIAL THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY. IT MAY NOT BE PART OF THIS DOCUMENT MAY BE COPIED REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.		TOLERANCES UNLESS NOTED		CONTRACT NUMBER	
DIMENSION mm INCH		DES	DATE		
X	-	X	11/17/85		
XX	-	X			
XXX	-	-			
DESIGN ACTIVITY APPROVAL					
CUSTOMER APPROVAL					
HOLE		X			
REMOVE ALL BURRS AND SHARP EDGES		X			

TeleVideo Systems, Inc.
PCB SCHEMATIC DIAGRAM
955 CONTROL BOARD
SIZE CODE IDENT REV
D 132163-00 **K**
SCALE 1:ONE SHEET 1 OF 6



CONFIDENTIAL
THIS DOCUMENT IS THE PROPERTY OF
TELEVIDEO SYSTEMS INC. AND CONTAINS
INFORMATION WHICH IS CONFIDENTIAL
AND PROPRIETARY TO TELEVIDEO.
PART OF THIS DOCUMENT MAY BE
REPRODUCED OR DISCLOSED
PARTIES WITHOUT THE PERMISSION


MATERIAL	TOLERANCES UNLESS NOTED				CONTRACT NUMBER	TeleVideo Systems, Inc.		
	DIMENSION	TYPICAL	DES	D LY		11/22/84 DATE		
FINISH	X =	+	DR		PCB SCHEMATIC DIAGRAM			
	XX =	-	CHR		955 CONTROL BOARD			
PROPERTY OF TELEVIDEO SYSTEMS INC.	XXX =	±	ENGR					
	X =	±	DESIGN ACTIVITY APPROVAL					
MS INC	X =	±	CUSTOMER APPROVAL					
REMOVE ALL BLURRS AND SHARP EDGES					SIZE	CODE IDENT	REV	
					D	132163-00	K	
					SCALE	NONE	SHEET	2 OF 6



DIETERICH PUŠI HISTORIK NO 844

CONFIDENTIAL		MATERIAL	TOLERANCES UNLESS NOTED	CONTRACT NUMBER	Televideo Systems, Inc.				
			DIMENSION MM INCH	DES	DATE				
		FINISH	X - *	DR	11/26/84				
			XX - *	CHK	DATE				
			AUX - *	ENGR	DATE				
			DESIGN ACTIVITY APPROVAL						
		REMOVE ALL BURRS AND SHARP EDGES	ANGLES *	CUSTOMER APPROVAL					
				SIZE	CODE IDENT	132163-00	REV		
				D			K		
				SCALE	NONE	SHEET 3 OF 6			

8	7	6	5	4	3	2	1			
				APPLICATION		REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
				NEXT ASSY	FIRST USED ON		SEE SH 1			



8

7

6

5


4


3


2

1


APPLICATION		REVISION	DESCRIPTION		ECO NO.	DATE	APPROVED
NEXT ASSY	FIRST USED ON		SEE SH 1				








8	7	6	5	4	3	2	1			
				APPLICATION		REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
				NEXT ASSY	FIRST USED ON		SEE SH 1			



COMPLIMENTARY THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE COPIED OR REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS INC.		PCB SCHEMATIC 955 ENHANCED G/A	
		SIZE D 132883-00	REV 13
		CODE IDENT	
		POLES	
		SCALES	
		NONE	SHEET 2 OF 3


8	7	6	5	4	3	2	1			
				APPLICATION		REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
				NEXT ASSEMBLY	FIRST USED ON		SEE SH 1			





CONFIDENTIAL		THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. CONTAINING CONFIDENTIAL INFORMATION. IT IS TO BE KEPT CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE REPRODUCED, REPRODUCED, COPIED, TRANSMITTED OR DISCLOSED, IN WHOLE OR IN PART, WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.	
MATERIAL		TOLERANCES UNLESS NOTED	
DIMENSION		DES.	DATE
X	-	D LY	11/26/94
IN	-	C INV	DATE
XX	-	ENGR	DATE
FINISH		CONTRACT NUMBER	
SPECIFICATIONS		132883-00	
DESIGN ACTIVITY APPROVAL		REV. B	
CUSTOMER APPROVAL		132883-00	
SIZE CODE IDENT		SCALE Y/CNE	
D		SHEET 3 OF 5	

● TeleVideo Systems, Inc.


PCB SCHEMATIC
955 ENHANCED G/A









955 CONTROL BOARD
REV B




955 CONTROL BOARD
REV C




955 CONTROL BOARD
REV D



APPLICATION		REVISION	DESCRIPTION		ECO NO.	DATE	APPROVED
NEXT ASSEMBLY	PRIOR ASSEMBLY		A	PROD REL	2965T	7/1/85	JK
			B	ADD D505 AND R302	2927T	7/1/85	JK



APPLICATION	REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
NEXT ACTN	PRINT USED ON	A PROD REL	2965T	7/1/85	SM Kim
		B ADD D505 AND R302	2927T	7/1/85	SM Kim
		C CHG R602 FROM 100K TO 220K	3118T	7/4/85	SM Kim
		D UPDATE VIDEO MON. ADD NOTE 2	3408T	7/1/86	SM Kim
		E REV DOC ERROR	3454T	7/6/86	SM Kim
		F ADD C201 47nF	3503T	7/9/86	SM Kim




NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTORS ARE 1/4W, ± 5%, RESISTANCE IS IN OHMS.
2. D502, D506 CONNECTED IN SERIES.

COMPARISON		NOTICE WHEN UNLESS NOTED		TeleVideo Systems, Inc.	
DIMENSION	INCH	MM	DATE		
				DR	L-Y14A
CHNL	Z	S	DATE	PCB SCHEMATIC	
				EMER	7/1/85
DESIGN AUTHORITY APPROVAL		SIZE		CODE IDENT	REV
REVIEWED AND APPROVED		D		132326-00	F
CUSTOMER APPROVAL		SCALE		X	SHEET 1 OF 1
REVIEWED AND APPROVED		ANGLE			

APPLICATION	REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
A	PROD REL		2965T	7/10/85	JK
B	ADD D505 AND R302		2927T	7/10/85	SMK
C	CHG R602 FROM BCK TO 200K		3118T	7/10/85	JK
D	UPDATE VIDEO MON. ADD NOTE 2		3408T	9/17/85	JK
E	REV DOC ERROR		3454T	10/16/85	JK
F	ADD C201 47nF		3503T	11/16/85	SMK
F1	CHG DESCRIPTION		3568T	11/16/85	JK
F2	Q501 WAS 2SC 2911		3880	8/10/85	JK



NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESISTORS ARE $1/4W \pm 5\%$. RESISTANCE IS IN OHMS.
2. D502, D506 CONNECTED IN SERIES.

CONFIDENTIAL
THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.

DIMENSION	40H		CONTRACT DES	DATE
	X	Z		
X1	Z	FINISH	DR L 2142	4/1/85
X2	Z		CHK	7/10/85
X3	Z		ENGR	JK
DESIGN ACTIVITY APPROVAL				
SIZE	CODE IDENT	REV	PCB SCHEMATIC	
D	132326-0C	F2	VIDEO MONITOR 955/PCS1	
SCALE	X	SHEET 1 OF 1		
REMOVE ALL BURRS AND SHARP EDGES				
ANGLES X				
CUSTOMER APPROVAL				

8

7

6

5


4

3

2


1

APPLICATION	REVISION	DESCRIPTION	ECO NO.	DATE	APPROVED
NEXT ASSY	FIRST USED ON	A PRELIMINARY RELEASE	3298	10/2/85	
		A PROD REL	3298	10/2/85	
		B ON SH. 1, C36 47 PF 500V WAS 3509 T C36 20PF	3509T	10/2/85	





NOTES: (UNLESS OTHERWISE SPECIFIED)

1. ALL RESISTORS ARE VALUED IN OHMS $\pm 5\%$ AND ARE 1/4W .
2. ALL CAPACITORS ARE VALUED IN MICROFARADS .
3. NOT USED: U39, C39, R46, R24, R40
4. HIGHEST DESIGNATIONS : U44, C43, R47



CONFIDENTIAL THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY. IT IS AGREED THAT NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.		MATERIAL	TOLERANCES UNLESS NOTED	CONTRACT NUMBER	TeleVideo Systems, Inc.	
DES	X	MM	INCH	DATE	DR	D LY
OR	X	inch	mm	DATE	CHK	DATE
CHK	X			DATE	ENGR	DATE
FINISH		REMOVED ALL BURRS AND SHARP EDGES		DESIGN ACTIVITY APPROVAL		CUSTOMER APPROVAL
ANGLES		X				
SCALE		NONE		CODE IDENT		132123-CG
REV		B		SHEET 1 OF 4		






CONFIDENTIAL
THIS DOCUMENT CONTAINS TELEVIDEO SYSTEM INFORMATION AND PROPRIETARY PART OF THIS DOCUMENT IS REPRODUCED OR USED BY PARTIES WITHOUT THE CONSENT OF THE

MATERIAL	TOLERANCES UNLESS NOTED		CONTRACT NUMBER		● TeleVideo Systems, Inc.	
	DIMENSION	MM INCH	DES	DATE	DR	ONLY DATE
FINISH	X = <u>+</u> XX = <u>-</u> XXX = <u>±</u>		CHR	DATE	ENGI	DATE
PCB SCHEMATIC DIAGRAM 955 GRAPHIC						
THE PROPERTY OF TELEVIDEO SYSTEMS INC. WHICH IS CONFIDENTIAL TO BE REVEALED NO MATERIAL MAY BE COPIED OR DISCLOSED TO ANYONE WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS INC.						
REMOVE ALL BURRS AND SHARP EDGES						
ANGLES <u>+</u>						
CUSTOMER APPROVAL						
SIZE	CODE IDENT		REV			
	D	132-23-00		B		
SCALE	NONE		SHEET 3 OF 4			

APPLICATION NEXT ASSY	REVISION FIRST USED CH	DESCRIPTION		ECO NO.	DATE	APPROVED
		SHEET 2 OF 4				


D

D




C

C



B

B




A



A

CONFIDENTIAL		CONTRACT NUMBER	
THIS DOCUMENT IS THE PROPERTY OF TELEVIDEO SYSTEMS, INC. AND CONTAINS INFORMATION WHICH IS CONFIDENTIAL AND PROPRIETARY TO TELEVIDEO. NO PART OF THIS DOCUMENT MAY BE COPIED, REPRODUCED OR DISCLOSED TO THIRD PARTIES WITHOUT THE PRIOR WRITTEN CONSENT OF TELEVIDEO SYSTEMS, INC.		DES	DATE
		DR	2-3-85
		CHK	DATE
		ENGR	DATE
		DESIGN ACTIVITY APPROVAL	
		CUSTOMER APPROVAL	
MATERIAL	TOLERANCES UNLESS NOTED		
FINISH			
SPECIFY ALL BLUFFS AND SHARP EDGES			
ANGLES *			
REV			
CODE IDENT	132123-00	REV 3	
SCALE	NONE	SHEET 2 OF 4	

TeleVideo Systems, Inc.
PCB SCHEMATIC DIAGRAM
955 GRAPHIC
D 132123-00 3
1



APPLICATION	REVISION	DESCRIPTION	ECONO	DATE	APPROVED
NEXT ASSY	FIRST USED ON	SEE SH ^T 1)			



FACTOR CONCENTRATION

4

MATERIAL FINISH	TOLERANCES UNLESS NOTED		CONTRACT NUMBER		 TeleVideo Systems, Inc. 955 / 305 / 370 HI TEK KYBD PCB SCHEMATIC
	DIMENSION	INCH	DES	DATE	
	X =	"	DR	DATE	
	XX =	"	CHK	DATE	
XXX =	"	ENGR	DATE		
DESIGN ACTIVITY APPROVAL					
CUSTOMER APPROVAL					
REMOVE ALL BLURS AND SHARP EDGES	ANGLES				
SCALE ~		SHEET 2 OF 2			
	SIZE D	CODE IDENT	131438-00	REV A	

ORDERING SPARE PARTS

You can order spare parts by telephone*, telex or by written purchase order. To place an order, contact the TeleVideo Regional Sales Office in your area, or contact our Corporate Spare Parts Order Entry Department at the following address:

TeleVideo Systems, Inc.
1170 Morse Avenue
P.O. Box 3568
Sunnyvale, CA 94088-3568

or call

Sunnyvale:	408-745-7760
Telex:	474-5041 TVISYS
Fax:	408-734-1927
TWX	910-338-7633

All orders are shipped F.O.B. our designated site.

*All telephone orders must be followed by a confirming purchase order clearly marked "Confirming Purchase Order".

Order parts by contacting the TeleVideo Regional Sales Office in your area, or contacting our Spare Parts Order Entry Department.

Table 3-1
955 Terminal Spare Parts List

MAJOR MODULES

Part Number	Description	List Price	Rec. Qty.
*132160-00	LOGIC BOARD	417.40	1
*132880-00	ENHANCED GATE ARRAY LOGIC BD.	250.00	1
*132325-00	VIDEO MONITOR BOARD	50.00	1
*132324-00	POWER SUPPLY	80.00	1
*130945-00	KEYBOARD ASSEMBLY	92.00	1
*122187-00	TUBE CRT 14" GREEN	85.00	1
*131747-00	TUBE CRT 14" AMBER	85.00	1

PCB ASSEMBLY LOGIC BOARD

NOTE: Determine whether you have a gate array logic board or an enhanced gate array board before ordering the shift register, gate array chip or static RAM chips. See page 3-3 for enhanced gate array part numbers.

Part Number	Description	List Price	Rec. Qty.
*130236-00	IC MICROPROCESSOR 65C02 3-MHZ	26.00	4
*121387-00	IC 2K x 8 CMOS STATIC RAM	14.00	4
*131405-00	IC GATE ARRAY TVI 16	42.31	5
131612-00	IC 74AS194 4-BIT SHIFT REG	5.00	
*180002-78**	IC SYSTEM EPROM 2764	35.00	4 sets
*180002-79**	IC SYSTEM EPROM 2764	32.00	4 sets
*180002-88**	IC SYSTEM EPROM 27128	32.00	4 sets
*180002-91**	IC SYSTEM EPROM	32.00	4 sets

*TeleVideo recommends dealers stock the quantity indicated per 100 units.

**Before ordering, check the part number on the EPROM(s). You must replace the EPROM(s) with the same type and combination you removed. The three possible combinations are:

1. Two 2764 EPROMs (P/N 180002-78; P/N 180002-79)
2. One 27128 EPROM - P/N 180002-88
3. P/N 180002-91; P/N 180002-88

Table 3-1 (Continued) - 955 Terminal Spare Parts List

PCB ASSEMBLY LOGIC BOARD

Part Number	Description	List Price	Rec. Qty.
*120530-00	IC SY6551A/1 2-MHZ SYN/AMI	6.00	2
*130234-00	IC 2674 AVDC 4-MHZ	28.00	4
*180002-26	IC ROM 955 CHAR GEN	35.00	2
*131154-00	CRY 19.3396-MHZ OSC	8.00	2 sets
*131155-00	CRY OSC 31.684-MHZ	17.00	2 sets
*131386-00	BATTERY LITHIUM CYLINDER	6.00	2

ENHANCED GATE ARRAY LOGIC BOARD

*270947-00	IC GATE ARRAY TSI-19	30.00	1
------------	----------------------	-------	---

PCB ASSEMBLY VIDEO MONITOR BOARD

*242816-00	TRANS FLYBACK KFS-20867	14.00	1
------------	-------------------------	-------	---

*TeleVideo recommends dealers stock the quantity indicated per 100 units.

Table 3-1 (Continued) - 955 Terminal Spare Parts List

ADDITIONAL PARTS

Part Number	Description	List Price	Rec. Qty.
*131219-00	KEYCAP KIT	20.00	1
131158-00	KEYSWITCH NONLOCKING	3.00	
131159-00	KEYSWITCH NONLOCKING MAR	3.00	
131157-00	KEYSWITCH LOCKING	4.00	
122911-00	PWR CORD 3-COND SHLD 10A 125V	10.00	
122161-00	CBL ASY 6 CONDUCTOR RJ12	10.00	
132165-00	BEZEL	9.00	
132166-00	REAR HSG	19.60	
132155-00	BASE PEDESTAL	6.40	
132143-00	OUTER SHIPPING CARTON	15.00	
132144-00	SHIPPING CARTON STYROFOAM RT	15.00	
132145-00	SHIPPING CARTON STYROFOAM LEFT	15.00	
131969-00	OPERATOR'S MANUAL 955	20.00	
131968-00	MAINTENANCE MANUAL 955	50.00	

PRICES ARE SUBJECT TO CHANGE WITHOUT NOTICE

*TeleVideo recommends dealers stock the quantity indicated per 100 units.

Table 3-2
955 Parts Reference List

**NOTE: NOT ALL PARTS LISTED IN TABLE 3-2 WILL BE STOCKED BY
TELEVIDEO**

MAJOR MODULES

Part Number Description

132160-00	LOGIC BOARD
132880-00	ENHANCED GATE ARRAY LOGIC BOARD
132325-00	VIDEO MONITOR BOARD
132324-00	POWER SUPPLY
130945-00	KEYBOARD ASSEMBLY
122187-00	TUBE CRT 14" GREEN
131747-00	TUBE CRT 14" AMBER

PCB ASSEMBLY LOGIC BOARD

Determine whether you have a gate array logic board or an enhanced gate array logic board, then refer to the appropriate parts list (page 3-5 for the gate array; page 3-7 for the enhanced gate array.

PCB ASSEMBLY GATE ARRAY LOGIC BOARD - PART NUMBER 132160-00

Part Number	Description	Location
130236-00	IC MICROPROCESSOR 65C02 3-MHZ	U1
120272-00	IC 74LS139 2X 1 OF 4 DECODER	U2
120292-00	IC 75188N 4X LINE DRIVER	U3, 12
180002-78*	IC SYSTEM EPROM 2764	U4
180002-79*	IC SYSTEM EPROM 2764	U5
180002-88*	IC SYSTEM EPROM 27128	U4
180002-91*	IC SYSTEM EPROM	U5
121387-00	IC 2K x 8 CMOS STATIC RAM	U6
120294-00	IC 75189A 4X LINE RECEIVER	U7, 8
120530-00	IC SY6551A/1 2-MHZ SYN/AMI	U9, 10, 11
120242-00	IC 74LS00 4X 2-IN NAND GATE	U13, 39
130234-00	IC 2674 AVDC 4-MHZ	U14

*Before ordering, check the part number on the EPROM(s). You must replace the EPROM(s) with the same type and combination you removed. The three possible combinations are:

1. Two 2764 EPROMs (P/N 180002-78; P/N 180002-79)
2. One 27128 EPROM - P/N 180002-88
3. P/N 180002-91; P/N 180002-88

Table 3-2 (Continued) - 955 Parts Reference List**PCB ASSEMBLY GATE ARRAY LOGIC BOARD - PART NUMBER 132160-00**

Part Number	Description	Location
120376-00	IC 74LS273 8X D-TYPE FF	U15
120274-00	IC 74LS157 4X2-IN DATA SEL/MLT	U16, 17, 21, 22
120362-00	IC 74LS245, N8T245N	U18, 20
131609-00	IC 74HC04 HEX INVERTER	U19
120258-00	IC 74LS32 4X 2-IN OR GATE	U23, 27, 46, 47
120416-00	IC 74LS02 4X 2-IN NOR GATE	U24
131634-00	IC STATIC RAM 8K x 8 100ns.	U25, 31
131615-00	IC STATIC RAM 2K x 8 100ns.	U25, 26, 30, 31
120348-00	IC 7406 6X INVTR BFR/DRV	U28
131614-00	IC 8211 PROG VOLT REG	U29
120290-00	IC 74LS374 8X D-TYPE FF	U32, 33, 35
131405-00	IC GATE ARRAY TVI 16	U34
131612-00	IC 74AS194 4-BIT SHIFT REG	U36, 37, 42
120266-00	IC 74LS74 2X D-TYPE E-TRIG FF	U38
131611-00	IC 74AS163 SYNC 4-BIT COUNTER	U40
120456-00	IC 74S51 AND-OR INVTR GATE	U41
120388-00	IC 74S32 4X 2-IN POS OR GATE	U43
120252-00	IC 74LS08 4X 2-IN AND GATE	U44
180002-26	IC ROM 955 CHAR GEN	U45
120246-00	IC 74S04 6X INVTR	U48
131551-00	TRAN 2N4264 NPN	Q1-3
120469-00	TRAN 2N2222A NPN/SILICON	Q4
131154-00	CRY 19.3396-MHZ OSC	Y1
131155-00	CRY OSC 31.684-MHZ	Y2
122168-00	CRY 3.6864-MHZ	Y3
131386-00	BATTERY LITHIUM CYLINDER	B1
121440-00	RES CF 82 OHM 1/4W 5%	R1-5, 9, 10, 13, 24
120517-00	RES CF 470 OHM 1/4W 5%	R6
120521-00	RES CF 1000 OHM 1/4W 5%	R7, 12, 14, 28, 34
120533-00	RES CF 180 OHM 1/4W 5%	R8
120381-00	RES CF 4.7 OHM +/-5%	R11
126182-00	RES MF 22K OHM 1/4W +/-1%	R15
120531-00	RES CF 4700 OHM 1/4W 5%	R16, 21, 23, 25, 26, 36, 37
120341-00	RES CF 10K OHM 1/4W 5%	R17, 35
126184-00	RES MF 1M OHM 1/4W +/-1%	R18
131829-00	RES MF 71.5K OHM 1/4W 1%	R19
120337-00	RES CF 47K OHM 1/4W 5%	R20, 27
120371-00	RES CF 680 OHM 1/4W 5%	R29
120413-00	RES PK 4.7K OHM 10P SIP	RP1
120427-00	RES PK 1K OHM 8P SIP	RP2
120429-00	RES PK 4.7K OHM 8P SIP	RP4
130177-00	CAP TANT 4.7uF 16V +/-20%	C2, 114

Table 3-2 (Continued) - 955 Parts Reference List**PCB ASSEMBLY GATE ARRAY LOGIC BOARD - PART NUMBER 132160-00**

Part Number	Description	Location
130172-00	CAP GL PK .1uF 25V +80%	C3, 6, 7, 100-105, 108-110, 112, 116, 118, 124, 126-129, 131, 132
130190-00	CAP GL PK .001uF 25V +80 -20	C5
130175-00	CAP ELEC 22uF 16V +80%	C9, 11-13
130173-00	CAP GL PK 330pF 25V +/-20%	C14-20, 24-27, 34-36
130183-00	CAP GL PK 100pF 50V +/-10%	C21, 38
130176-00	CAP ELEC 10uF 16V +80%	C28-30
130179-00	CAP GL PK 47pF 50V	C31, 33, 40, 47
120279-00	CAP ELEC 1uF 16V 10%	C37
120251-00	CAP MICA 150pF 500V 1%	C43, 45
120301-00	CAP CER .1uF 50V 10%	C106, 107, 111, 113, 115, 117, 119-123, 125, 130, 134, 135, 136, 137, 138
120475-00	DIODE 1N914	CR3, 5-7, 9-11
131746-00	DIODE 1N5817 SCHOT BAR RECT 1A	CR8

ENHANCED GATE ARRAY LOGIC BOARD - PART NUMBER 132880-00

Part Number	Description	Location
131614-00	IC 8211 PROG VOLT REG	U2
123620-00	IC 74LS132 4X 2-IN NAND SCHMITT	U3
130236-00	IC 65C02 MICROPROCESSOR 3 MHZ	U4
120294-00	IC 75189A 4X LINE RECEIVER	U5, 9
120348-00	IC 7406 INVERTER BFR/DRV	U7, 40
120252-00	IC 74LS08 4X 2-IN AND GATE	U8, 42
120258-00	IC 74LS32 4X 2-IN OR GATE	U11, 24, 34, 43
120292-00	IC 75188 4X LINE DRIVER	U13, 17
180002-88	IC SYSTEM EPROM CO-FF	U14
180002-91	IC CALCULATOR EPROM	U15
270992-00	IC STATIC RAM 2K X 8 CMOS 150ns	U16
120388-00	IC 74S32 4X 2-IN POS OR GATE	U18
120272-00	IC 74LS139 2X 1 OF 4 DECODER	U19
120530-00	IC SY6551A/1 2 MHZ SYN/AMI	U20-22
120276-00	IC 74LS163 SYN 4-BIT COUNTER	U23
120362-00	IC 74LS245, N8T245N	U25, 30
120274-00	IC 74LS157 4X 2-IN DATA SEL/MLT	U26, 27, 31, 32
130234-00	IC 2674 AVDC 4 MHZ	U28
131609-00	IC 74HC04 HEX INVERTER	U29
120290-00	IC 74LS374 8X D-TYPE FLIP-FLOP	U33, 47

Table 3-2 (Continued) - 955 Parts Reference List

ENHANCED GATE ARRAY LOGIC BOARD - PART NUMBER 132880-00

Part Number	Description	Location
270958-00	IC STATIC RAM 8K X 8 100ns CMOS	U36, 45
270947-00	IC GATE ARRAY TSI-19	U37
270737-00	IC 74F166 8X SHIFT REGISTER	U38
120376-00	IC 74LS273 8X D-TYPE FF	U39
120248-00	IC 74LS04 6X INVERTER	U44
180002-26	IC CHARACTER GENERATOR	U46
120266-00	IC 74LS74 2X D-TYPE E-TRIGGERED FLIP-FLOP	U48
131386-00	BATTERY LITHIUM CYLINDER	B1
131746-00	DIODE 1N5817 SCHOT BAR RECT 1A	CR1, 4, 5, 9
120475-00	DIODE 1N914	CR2, 3, 6-8
120469-00	TRAN 2N2222A NPN/SILICON	Q1
131551-00	TRAN 2N4264 NPN	Q2, 4
122168-00	CRYSTAL 3.6864 MHZ	Y1
131154-00	CRYSTAL 19.3396 MHZ OSC	Y2
131155-00	CRYSTAL OSC 31.684 MHZ	Y3
120531-00	RES CF 4700 OHM 1/4W 5%	R1, 7, 8, 10, 17, 18, 22, 23, 28, 44, 45, 50, 51, 55, 56, 59, 61, 62
126184-00	RES MF 1M OHM 1/4W +/- 1%	R2
131829-00	RES MF 71.5K OHM 1/4W 1%	R3
126182-00	RES MF 22K OHM 1/4W +/- 1%	R4
120337-00	RES CF 47K OHM 1/4W 5%	R5
120521-00	RES CF 1000 OHM 1/4W 5%	R6, 11-13, 15, 25, 26, 30, 32-37, 39, 41, 42, 52-54, 57
120341-00	RES CF 10K OHM 1/4W 5%	R9
120371-00	RES CF 680 OHM 1/4W 5%	R14
121440-00	RES CF 82 OHM 1/4W 5%	R19, 21, 43, 47, 48, 49, 29
270414-00	RES CF 2.2M OHM 1/4W	R24
121770-00	RES CF 820 OHM 1/2W 5%	R27
120517-00	RES CF 470 OHM 1/4W 5%	R31
120533-00	RES CF 180 OHM 1/4W 5%	R38
120381-00	RES CF 4.7 OHM +/- 5%	R40
120365-00	RES CF 240 OHM 1/4W 5%	R46
120373-00	RES CF 27K OHM 1/4W 5%	R60
120429-00	RES PK 4.7K OHM 8-PIN SIP	RP1
130175-00	CAP ELECT 22uF 16V +80%	C1, 82, 87, 88
130172-00	CAP GL PK .1uF 25V +80%	C3
120251-00	CAP MICA 150 pF 500V	C4, 20
130179-00	CAP GL PK 47pF 50V	C5, 7, 27, 53

Table 3-2 (Continued) - 955 Parts Reference List**ENHANCED GATE ARRAY LOGIC BOARD - PART NUMBER 132880-00**

Part Number	Description	Location
130176-00	CAP ELECT 10uF 16V +80%	C6, 38
120301-00	CAP CER .1uF 50V 10%	C8, 9, 12, 22, 25, 28, 29, 35, 37, 39, 40, 42, 47-52, 55-62, 64-66, 68-72, 74-77, 79, 83, 85, 86, 89, 90, 92
130174-00	CAP GL PK .01uF 25V +80% -20%	C10
130183-00	CAP GL PK 100 pF 50V +/- 10%	C11, 19
130173-00	CAP GL PK 330pF 25V +/- 20%	C13-18, 30-34, 43-46, 73
120279-00	CAP ELEC 1uF 16V 10%	C26
130177-00	CAP TANT 4.7uF 16V +/- 20%	C67, 78

PCB ASSEMBLY VIDEO MONITOR BOARD - PART NUMBER 132325-00

270884-00	TRAN KTC 2235(0)	Q301
270883-00	TRAN BU406	Q302
120485-00	DIODE 1N4148 SWITCH	D301
241301-00	DIODE MR856	D302, 303
241300-00	DIODE BA159	D502-504, 506
270882-00	DIODE 1N4755	D505
122022-00	DIODE 1N4004 MOT	D601
242817-00	TRANS H DRIVE HDT-955	T301
242816-00	TRANS FLYBACK KFS-20867	T302
241020-00	COIL LINEARITY FIXED YEL DOT	L301
241021-00	COIL WIDTH W-955	L302
242000-00	IC VERT AMP TDA-1170N	IC1
120441-00	POT TRIM 100K OHM TOP-ADJ PCMT	SFR1, 2, 4
121801-00	POT FOCUS 2M OHM	VR2
120377-00	RES CF 47 OHM 1/4W +/-5%	R301, 501
131800-00	RES CF 22K OHM 1/4W 5%	R302
121770-00	RES CF 820 OHM 1/2W 5%	R504
120403-00	RES CF 220 OHM 1/4W 5%	R512
120531-00	RES CF 4700 OHM 1/4W 5%	R601, 611
240102-00	RES CF 180K OHM 1/4W	R603
240104-00	RES CF 220K OHM 1/4W	R602, 606
240103-00	RES CF 390K OHM 1/4W	R604
120337-00	RES CF 47K OHM 1/4W 5%	R605
240108-00	RES MF 1.0 OHM 1W	R607
131502-00	RES CF 68K OHM 1/4W +/- 5%	R608
249700-01	RES CF 33K OHM 1/4W	R609
240105-00	RES CF 56K OHM 1/4W	R610
240106-00	RES CF 3.3 OHM 1/4W	R613
240107-00	RES CF 3.3 OHM 1/2W	R614
121967-00	CAP ELEC 4.7uF 16V	C301

Table 3-2 (Continued) - 955 Parts Reference List

PCB ASSEMBLY VIDEO MONITOR BOARD - PART NUMBER 132325-00

Part Number	Description	Location
249017-00	CAP PF 0.01uF 50V	C302
240910-00	CAP PF 0.001uF 400V	C303
241124-00	CAP PP .01uF 630V	C304
130127-00	CAP ELEC 220uF 25V	C305
249032-00	CAP ELECT 6.8uF 25V NON-POL	C306
240909-00	CAP PF 0.22uF 50V	C307
130827-00	CAP ELEC 100uF 100V RADIAL LDS	C502
130186-00	CAP CER .02uF 50V	C503
270880-00	CAP MF .01uF 800V 10% RAD	C504
130126-00	CAP PF .033uF 400V	C507
240907-00	CAP PF 0.1uF 50V	C601, 603, 604, 611
240908-00	CAP PF 0.15uF 50V	C602
249015-00	CAP ELEC 2200uF 16V	C605
249003-00	CAP ELECT 100uF 25V	C606
121959-00	CAP CER 220pF 50V	C607
121962-00	CAP ELEC 2200uF 10V	C608
249027-00	CAP ELECT 47uF 25V	C609
240700-00	CAP CER 470pF 50V	C612

ADDITIONAL PARTS

131219-00	KEYCAP KIT
131158-00	KEYSWITCH NONLOCKING
131159-00	KEYSWITCH NONLOCKING MAR
131157-00	KEYSWITCH LOCKING
121700-00	IC 74LS145 (KYBD) (U3)
120455-00	TRANSISTOR 2N4401/2SC1166 (KYBD - Q1)
121390-00	KYBD CPU (8049) (U2)
122151-00	TRANSDUCER AUDIO (KYBD)
130948-00	HSG KEYBOARD TOP
130949-00	HSG KEYBOARD BOTTOM
132189-00	OVERLAY FUNCTION KEY 955 BLANK
123361-00	PWR CORD 3-COND SHLD 10A 125V
122161-00	CBL ASY 6 CONDUCTOR RJ12
132165-00	BEZEL
132166-00	HSG REAR
132155-00	BASE PEDESTAL
132143-00	OUTER SHIPPING CARTON
132144-00	SHIPPING CARTON STYROFOAM RT
132145-00	SHIPPING CARTON STYROFOAM LEFT
132195-00	FUSE HOLDER
122985-03	FUSE 1.5 AMP 250V SLOW BLOW (115V ONLY)
122985-01	FUSE .75 AMP 250V SLOW BLOW (230V ONLY)
132172-00	CONTRAST POT
132167-00	BRIGHTNESS KNOB
132158-00	PANEL REAR PEDESTAL
132441-00	CURRENT LOOP KIT
131969-00	OPERATOR'S MANUAL 955
131968-00	MAINTENANCE MANUAL 955

OVERVIEW

Determine the type of logic board in your terminal, then refer to the theory of operation that applies to your board.

For Gate Array models (part number 132160-00 - Gate Array location U34), read the information starting on page 4-1 .

For Enhanced Gate Array models (part number 132880-00 - Gate Array location U37), read the information starting on page 4-13 .

NOTE: You can determine the type of logic board by comparing the board to the illustrations in Section 2 of this manual.

GATE ARRAY LOGIC BOARD THEORY OF OPERATION

The terminal logic is based on a 65C02 8-bit microprocessor rated at 3 MHz, capable of addressing 65K bytes of memory.

Figure 4-1 shows a block diagram of the gate array logic board.

Refer to the schematic diagram in Section 2 while reading the Theory of Operation that follows.

Clock Circuit (See sheet 5 of the schematic)

The 955 has two display modes: 80-column and 132-column. Two clock oscillators (Y1 and Y2) accommodate the two modes. Y1 oscillates at 19.3396 MHz and serves as the basic clock in 80-column mode. Y2 oscillates at 31.084 MHz and serves as the basic clock in 132-column mode.


One half of U41 (a 74S51 AND/OR INVERT) selects Y1 or Y2. The level on the 80/132 line determines which oscillator's output appears at pin 6 of U41. This output, DOT CLOCK, serves two purposes: as a clock to shift video data through a shift register (see CHARACTER GENERATION, page 4-9) and as a clock for a divide-by-nine counter (U40). The 955's character cell is nine pixels wide; thus, the divide-by-nine counter.

U40 (74AS163) provides the basis for the CPU system clock and for the character clock used by the CRT controller (AVDC SCN2674 - U14).

The CRT controller uses the CCLK BAR* signal as the character clock. An inversion of this clock, CCLK, generates the CPU system clock or Phi zero (\emptyset_0).

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

**Figure 4-1
955 Block Diagram (Gate Array Logic Board)**



The CPU system clock and character clock are synchronized and interleaved (see SCREEN DATA STORAGE, page 4-11). This allows the same clock to be used for system timing and for display generation.

Two considerations require CCLK to be modified for use as the system clock. They are: 1) the CPU's 3 MHz frequency limitation; and, 2) the requirement that any speed Universal Asynchronous Receiver Transmitter (UART) be used.

To overcome the CPU's speed limitation, CCLK is divided by 2 when in 132-column mode (see discussion in the next paragraph). To allow the use of any speed UART, the system clock is stretched out whenever the UARTs are accessed by the CPU (see discussion under Clock Stretch Timing).

In 132-column operation, the character clock is 31.084 MHz divided by 9, or 3.454 MHz. Dividing by 2 overcomes the CPU's 3 MHz frequency limitation while allowing the character and system clocks to be synchronized and interleaved. This is accomplished by half of U38 (a D-type flip-flop connected in toggle mode, thus dividing by 2). The Q BAR* output of U38 (pin 6) is connected to one input of the second section of U41 (74S51). The other input to U41 is CCLK.

In 132-column mode, the output of U38 is used for Phi zero; in 80-column mode, CCLK is used for Phi zero.


Clock Switching

Clock switching occurs in the following way. When the system clock is switched from 132-column mode (divide-by-2) to 80-column mode, or vice versa, the transition must occur during the inactive or low portion of the clock being switched to. Two gates of U39 are cross-connected to form a simple set/reset flip-flop. The outputs of the flip-flop control which clock is gated to the output of U41 (pin 8).

When the 80/132 line switches from low to high under system control (going to 132-column mode) the U39 flip-flop will not change state unless the Q output of U38 is high (Q BAR* is low). Conversely, when the 80/132 line switches from high to low, the U39 flip-flop will not change unless CCLK is low. This timing is illustrated in Figure 4-2.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

Figure 4-2
Clock Switching



Clock Stretch Timing

Clock Stretch Timing occurs in the following sequence:


Using SYSTEM RESET BAR*, U38** is initialized with Q BAR* output high (pin 8). This gates the output of U41 directly through NAND gate U39 to be used for Phi zero. If the output of U41 is low and COMM BAR* (a CPU address bus decode that signifies a UART access) is low, a positive edge is provided to the clock input of U38. This causes the Q BAR* output to toggle low, which in turn holds Phi zero high.

COMM BAR* remains low as long as Phi zero is high, allowing the next negative transition of U41's output to toggle U38 again, which returns it to the initialized state. This timing is illustrated in Figure 4-3.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

**The remaining half of U38 is connected in toggle mode.

Figure 4-3
CPU Clock Stretch Timing



The three other clocks provided by the clock circuitry are: DCC, DCC BAR* and Q1 BAR*.

DCC is used to load parallel character data into the video shift register (see Display Generation, page 4-10).

DCC BAR* is used to latch attribute data and display control signals into the gate array (see Display Generation, page 4-10).

Q1 BAR* is used to produce the signals necessary to properly write data into the character and attribute RAMs (see Screen Data Storage, page 4-11).

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

CPU System And Control (See sheets 1 and 2 of the schematic)

The CPU system consists of the CPU (65C02 - U1), the address bus decoder (74LS139 - U2, plus some gates), the system EPROMs (2764's - U4 and U5), system RAM (6116 LP4 - U6), the system reset circuit, and the control latch (74LS273 - U15).

The CPU is the controller for the entire board, initializing and controlling all of the UARTs, the CRT controller, the clock circuits and the video gate array. It also processes all of the data received from the keyboard, computer or printer, and updates the screen RAM accordingly.

Many of the display features, such as smooth scrolling and line lock, are controlled by the CPU in conjunction with the CRT controller.

Each device on the board has a specific address or range of addresses, as shown on the memory map (see Table 4-1).

The decoder chip (U2) provides the chip selects for all the devices on the memory map. Section one of this chip divides the 65K address range of the 65C02 into four 16K blocks.

The highest range block is used to select the system EPROMs, which contain the system firmware (a specialized operating system). The next lower 16K block is used for character RAM, which with attribute RAM (the next lower 16K block), is expandable to 16K bytes. The lowest 16K block is divided into four, 4K blocks by the second section of U2 and is allocated as follows.

The highest 4K block selects the optional system ROM, if it is installed. The next lower 4K block selects the CRT controller. The next lower 4K block selects the UARTs, graphics option board, and control latch. The lowest 4K block selects system RAM.

System RAM serves two purposes in the 955. Part of the RAM is used by the firmware as the stack and other temporary data stores, such as input and output buffers. In addition, the RAM is backed up by a battery, thus retaining the data even with power switched off. This allows portions of the RAM to be used for function key programming and to retain initialization parameters.

To retain data two things must occur: 1) the voltage to the RAM must not fall below 2 volts; and, 2) the RAM must be deselected as power from the power supply discharges.

Voltage is maintained by the battery (B1). Deselecting the RAM is accomplished by using a transistor (Q1) in series with the chip select signal from the decoder (see discussion in the next paragraph).

Table 4-1
Memory Map

FFFF	SYSTEM ROM
F000	
DFFF	SYSTEM ROM
C000	
BFFF	
	CHARACTER RAM
8000	
7FFF	ATTRIBUTE RAM
4000	
3FFF	OPTION ROM
3000	
2FFF	CRTC
2000	
18FF	HOST UART
1800	
14FF	PRINTER UART
1400	
12FF	KEYBOARD UART
1200	
11FF	CONTROL LATCH
1100	
10FF	GRAPHICS OPTION
1000	
0FFF	SYSTEM RAM
0000	

With power on, SYSTEM RESET BAR* is high, turning Q1 on and allowing the chip select signal to go to the RAM. When power goes away, the SYSTEM RESET BAR* signal goes low when +5 volts falls below 4.4 volts. This turns Q1 off, causing pin 18 of the RAM to follow the voltage at the junction of CR3 and R29. This voltage drops at the same rate as +5 volts until the battery voltage is reached (typically 2.8 to 3 volts), at which time the battery voltage takes over. As an added precaution, pin 21 of the RAM (WE BAR*) is also deselected during power down (Q2).

The CPU system uses the control latch to give the firmware control over some hardware devices that do not interface to the data bus. Starting with the Q0 output of U15, the control latch's output signals are:

DTR

Data Terminal Ready. A signal sent to the host computer telling it to stop transmitting data to the 955 (DTR high).

HIGH SPEED

Used to control the transmit and receive clock to the computer port UART. When this signal is high, the clock frequency is 3.6864 MHz; when it is low, the frequency is 1.8432 MHz. This allows for a maximum baud rate of 38.4 Kbaud in high-speed mode.

MODEM

Used only if an internal modem is installed in the 955. When this signal is low, the internal modem interfaces with the computer port UART; when it is high, the RS232 interface is used.

BOG/GOB

Connects to the video gate array and is used to control the normal background of the display. A low on this line provides a light background; a high produces a dark background.

LINE/PAGE ATT

Connects to the video gate array. Causes the selected attribute to carry to the end of the present character row (low) or to the end of the display (high).

EMB/NONEMB

Connects to the video gate array and controls the appearance of the attribute character. In embedded mode (space), the attribute character appears as a half-intensity space and prevents displaying data in the attribute character position. In nonembedded mode (no space) the attribute character does not appear and it is possible to display data at any location on the screen.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

The reset circuit is shown on sheet 1 of the schematic. For the CPU to initialize properly, the RESET BAR* input (pin 40) must be held low for a minimum of six system clock cycles after voltage is at the operating level (4.75 volts minimum).

The node labeled SYSTEM RESET BAR* is controlled by the outputs of three devices: U29, U28 and Q4. Until the +5 volts reaches the operating level for these devices, their outputs are in a high-impedance state (not being driven to either a high or low state). During this period the node is held low by pull-down resistor R36.

When the voltage reaches the 1.6-volt level, U29 begins to drive the node low and continues to do so until the voltage gets above 4.6 volts. At the 2.2-volt level the output of U28 also begins to drive the node low and continues to do so until the level on pin 4 of U13 reaches the 2.2-volt level. This is delayed by the RC network consisting of R20 and C28. The result is that SYSTEM RESET BAR* is held low for 60 to 80 milliseconds after +5 volts reaches the 4.75-volt level.

When all the devices stop driving the node low, a high level is applied to the node through Q4, which serves as an active pull-up with a delayed response relative to +5 volts. This prevents the node from following +5 volts during the early stages of a power-up sequence (when +5 volts is lower than 1.6 volts).

At power-down the controlling device is U29. Its output is driven low when the supply goes below 4.4 volts. This is not necessary for proper operation of the CPU, but is critical for the integrity of the battery backed-up RAM.

Character Generation (See sheet 4 of the schematic)

The 955 uses character cells, rather than a full bit-mapped display, to produce characters on the screen. Each character cell is 9 pixels wide by 14 pixels high. The screen consists of either 3432 (132 x 26) character cells in 132-column mode, or 2080 (80 x 26) character cells in 80-column mode. Each of the 256 possible characters is pre-defined and resides in the character generator ROM (U45). The CPU changes the display by changing the code stored in the screen RAMs at the desired location(s).

The codes written into the screen RAMs are read out as the CRT controller refreshes the display (see Display Generation, page 4-10). As each code is read out, one per character clock cycle, it is latched into the character address latch (U32).

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

The outputs of the character address latch are used as the high-order address lines of the character generator ROM. The low-order addresses are provided by the scan line address latch (U33), which latches the line address outputs of the CRT controller. At the end of the character clock cycle, DCC (left side of sheet 4) goes high for one DOT CLK cycle.

With DCC high, the next rising edge of DOT CLK will load the D0 through D7 outputs of the character generator into a nine-bit shift register consisting of U36, U37 and U42 (74AS194 or 74S194). When DCC goes low again, the data is shifted out of the QC output of U42 (pin 13) until the complete byte has been shifted out. The output of the shift register (U42, pin 13) connects to the video gate array (U34), where it is combined with other signals to create the video signal to the video monitor board.

Under certain conditions, two of the shift register's inputs are connected to provide a character cell nine pixels wide without using a special 9-bit wide ROM. In normal text mode, D7 from the character generator is always a low (zero), creating a single dot space on the left side of each character cell. The DC input of U36 (pin 5), which becomes the dot on the right in the character cell, is loaded into the shift register as a low unless the D7 output of the character address latch (U32) is high.

If D7 is high, the DC input of U36 will be the same as the DD input of U36. This allows characters that need to use the entire width of the character cell, such as line drawing graphics, to do so.

Character address codes 00 through 7F cannot extend the entire width of the character cell; character codes 80 through FF can.

Display Generation (See sheets 3 and 4 of the schematic)

The video monitor board requires three signals from the logic board to produce a display on the CRT: vertical sync (VSYNC BAR*), horizontal sync (HSYNC), and video.

VSYNC BAR* and HSYNC originate from the CRT controller (U14). They are buffered and connect to the video board through pin 5 (VSYNC BAR*) and pin 1 (HSYNC) of P2. Video comes from the video gate array (U34). It goes through a NOR gate (U24) and a high-current open collector inverter (U28).

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

HSYNC and VSYNC BAR* are timed pulses derived by the CRT controller from internal programmable counters that count CCLK cycles. For example, HSYNC might be a positive-going pulse starting 80 CCLK cycles after the beginning of each scan line and lasting 16 CCLK cycles. The CRT controller's internal counter would reset at the beginning of each scan line, count to 80, set HSYNC high, count 16 more CCLKs and set HSYNC low.

VSYNC is a much slower signal based on scan lines. Another counter inside the CRT controller counts scan lines and toggles VSYNC according to the way the firmware has programmed the internal registers.

As the CRT controller (AVDC SCN2674 - U14) counts CCLKs, it is also putting out addresses on its display address lines (pins 21-34, DADD0-DADD13). These lines connect to four 74LS157 4-bit 2-way multiplexers (U16, U17, U21 and U22). The select inputs of the multiplexers are normally high, allowing the CRT controller's address line to access the data in the screen RAMs.

As data in the screen RAMs is read out, it is latched into the character address latch (U32) for the character data bus and into the video gate array for the attribute data bus.

The serialized character data (see Character Generation, page 4-9), is fed into the video gate array where it is combined with attribute data, the BLANK output of the CRT controller, the cursor output of the CRT controller, the screen background control (BOG/GOB) and other signals to produce a series of pulses that come out on the VIDEO output of the gate array.

If the VIDEO output is high, the electron beam in the CRT is turned on, producing a light dot or series of dots on the screen. If VIDEO is low, the screen is dark.

Screen Data Storage (See sheets 2 and 3 of the schematic)

If the CPU needs to access either the character or attribute RAMs, the corresponding signal, CHAR RAM BAR* or ATT RAM BAR* goes low for a full CPU cycle. Since the CPU clock can be running at half the speed of the character CCLK (see Clock Circuit, page 4-1), both of these signals are gated with CCLK BAR*.

When CCLK BAR* is low, the CRT controller is at the beginning of a character clock cycle and its address lines are not stable. However, during this period the CPU's address lines are stable and the CPU is either putting data on the data bus or is looking for data from the selected device.

Gating CHAR RAM BAR* and ATT RAM BAR* with CCLK BAR* and then ANDing the resulting signals produces a low on the select inputs

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

(pin 1) to the multiplexers during this period of the CPU cycle. This allows the CPU's address lines to drive the screen RAMs.

The outputs of the two gates used to gate CHAR RAM BAR* and ATT RAM BAR* with CCLK BAR* (74LS32, U46 pins 1-6) are connected to the CE BAR* inputs to U20 and U18. U20 and U18 are 8-bit transceivers used to isolate the CPU data bus from the character data bus and the attribute data bus (CD0-7 and AD0-7).

The direction control input to the transceivers (pin 1) is created by gating CCLK BAR* with R/W from the CPU (U46, pins 11-13). In this manner, the CPU can write data to or read data from the screen RAMs (either character or attribute) without interrupting or interfering with the CRT controller's process of refreshing the screen.

Communications (See sheet 6 of the schematic)

There are three serial communications channels. Each has its own dedicated UART and can send and receive data at speeds ranging from 50 to 19,200 bits per second (38,400 for the computer port).

U11 (6551A) is the UART used for communication to the host computer. It interfaces to a 25-pin D-subminiature connector (P3) via TTL to RS-232 level converters (U7 and U8, 1489's; U3 and U12, 1488's).

The baud rate is selectable under firmware control and is derived from the clock going in on pin 6 (XTAL 1). For the normal baud rate range of 50 to 19.2K, a 1.8432-MHz clock is used. When the 38.4K baud rate is selected, the firmware must also increase the clock input to 3.6864-MHz. It does this by using the HIGH-SPEED control line of the control latch (see CPU System and Control, page 4-6).

U10 is the UART dedicated to printer communications. It interfaces to a 25-pin D-subminiature connector (P4) via the same chips as U11. Its clock input is fixed at 1.8432 MHz, allowing the 50 to 19.2K baud range.

U9 is the UART used to communicate with the keyboard. Its clock input is also fixed at 1.8432 MHz and is capable of communicating at 50 to 19.2K baud. Since the keyboard's baud rate is 9600 baud, the firmware programs U9 to always communicate at this speed.

The IRQ BAR* outputs for all three UARTs are tied together in a wired OR configuration. When any of the UARTs generate an Interrupt Request (IRQ), the IRQ BAR* line goes low, signaling to the CPU that an interrupt has occurred. The CPU then polls the UARTs to determine which one generated the interrupt, and processes the interrupt as required.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

ENHANCED GATE ARRAY LOGIC BOARD THEORY OF OPERATION

The terminal logic is based on a 65C02 8-bit microprocessor rated at 3 MHz, capable of addressing 65K bytes of memory.

Figure 4-4 shows a block diagram of the enhanced gate array logic board.

Refer to the schematic diagram in Section 2 while reading the Theory of Operation that follows.

Clock Circuit (see sheets 1, 2, 3, and 4 of the schematic)

The 955 has two display modes: 80-column and 132-column. Two clock oscillators (Y2 and Y3) accommodate the two modes. Y2 oscillates at 19.3396 MHz and serves as the basic clock in 80-column mode. Y3 oscillates at 31.084 MHz and serves as the basic clock in 132-column mode.

The gate array (U37) selects Y2 or Y3. The SDOTCK output from the gate array serves two purposes: as a clock to shift video data through a shift register (see Character Generation, page 4-19) and as a clock for a divide-by-nine counter within the gate array. The 955's character cell is nine pixels wide; thus, the divide-by-nine counter.

All system clocks are created inside the gate array. It provides the basis for the CPU system clock and for the character clock (CCLK BAR*) used by the CRT controller (2674 AVDC - U28). An inversion of this clock (CCLK) generates the CPU system clock or Phi zero (\emptyset_0).

The CPU system clock and character clock are synchronized and interleaved (see Screen Data Storage, page 4-21). This allows the same clock to be used for system timing and for display generation.


Two considerations require CCLK to be modified for use as the system clock. They are: 1) the CPU's 3 MHz frequency limitation; and, 2) the requirement that any speed Universal Asynchronous Receiver Transmitter (UART) be used.

To overcome the CPU's speed limitation, CCLK is divided by 2 when in 132-column mode (see discussion in the next paragraph). To allow the use of any speed UART, the system clock is stretched out whenever the UARTs are accessed by the CPU.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

Figure 4-4
955 Block Diagram (Enhanced Gate Array Logic Board)

4-14



In 132-column operation, the character clock is 31.084 MHz divided by 9, or 3.454 MHz. Dividing by 2 overcomes the CPU's 3 MHz frequency limitation while allowing the character and system clocks to be synchronized and interleaved. This is accomplished by the gate array.

The other clocks provided by the clock circuitry are: LDSRB and Q1 BAR*.

LDSRB is used to load parallel character data into the video shift register (see Display Generation, page 4-20).

Q1 BAR* is used to produce the signals necessary to properly write data into the character and attribute RAMs (see Screen Data Storage, page 4-21).

CPU System And Control (see sheets 1 and 2 of the schematic)

The CPU system consists of the CPU (65C02 - U4), the address bus decoder (74LS139 - U19, plus some gates), the system EPROMs (U14 and U15), system RAM (6116 LP4 - U16), the system reset circuit, and the control latch (74LS273 - U39).

The CPU is the controller for the entire board, initializing and controlling all of the UARTs, the CRT controller, the clock circuits and the video gate array. It also processes all of the data received from the keyboard, computer or printer, and updates the screen RAM accordingly.

Many of the display features, such as smooth scrolling and line lock, are controlled by the CPU in conjunction with the CRT controller.

Each device on the board has a specific address or range of addresses, as shown on the memory map (see Table 4-2).

The decoder chip (U19) provides the chip selects for all the devices on the memory map. Section one of this chip divides the 65K address range of the 65C02 into four 16K blocks.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

The highest range block is used to select the system EPROMs, which contain the system firmware (a specialized operating system). The next lower 16K block is used for character RAM, which with attribute RAM (the next lower 16K block), is expandable to 16K bytes. The lowest 16K block is divided into four, 4K blocks by the second section of U19 and is allocated as follows.

The highest 4K block selects the optional system ROM, if it is installed. The next lower 4K block selects the CRT controller. The next lower 4K block selects the UARTs, graphics option board, and control latch. The lowest 4K block selects system RAM.

Table 4-2
Memory Map

FFFF	SYSTEM ROM
F000	
DFFF	SYSTEM ROM
C000	
BFFF	CHARACTER RAM
8000	
7FFF	ATTRIBUTE RAM
4000	
3FFF	OPTION ROM
3000	
2FFF	CRTC
2000	
18FF	HOST UART
1800	
14FF	PRINTER UART
1400	
12FF	KEYBOARD UART
1200	
11FF	CONTROL LATCH
1100	
10FF	GRAPHICS OPTION
1000	
0FFF	SYSTEM RAM
0000	

System RAM serves two purposes in the 955. Part of the RAM is used by the firmware as the stack and other temporary data stores, such as input and output buffers. In addition, the RAM is backed up by a battery, thus retaining the data even with power switched off. This allows portions of the RAM to be used for function key programming and to retain initialization parameters.

To retain data two things must occur: 1) the voltage to the RAM must not fall below 2 volts; and, 2) the RAM must be deselected as power from the power supply discharges.

Voltage is maintained by the battery (B1). Deselecting the RAM is accomplished by using a transistor (Q2) in series with the chip select signal from the decoder (see next paragraph).

With power on, SYSTEM RESET BAR* is high, turning Q2 on and allowing the chip select signal to go to the RAM. When power goes away, the SYSTEM RESET BAR* signal goes low when +5 volts falls below 4.4 volts. This turns Q2 off, causing pin 18 of the RAM to follow the voltage at the junction of CR6 and R14. This voltage drops at the same rate as +5 volts until the battery voltage is reached (typically 2.8 to 3 volts), at which time the battery voltage takes over.

The CPU system uses the control latch (U39) to give the firmware control over some hardware devices that do not interface to the data bus. The control latch's output signals are:

DTR

Data Terminal Ready. A signal sent to the host computer telling it to stop transmitting data to the 955 (DTR high).

HIGH SPEED

Used to control the transmit and receive clock to the computer port UART. A maximum baud rate of 38.4 Kbaud is provided when the signal is high. When it is low, the frequency is 1.8432 MHz.

MODEM

Used only if an internal modem is installed in the 955. When this signal is low, the internal modem interfaces with the computer port UART; when it is high, the RS232 interface is used.

PROT MODE

Protect Mode. A customer option determined by jumper W13. Identifies protect characters as half-intensity or reverse.

LITE/DARK

Selects whether the screen background is light or dark. When the signal is low, the screen background is light; when it is high, the screen background is dark.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

LINE/PAGE ATT

Connects to the video gate array. Causes the selected attribute to carry to the end of the present character row (low) or to the end of the display (high).

EMB/NONEMB

Connects to the video gate array and controls the appearance of the attribute character. In embedded mode (space), the attribute character appears as a half-intensity space and prevents displaying data in the attribute character position. In nonembedded mode (no space) the attribute character does not appear and it is possible to display data at any location on the screen.

80/132

Selects between the 80-column mode and the 132-column mode. Clock frequencies are changed to correspond to the mode that is chosen.

The reset circuit is shown on sheets 1 and 2 of the schematic. For the CPU to initialize properly, the RESET BAR* input (pin 40) must be held low for a minimum of six system clock cycles after voltage is at the operating level (4.75 volts minimum).

The node labeled SYSTEM RESET BAR* is controlled by three devices: U2, the keyboard, and Q1. Until the +5 volts reaches the operating level for these devices, their outputs are in a high-impedance state (not being driven to either a high or low state). During this period the node is held low by pull-down resistor R8.

When the voltage reaches the 1.6-volt level, U2 begins to drive the node low and continues to do so until the voltage gets above 4.6 volts. At the 2.2-volt level the output of U7 also begins to drive the node low and continues to do so until the level on pin 4 of U3 reaches the 2.2-volt level. This is delayed by the RC network consisting of R5 and C6. The result is that SYSTEM RESET BAR* is held low for 60 to 80 milliseconds after +5 volts reaches the 4.75-volt level.

When all the devices stop driving the node low, a high level is applied to the node through Q1, which serves as an active pull-up with a delayed response relative to +5 volts. This prevents the node from following +5 volts during the early stages of a power-up sequence (when +5 volts is lower than 1.6 volts).

At power-down the controlling device is U2. Its output is driven low when the supply goes below 4.4 volts. This is not necessary for proper operation of the CPU, but is critical for the integrity of the battery backed-up RAM.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

Character Generation (see sheet 4 of the schematic)

The 955 uses character cells, rather than a full bit-mapped display, to produce characters on the screen. Each character cell is 9 pixels wide by 14 pixels high. The screen consists of either 3432 (132 x 26) character cells in 132-column mode, or 2080 (80 x 26) character cells in 80-column mode. Each of the 256 possible characters is pre-defined and resides in the character generator ROM (U46). The CPU changes the display by changing the code stored in the screen RAMs at the desired location(s).

The codes written into the screen RAMs are read out as the CRT controller refreshes the display (see Display Generation, page 4-20). As each code is read out, one per character clock cycle, it is latched into the character address latch (U47).

The outputs of the character address latch are used as the high-order address lines of the character generator ROM (U46). The low-order addresses are provided by the scan line address latch (U33), which latches the line address outputs of the CRT controller. At the end of the character clock cycle, LDSRB goes low for one SDOTCK cycle.

With LDSRB low, the next rising edge of SDOTCK will load the D0 through D7 outputs of the character generator into an eight-bit wide shift register (U38 - 74F166). When LDSRB goes high, the data is shifted out of the Q7 output of U38 (pin 13) until the complete byte has been shifted out. The output of the shift register (U38, pin 13) connects to the video gate array (U37), where it is combined with other signals to create the video signal to the video monitor board.

The ninth bit is decoded when the logic (U42 and U48) detects a graphic character, which then is shifted in serial as the last dot.

In normal text mode, D7 and D0 from the character generator are always low (zero), creating a single dot space on the left (D7) and right (D0) of each character cell. The DS input of U38 (pin 1), which becomes the last dot on the right in the character cell, is loaded into the shift register as a low unless the Q7 output of the character address latch (U47) and D0 are high.

If Q7 is high, the DS input of U38 will be the same as the D0 input of U38. This allows nine-bit wide graphics characters that use the entire width of the character cell, such as line drawing graphics.

Character address codes 00 through 7F cannot extend the entire width of the character cell; graphics character codes 80 through FF can.

Display Generation (see sheets 3 and 4 of the schematic)

The video monitor board requires three signals from the logic board to produce a display on the CRT: vertical sync (VSYNC BAR*), horizontal sync (HSYNC), and video.

VSYNC BAR* and HSYNC originate from the CRT controller (2674 AVDC - U28). They are buffered and connect to the video board through pin 5 (VSYNC BAR*) and pin 1 (HSYNC) of P2. Video comes from the video gate array (U37). It goes through an AND gate (U42) and a high-current open collector inverter (U40).

HSYNC and VSYNC BAR* are timed pulses derived by the CRT controller from internal programmable counters that count CCLK cycles. For example, HSYNC might be a positive-going pulse starting 80 CCLK cycles after the beginning of each scan line and lasting 16 CCLK cycles. The CRT controller's internal counter would reset at the beginning of each scan line, count to 80, set HSYNC high, count 16 more CCLKs and set HSYNC low.

VSYNC is a much slower signal based on scan lines. Another counter inside the CRT controller counts scan lines and toggles VSYNC according to the way the firmware has programmed the internal registers.

As the CRT controller (2674 AVDC - U28) counts CCLKs, it is also putting out addresses on its display address lines (pins 21-34, DADD0-DADD13). These lines connect to four 74LS157 4-bit 2-way multiplexers (U26, U27, U31 and U32). The select inputs of the multiplexers are normally high, allowing the CRT controller's address line to access the data in the screen RAMs.

As data in the screen RAMs is read out, it is latched into the character address latch (U47) for the character data bus and into the video gate array for the attribute data bus.

The serialized character data (see Character Generation, page 4-19), is fed into the video gate array where it is combined with attribute data, the BLANK output of the CRT controller, the cursor output of the CRT controller, LITE/DARK and other signals to produce a series of pulses that come out on the VIDEO output of the gate array.

If the VIDEO output of P2-4 is high, the electron beam in the CRT is turned on, producing a light dot or series of dots on the screen. If the VIDEO is low, the screen is dark.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

Screen Data Storage (see sheets 2 and 3 of the schematic)

If the CPU needs to access either the character or attribute RAMs, the corresponding signal, CHAR RAM BAR* or ATT RAM BAR* goes low for a full CPU cycle. Since the CPU clock can be running at half the speed of the character CCLK (see Clock Circuit, page 4-13), both of these signals are gated with CCLK BAR*.

When CCLK BAR* is low, the CRT controller is at the beginning of a character clock cycle and its address lines are not stable. However, during this period the CPU's address lines are stable and the CPU is either putting data on the data bus or is looking for data from the selected device.

Gating CHAR RAM BAR* and ATT RAM BAR* with CCLK BAR* and then ANDing the resulting signals produces a low on the select inputs (pin 1) to the multiplexers during this period of the CPU cycle. This allows the CPU's address lines to drive the screen RAMs.

The outputs of the two gates used to gate CHAR RAM BAR* and ATT RAM BAR* with CCLK BAR* (74LS32, U43 pins 8-13) are connected to the CE BAR* inputs to U25 and U30. U25 and U30 are 8-bit transceivers used to isolate the CPU data bus from the character data bus and the attribute data bus (CD0-7 and AD0-7).

The direction control input to the transceivers (pin 1) is created by gating CCLK BAR* with R/W from the CPU (U43, pins 1-3). In this manner, the CPU can write data to or read data from the screen RAMs (either character or attribute) without interrupting or interfering with the CRT controller's process of refreshing the screen.

*Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.

Communications (see sheet 5 of the schematic)

There are three serial communications channels. Each has its own dedicated UART and can send and receive data at speeds ranging from 50 to 19,200 bits per second (38,400 for the computer port).

U22 (6551A) is the UART used for communication to the host computer. It interfaces to a 25-pin D-subminiature connector (P3) via TTL to RS-232 level converters (U9 and U5, 1489's; U13 and U17, 1488's).

The baud rate is selectable under firmware control and is derived from the clock going in on pin 6 (XTAL 1). For the normal baud rate range of 50 to 19.2K, a 1.8432-MHz clock is used. When the 38.4K baud rate is selected, the firmware selects a slower frequency of 460.8-KHz. It does this by using the HIGH-SPEED control line of the control latch (see CPU System and Control, page 4-15).

U21 is the UART dedicated to printer communications. It interfaces to a 25-pin D-subminiature connector (P4) via the same chips as U22. Its clock input is fixed at 1.8432 MHz, providing a 50 to 19.2K baud range.

U20 is the UART used to communicate with the keyboard. Its clock input is also fixed at 1.8432 MHz and is capable of communicating at 50 to 19.2K baud. Since the keyboard's baud rate is 9600 baud, the firmware programs U20 to always communicate at this speed.

The IRQ BAR* outputs for all three UARTs are tied together in a wired OR configuration. When any of the UARTs generate an Interrupt Request (IRQ), the IRQ BAR* line goes low, signaling to the CPU that an interrupt has occurred. The CPU then polls the UARTs to determine which one generated the interrupt, and processes the interrupt as required.

***Signals referred to as "SIGNAL BAR" appear on the schematic as SIGNAL.**

SERVICE INFORMATION

If your terminal has technical problems, contact your dealer. International customers may telex 474-5041 TVISYS or call the nearest regional sales office. TeleVideo sales offices are listed below.

REGIONAL SALES OFFICES

Eastern
6900 Jericho Turnpike
Suite 100LL
Syosset, NY 11791
(516) 496-4777

Northeast
1601 Trapelo Road
Reservoir Place
Waltham, MA 02154
(617) 890-3282/3284

Northwest
1170 Morse Avenue
P.O. Box 3568
Sunnyvale, CA 94088-3568
(408) 745-7760

Southeast
6075 The Corners Parkway
Suite 208
Norcross, GA 30092
(404) 447-1231

Southcentral
1431 Greenway Drive
Suite 110
Irving, TX 75038
(214) 550-1060

Midwest
1002 E. Algonquin Road
Suite 112
Schaumburg, IL 60173
(312) 397-5400

Central Europe
Saturnusstraat 25
2132 HB Hoofdorp
The Netherlands
Phone: 011-31-2503-35444
Telex: 74615 (TLVDO NL)

Northern Europe
Dorna House,
50 Guildford Rd., West End
Surrey GU24 9PW
England
Phone: 011-44-09905-6464
Telex: 858922

Southern Europe
3 rue Le Corbusier
Silic 244
94568 Rungis Cedex (Paris)
France
Phone: 011-33-1-4687-3440
Telex: 205191F

SPECIFICATIONS

I. Physical

VDT Dimension:

Height: 36.195 cm (14.25 in.)
Width : 32.385 cm (12.75 in.)
Depth : 31.75 cm (12.5 in.)

VDT Net Weight: 22 lbs.

Case Foot Print 12.5 in. by 11.5 in. max.

Case Features:

Tilt: -5 to +15 degrees

Swivel: 270 degrees left to right

Cooling: Convection system

Connectors: One RS232 communication port
One RS422 communication port (option)
One RS232 printer port
One RJ12 mouse port (option)
One RJ12 keyboard port

One AC receptacle-type quick disconnect

CRT:

Diagonal Measure: 35.56 cm (14 in.)

Phosphor: Green

Fluorescence: Green

Face-plate: Filterglass

Screen: Aluminized

Persistence: Medium Short (300us decay time)

II. Electrical

AC Supply:

Frequency: 50/60 Hertz +/- 3Hz

Source

Current:

115V Line: 1.0 Amp. (Max.)

230V Line: .5 Amp. (Max.)

Phase: Single phase, 3-wire

Wattage: 40 VA Max.

DC Supply:

5V: +/- .1 Volt at 3 Amp.

12V: +/- .2 Volt at 2.0 Amp.

-12V: +/- .5 Volt at 200 mA

Ripple and

Spike Noise:

100mV peak to peak all DC
outputs max. (Resistive Load)

III. Display	<u>80</u>	<u>132</u>
Horizontal Scanning Frequency:	22.86 KHz	22.86 KHz
Vertical Scanning Frequency:	60 Hertz	60 Hertz
Character Lines:	26	26
Columns Per Line:	80	132
Cell Size (Character Block):	Dot Matrix	Dot Matrix
Width:	9	9
Height:	14	14
High Voltage (At Dark Screen):	13.5 KV +/-500V	13.5 KV +/-500V
High Voltage Regulation (From Dark Screen to Full Bright):	500V +/-250V	500V +/-250V
Picture Brightness at Maximum Contrast:	40 Ft. Lambert	40 Ft. Lambert
Picture Size (Active Display)		
Format:	26 lines of 80	26 lines of 80
Width:	235 mm	235 mm
Height:	185 mm	185 mm
Levels of Gray:	Dark, Half Bright, Full Bright	

IV. Keyboard:

Style:	Low Profile (DIN std.)
Height:	4.699 cm (1.85 in.) Untilted
Home Row DIN std.	30 mm Untilted
Width:	45.2 cm (17.8 in.)
Depth:	18.415 cm (7.25 in.)
Net Weight:	1.81 kg (3 lbs.)
Microcontroller:	8049
Layout:	Included in this section, following specifications
Operating Life:	10 Million Keystrokes Min.

V. Environmental:

Operating:

Temperature:	0 to 45 Degrees C (32 to 113 Degrees F)
Humidity:	10% to 85% non-condensing
Altitude:	3,000 m / (10,000 ft.)

Non-operating:

Temperature:	-40 to 60 Degrees C
Humidity:	10% to 85%
Altitude:	5,000 m / (15,000 ft.)
MTBF:	10,000 Hours Min.
MTTR:	30 Minutes
Vibration:	0.3G, 5 to 100 Hz, operational
Shock:	20G, 11 ms, 18 shocks
Shipping:	
Girth:	108 inches max.
Weight:	50 lbs. max.

VI. CRT Controller Format:

	<u>80 x 26</u>	<u>132 x 26</u>
1. Dot Frequency	19.3396 MHz	31.6840 MHz
2. Character Cell		
Number of Dots per Character:	9	9
Number of Scan Lines per Character	14	14
3. Character Frequency	2.14884 MHz	3.52044 MHz
4. Screen Format		
Number of Characters per Screen	80	132
Number of Rows per Screen	26	26
5. Total Characters per Line	94	154

VII. Control Board




Type:	2-sided, includes power and ground
Microprocessor:	65C02-P3 (3 MHz)
CRT Controller:	2674
Battery:	3V min. Lithium
Current Loop:	Option Board (P6)
Graphics Board Connector:	26-pin
Current Load (std.)	1.3A (5V); 220ma (12V)
Current Load with Options	2.5A (5V) max.
Printer Port	RS232 (P4)
Main Port	RS232 (P3)
Baud Rate (Main): (Printer):	50-38.4K bit/sec. 50-19.2K bit/sec.
Parity:	No, Odd, Even, Mark, Space
Data Bits:	7 or 8
Handshaking:	No, X-on/X-off, DTR, Both
System ROM:	16K
System RAM:	2K
Display RAM:	4K to 16K max.

- LIGHT COLOR KEYCAPS.

- DARK COLOR KEYCAPS.

- KEYCAPS IN DESIGNATED AREA ARE 0° SLOPE.

REVISIONS			
DATE	REV	DESCRIPTION	MADE BY
5-6-84	DDH	PROTO RELEASE	
3-8-84	N.G.	CHANGED TAB4 SHIFT TO STEPPED	
5/11/85	REV A	PROD RELEASE PER ECO #2846T	TELEVIDEO, INC.



NIPPLE

DEEPER SCULPTURE REQUIRED

NOTES:

- KEYCAP COLORS MUST MATCH SHADES WITHIN EACH SET OF KEYCAPS

THIS DOCUMENT IS THE PROPERTY OF
TELEVIDEO SYSTEMS, INC. AND CONTAINS
INFORMATION WHICH IS CONFIDENTIAL AND
PRIVILEGED. IT IS PROVIDED TO TELEVIDEO AND ITS AFFILIATES
FOR INTERNAL USE ONLY. IT MAY NOT BE COPIED, REPRODUCED,
OR DISCLOSED TO THIRD PARTIES WITHOUT THE
PRIOR WRITTEN CONSENT OF TELEVIDEO
SYSTEMS, INC.

QTY REB	FROM NO.	PART OR IDENTIFYING NO.	INVENTORY OR DESCRIPTION	MATERIAL SPECIFICATION
PARTS LIST				
APPLICATION		UNLESS OTHERWISE NOTED	DIM 4/4IN 1/4IN	TeleVideo, Inc. TITLE KEY CAP LAYOUT LO PRO (Hi-Tek)
NEXT ASSEMBLY		DIMENSIONS ARE IN	CRH	
USED ON		AND 2 PLC'S PLC	ENOR 1 1/2 1 1/2	
		X	APPD APPD APPD APPD	
SCALE		X	APPD APPD APPD APPD	
MATERIAL		X	FRPFRP	
SIZE C	SHFT OF	X	REV 131122-00 A	