
TENET REFERENCE MANUAL 210 COMPUTER

DEC 28 1910

TENET 210 INSTRUCTION SET

Memory Reference



Code	<u>Mnemonic</u>	<u>Name</u>	Page	Code	Mnemonic	<u>Name</u>	<u>Page</u>
		WORD				FIELD (cont.)	
33	LW	Load Word	15	- 59	SFA	Subtract Field Arithmetic	34
32	STW	Store Word	15	69	ISFA	Inverse Subtract Field Arithmetic	34
30	AW	Add Word	15	48	AF	Add Field Logical	34
31	SW	Subtract Word	15	58	SF	Subtract Field Logical	34
38	ISW	Inverse Subtract Word	15	68	ISF	Inverse Subtract Field	34
3A	MW	Multiply Word	15			PRIVILEGED CONTROL	
3B	DW	Divide Word	15				
34	ANDW	AND Word	15	99	LPS3	Load Program Status	37
35	O RW	OR Word	16	98	XPS ³	Exchange Program Status	37
36	EO RW	Exclusive OR Word	16	90	LM	Load Map Segment	38
42	XW	Exchange Word	16	9 C	LMS	Load Map Status	38
3C	LWD	Load Word Doubled	16	9E	STMS	Store Map Status	38
37	CW	Compare Word	16	91	ION	System Interrupts ON	38
		DOUBLEWORD		90	IOFF	System Interrupts OFF	38
		DOOBLEWORD -		93	PAUS	Pause	38
53	LD	Load Doubleword	16	97	LCR	Load Control Register	39
52	STD	Store Doubleword	17	96	STCR	Store Control Register	39
50	AD	Add Doubleword	17	94	PPS	Push Program Status	39
51	SD	Subtract Doubleword	17	95	POPS	Pop Program Status	39
3E	MD	Multiply Doubleword	17	9F	LAA	Load Actual Address	39
3F	DD	Divide Doubleword	18	-			
57	CD	Compare Doubleword	18			INPUT/OUTPUT -	
"	CD	•		9A	100	Input/Output Control	49
		MEMORY		-			_
40	AM	Add to Memory	18	_		UNPRIVILEGED CONTROL	
41	SM	Subtract from Memory	18	AA	STPS	Store Program Status	34
44	ANDM	AND to Memory	19	AD	LCI	Load Condition Indicators	34
45	ORM	OR to Memory	19	AC	LAS	Load and Set	35
46	EORM	Exclusive OR to Memory	19	A9	LG	Load Register Group	35
43	ILW	Increment and Load Word	19	A8	STG	Store Register Group	35
64	CAIM	Complement and Add Immediate to Memory	-	8F	EXEC	Execute	35
60	AIM	Add Immediate to Memory	20	7C	MOVI2	Move with Incrementing Pointer	36
61	SIM	Subtract Immediate from Memory	20	7D	$MOVD^2$	Move with Decrementing Pointer	36
62	STIM	Store Immediate to Memory	20	AE	STSR	Store Panel Switch Register	36
64	CIM	Compare Immediate with Memory	19	AF	LVA	Load Virtual Address	36
07	CIM	Compare Thinled rate with Hemory	.,	'``	2		
		SHIFT —				FLOATING POINT	
28	SAL	Shift Arithmetic Left	22	В4	FAS	Floating Add Short	43
29	SALD	Shift Arithmetic Left Double	22	ВО	FAL	Floating Add Long	43
29 2A	SAR		23	B5	FSS	Floating Subtract Short	44
	SARD	Shift Arithmetic Right Double	23	B1	FSL	Floating Subtract Long	44
2B	SLL		23	В9	FISS	Floating Inverse Subtract Shift	44
20		Shift Logical Left	24	В8	FISL	Floating Inverse Subtract Long	44
21	SLLD	Shift Logical Left Double	24	В6	FMS	Floating Multiply Short	44
22	SLR	Shift Logical Right	24	B2	FML	Floating Multiply Long	44
23	SLRD	Shift Logical Right Double	24	B7	FDS	Floating Divide Short	44
2 C	SCL	Shift Circular Left	24	B3	FDL	Floating Divide Long	44
2 D	SCLD	Shift Circular Left Double	24	BB	FIDS	Floating Inverse Divide Short	45
2E	SCR	Shift Circular Right		BA	FIDL	Floating Inverse Divide Long	45
2F	SCRD	Shift Circular Right Double	24	"	1100	Troating inverse bivide Long	עד
24	SUN	Shift Until Normalized	25			BRANCH (General Form)	
25	SUND	Shift Until Normalized Double	25	87	BAC4	Branch on Arithmetic Conditions	25
				85	BCS ⁴	Branch on Conditions Set	25
	. ==		20	84	BCS ⁴	Branch on Conditions Reset	
5B	I FP	Increment Field Pointer	32	81	BRCS ⁵		27
4B	DFP	Decrement Field Pointer	32	1	BRCR ⁵	Branch on Register Conditions Set	27
4 C	LF	Load Field Logical	32	80		Branch on Register Conditions Reset	27
5 C	LFI	Load Field Logical after Increment	32	82	BIR ⁶	Branch on Incrementing Register	28
5D	LFAI	Load Field Arithmetic after Increment	32	83	B D R 6	Branch on Decrementing Register	28
4A	STF	Store Field	32	86	BAL	Branch and Link	25
5A	STFI	Store Field after Increment	33	_			
6A	STIF	Store Immediate to Field	33	-			
4E	CF	Compare Field Logical	33	1 1 P) = 1 post	indexing; = 0 pre-indexing	
5E	CFI	Compare Field Logical after Increment	33	2 F	R = 1 reai	isters saved; = 0 registers not saved	
4 F	CFA	Compare Field Arithmetic	33			t; R6 = source; R7 = destination	
5F	CFAI	Compare Field Arithmetic after Increme	ent33			code in R field	
6E	CIF	Compare Immediate to Field	33	5 F	Register i	in X field; test condition in R field	
49	AFA	Add Field Arithmetic	34	6 F	Register F	R is incremented by value in IX field	

TENET 210 COMPUTER Reference Manual

OCTOBER 1970

TENET
927 Thompson Place
Sunnyvale, California 94086

Pub. No. 2004 Price: \$4.50

PREFACE

This document is a reference manual which describes in detail the characteristics, organization, and instruction set of the TENET 210 Computer.

FIRST EDITION:

Specifications contained herein are subject to changes which will be reported in subsequent revisions. Copies of this and other TENET publications can be obtained through TENET branch offices. A form is provided at the back of this publication for readers' comments. If the form has been detached, please direct your comments to TENET, 927 Thompson Place, Sunnyvale, California 94086 (Attention: Software Publications Department).

CONTENTS

PR	EFACE	iii 5.		5. INPUT/OUTPUT OPERATIONS		
1.	SYSTEM DESCRIPTION	1		Introduction Input/Output Processors	49 49	
	Introduction	1		Input/Output Control Instruction (IOC)	49	
	General Characteristics	$\overset{\mathtt{1}}{2}$		Multiplexer IOP	50	
	Central Processing Unit (CPU)	$\frac{5}{2}$		Multiplexer IOP Interrupts	50	
	Core Memory	$\frac{1}{2}$		Multiplexer IOP Commands	50	
	Data Exchange	$\frac{2}{2}$		Selector IOP	5 2	
	Time-Sharing Features	3		Input/Output Control Doublewords	02	
	General-Purpose Features	3		(IOCDs)	53	
	Real-Time Features	3		Selector IOP Commands	55	
	Supporting Software	3		Soloto 101 Communds	00	
	Input/Output Processors	3	6.	INTERRUPTS AND TRAPS	59	
2.	SYSTEM ORGANIZATION	5		Interrupt System	59	
				Operational States	59	
	Central Processing Unit	5		Interrupt Processing	59	
	General Registers	5		Interrupt Types	60	
	Control Registers	5		Time of Occurrence	60	
	Information Formats	5		Interrupt Locations	60	
	Machine Modes	6		External Interrupt Group	61	
	Program Status Word (PSW)	7		Traps	61	
	Core Memory	9		Recovery for Addressing Error	62	
	Allocated Memory Locations	9		Special Instruction Cases	62	
	Memory Map	9		Trap Masks	62	
	Addressing	10		•		
	•		7.	OPERATOR CONTROLS	65	
3.	COMPUTER INSTRUCTIONS	11				
				CPU Control Panel	65	
	Symbols	11		Register Display A	65	
	Glossary of Terms	11		Register Display B	65	
	Abbreviations	13		Switch Register	65	
	Instruction Descriptions	14		Status Indicators	65	
	Word Instructions	14		Switches	67	
	Doubleword Instructions	16		Normal Load Procedure	68	
	Memory Instructions	18				
	Immediate Instructions	20	IND	EX	103	
	Shift Instructions	22				
	Branch Instructions	25				
	Bit Instructions	28		- APPENDIXES -		
	Field Instructions	30				
	Unprivileged Control Instructions	34	Α.	CONVERSION TABLES	69	
	Privileged Control Instructions	37	в.	ANSI CHARACTER SET	83	
	Programmed Instructions	40				
	Input/Output Instruction	40	С.	OPERATION CODE ASSIGNMENTS	85	
	Floating-Point Instructions	41	D .	BASIC OPERATION CODES — NUMERIC LISTING	87	
4.	MEMORY MAPPING	47	Ε.	INSTRUCTION MNEMONICS — ALPHABETI		
	Address Generation	47		LISTIN	G 91	
	Mapping Control	47	F.	INSTRUCTION TIMING	95	
	Write Protect Flags	48	г.	MOTHOUTION TIMING	ฮอ	
	Altered Page Flags	48	G.	INTERVAL TIMER	101	

CON	TENTS (Continued)		9.	Field Instructions	31
			10.	Unprivileged Control Instructions	35
	TADIES		11.	Privileged Control Instructions	37
	- TABLES -		12.	Floating-Point Instructions	41
1.	Allocated Memory Locations	9	13.	Floating-Point Number Representation	43
2.	Word Instructions	14	14.	Summary of TENET 210 Trap System	63
3.	Doubleword Instructions	17		- figures -	
4.	Memory Instructions	19		- FIGURES -	
5.	Immediate Instructions	20	1.	TENET 210 System Architecture	1
6.	Shift Instructions	23	2.	Floating-Point Error Condition Recovery	43
7.	Branch Instructions	26	3.	Memory Map Address Generation	47
8	Rit Instructions	29	4.	TENET 210 CPU Control Panel	66


1. SYSTEM DESCRIPTION

INTRODUCTION

The TENET 210 is a general-purpose computer designed for interactive time-sharing operations. The system architecture is centered around a data exchange which interconnects core memory modules, central processing units (CPU's), and input/output processors (IOP's). The system can be expanded by merely connecting additional memory modules, IOP's, or CPU's to the data exchange (see Figure 1).

The major elements of a TENET 210 system are:

- A memory consisting of either 8, 192-word or 16,384-word modules. Up to a maximum of 131,972 words
- A central processing unit (CPU) equipped with eight general registers and eight control registers
- An input/output system (controlled by the data exchange) that provides 20 bidirectional direct memory access channels with access priority, and 20 levels of nested interrupts, each level expandable to 16 sublevels



TENET 210 System Architecture Figure 1.

GENERAL CHARACTERISTICS

The TENET 210 System is uniquely qualified to handle a wide variety of applications in a multi-usage, realtime environment. Its outstanding price-performance characteristics make it the ideal general-purpose, time-sharing system. The features described in this section contribute to the overall versatility and capability of the computer.

Central Processing Unit (CPU)

The TENET 210 CPU (the 3210) is a general-purpose processor designed for time-sharing, but includes provisions for scientific data processing and real-time applications. Features of the 3210 include:

- Eight high-speed general registers, seven of which can be used for indexing
- Eight high-speed control registers
- Parity checking for all information transfers between the CPU, input/output processors, and memory
- Automatic traps to handle illegal internal conditions
- Priority interrupt system with 20 levels of nested interrupts, each level expandable to 16 sublevels, armed and disarmed under program control
- Privileged instruction logic (master/slave modes), by which basic operations affecting the state of the computer can be protected from the program
- Power fail-safe, for automatic, safe power shutdown and restart to guarantee the integrity of system operation when the computer is operated from an unreliable power source
- Interruptibility of long instructions to guarantee the fastest possible response to interrupts
- Powerful instruction set, including:
 - Programmed, user-defined instructions to enable the programmer to define additional computer instructions
 - High-speed memory block move instructions
 - Bit manipulation and testing
 - Ability to manipulate packed data fields of arbitrary length (up to 32 bits)
 - Word and doubleword operations
 - Comparison operations
 - Conditional branches
 - Program environment exchange and stacking
 - Immediate to register and immediate to memory
 - Use of all memory reference instructions with or without indirect addressing, pre-indexing, and post-indexing
 - Full complement of logical operations (AND, OR, exclusive OR)
 - Shift operations (left and right) of word and doubleword, logical or arithmetic
 - Fixed-point arithmetic operations in field, word, and doubleword modes

- Optional floating-point instructions in short (single precision) and long (double precision) formats
- Fast instruction execution times:

Multiply: 3.4 µs Divide: 7.8 µs Branch: 0.8 µs Register-to-register word: 1.0 µs Memory-to-register word: 1.2 µs (with interleaving)

Core Memory

The TENET 210 memory system has the following characteristics:

- Modular, word-oriented memory (32-bit word) expandable from 8,192 to 131,072 words in 8,192 or 16.384 blocks
- Direct addressing of the entire core memory from the primary instructions
- Automatic interleaving of memory modules to increase processing speeds
- Memory mapping that insures efficient use of available core. (This feature permits programs to be broken up into "pages" which need not occupy contiguous memory, thus permitting multiple users in core without having to move programs; each page can be protected against reading or writing.)
- Multiple memory buses that provide greater bandwidth

Data Exchange

The TENET 210 input/output system is built around a data exchange which connects core memory to all peripheral subsystems (including CPU's), and is also the interface between the CPU and the peripheral processors. The data exchange contains 20 processor ports and 8 memory ports. Each CPU requires two processor ports, and each peripheral processor requires one processor port; thus, a system with one CPU can support up to 18 peripheral processors. Each memory module (8K or 16K) requires one memory port, thus allowing a maximum core memory of 128K. The data exchange resolves priority when several peripherals require access to memory, and when more than one subsystem attempts to interrupt the CPU at the same time. Features of the data exchange include:

- Twenty bidirectional direct memory access channels with access priority
- Twenty levels of nested interrupts, each level expandable to 16 levels by option
- Unique interrupt locations for each interrupt level
- Capability of supporting multiple CPU's
- Four simultaneous channels to memory

Time-Sharing Features

The TENET computer has been a time-share system from its inception. Every portion of the system architecture is designed to optimize time-sharing performance. Some of the key features include:

- Memory mapping, permitting programs that have been broken up into non-contiguous pages to appear contiguous (the result: better memory utilization)
- Automatic hardware detection of page alteration, which eliminates unnecessary page swapouts
- User-defined instructions, which reduce program
- A rich machine instruction set, yielding more compact programs, less stringent memory requirements, and faster execution
- Program context switching in one instruction, allowing fast user switching

General-Purpose Features

The TENET 210 is designed to handle a variety of scientific and/or business applications in a multi-usage environment. The major general-purpose features are:

- A three-bit condition code that provides information during instruction execution to simplify the testing of results
- Floating-point instructions available in both short and long formats (7 significant digits and 16 significant digits, respectively)
- Over 140 standard instructions that satisfy the computational and data handling needs for a broad spectrum of applications
- Indirect addressing with both pre-indexing and post-indexing
- Trap system to detect illegal instructions, uninstalled options, machine malfunctions, and other warning indications

Real-Time Features

The following features of the TENET 210 enable the computer to respond quickly to a variety of external stimuli in a real-time environment:

- Multilevel interrupt system with 20 levels of nested interrupts, each level expandable to 16 levels by option. The system automatically identifies and responds to the interrupts according to their priority.
- Individual interrupt levels may be enabled/disabled, armed/disarmed, and program triggered.
- Rapid status switching for transferring control from one program to another

Supporting Software

Supporting software for the TENET 210 includes the following:

- An interactive time-sharing operating system supporting 32 to 64 simultaneous users
- A BASIC compiler with features that make TENET BASIC the most powerful time-sharing language in the industry
- TENET FORTRAN IV, an interactive level-H version of the language, with comprehensive editing and debugging facilities for on-line checkout of
- A high-level EDITOR language that is used to insert, copy, modify, or delete characters, portions of lines, or entire lines of text
- A one-pass Meta Assembler that accepts source language input and generates a relocatable binary object module and an assembly listing. In addition to conventional assembler functions, the Meta Assembler enables the user to define his own programming language and thus program his problem in a language more suitable to his needs
- An extensive mathematical library with routines for single-precision, double-precision, complex, and double complex calculations
- A relocatable linking loader that loads one or more binary object modules and links their external symbols
- Debug and Super Debug routines that give the programmer great flexibility in debugging and editing his program
- Comprehensive diagnostics for testing under a variety of conditions the full instruction set, the peripherals, the map, the interrupt system, and the memory system

Input/Output Processors

The TENET 210 input/output system consists of one or more input/output processors (IOP's) that operate simultaneously and independent of the CPU. The IOP's feature bidirectional access to all of core memory with data and order chaining. Each I/O control word in the chain includes interrupt control information. The four types of IOP's that can be connected to the TENET 210 are described below.

Disc IOP

Each disc IOP controls one to four single spindle disc units. One 11-high disc pack (25,000,000 bytes) can be mounted on each unit. Features include simultaneous seek operations on all disc units and data transfer to or from one disc unit with seeks in process on other units. Operating characteristics include:

• Byte capacity: 25,000,000 per unit

• Transfer rate: 320 kHz

- Rotational time: 25 milliseconds
- Average access time: 12.5 milliseconds
- Minimum positioning time (track to track): 10 milliseconds
- Average positioning time: 32 milliseconds
 Maximum positioning time (0-200): 60 milliseconds

Magnetic Tape IOP

One to four magnetic tape units can be connected to each IOP. Units are nine-channel, 800 bpi, IBM-compatible, with transfer rates of 36,000 bytes per second.

Card Reader IOP

The card reader IOP controls one card reader and reads

binary, Hollerith, and in data-dependent mode at 600 cards per minute.

Line Printer IOP

The printer IOP supports one fully-buffered line printer with a speed of 400 lines per minute. Carraige width is 132 positions, including 63 print characters.

Communications Multiplexer IOP

The communications multiplexer IOP provides data interface and control for up to 16 full-duplex Model 33 Tele-typewriter terminals. Options include direct wire connection or access via the public telephone network. Direct connected terminals have teletype On/Off power features under program control.

2. SYSTEM ORGANIZATION

CENTRAL PROCESSING UNIT

The TENET 3210 central processing unit (CPU) can address core memory, fetch and store information, perform arithmetic and logical operations, sequence and monitor instruction execution, and control the exchange of information between core memory and other processors of the TENET 210 system.

General Registers

The TENET 3210 CPU contains eight 32-bit generalpurpose registers, R0 through R7. Any of the general registers can be used as fixed-point accumulators, floating-point accumulators, temporary storage, or can contain control information such as data addresses. counts, pointers, etc. Seven of the eight general registers (R1 through R7) can be used for indexing.

Control Registers


Eight internal control registers can be accessed under program control by the privileged instructions Load Control Register (LCR) and Store Control Register (STCR). The eight control registers are allocated as follows:

Control Register	$\underline{ ext{Use}}$
0	Used by the CPU to perform the divide instructions, and may be used in the future for other CPU functions.
1-4	Currently not used by the CPU, but may be used in the future for other CPU functions.
5	Defines conditions for trap to location 8. These conditions are defined in Section 5 under <u>Traps</u> .
6	Bits 15-31 contain the Current Stack Pointer (CSP). The CSP specifies the address at which the current program status word is stored. This address is used by the privi- leged control instructions Push Program Status (PPS) and Pop Pro- gram Status (POPS) described in Section 3.
7	Bits 15-31 contain the Stack Limit (SLM). The SLM specifies the maximum allowable value of the CSP, and is used by the privileged control instructions PPS and POPS.


Information Formats

Data Formats

The basic element of TENET 210 addressable information is a 32-bit word. The bits in a word are numbered from left to right, 0 through 31, as follows:



Two consecutive TENET 210 words can be combined and processed as a doubleword. A doubleword contains 64 bits of information numbered from left to right, 0 through 63, as follows:



For fixed-point arithmetic operations, both word and doubleword data are represented as signed, two's complement quantities. Bit 0 is the most significant bit. and bit 31 of a word and bit 63 of a doubleword are the least significant bits.

A doubleword is located such that bits 0 through 31 of the doubleword are contained within the most significant word, and bits 32 through 63 of the doubleword are contained within the next consecutive (least-significant) word.

Four bits of information can be expressed by means of a single hexadecimal digit. Hexadecimal digits, and their binary and decimal equivalents, are expressed in the following notation:

<u>Hexadecimal</u>	<u>Binary</u>	<u>Decimal</u>
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5

Hexadecimal	Binary	<u>Decimal</u>
6	0110	6
7	0111	7
8	1000	8
9	1001	9
A	1010	10 -
В	1011	11
С	1100	12
D	1101	13
E	1110	14
F	1111	15

Instruction Formats

Memory Reference Instruction Format

The standard TENET 210 memory-addressing instruction has the following format:

COMMAND	R		I) P	χ ^I	REFERENCE ADDRESS	
2 7	-	10	-11	12	13 14	15	31

Command This 8-bit field contains the code that designates the operation to be performed.

R This 3-bit field designates one of the eight general registers to be used as an operand source or result destination.

I This bit position indicates whether or not indirect addressing is to be performed. One-level indirect addressing is performed if I = 1, and is not performed if I = 0.

If indirect addressing is specified, this bit position indicates whether pre-indexing or post-indexing is to be performed. If P=1, pre-indexing is performed, i.e., indexing first, then indirect addressing. If P=0, post-indexing is performed, i.e., indirect addressing first, then indexing.

This 2-bit field designates the register to be used for pre-indexing or post-indexing.

If indirect addressing is not specified (I = 0), this 3-bit field permits any one of registers 1 through 7 to be designated as an index register. The contents of this register are then treated as a 32-bit displacement value, which is added to the 17-bit effective address.

Reference Address


 \mathbf{P}

This 17-bit field contains the initial virtual address of the instruction operand. The reference address field allows any word or doubleword to be directly addressed. Refer-

ence addresses 0 - 7 refer to general registers (instead of memory).

Immediate Instruction Format

Some TENET 210 instructions are immediate, i.e., the operand is an immediate value within the instruction word. The sign (bit 11) is extended to the left to form a 32-bit effective value:




Test Bit Instruction Format

TENET 210 bit instructions are of two types: 1) register-designated bit instructions, which have the memory-reference format with the effective bit designated by the R field; and 2) test bit instructions with the effective bit defined in bits 6-10 of the instruction word. The latter type has the following format:

	COMMAND	EFFECTIVE	т	$\widehat{}$	D	REFERENCE A	DDRESS
١	BIT	BIT	•	Р	ΧI	KEI EKENGE A	DDILLOG
Č) 5	6 10	- 11	12	13 14	15	31


Input/Output Control (IOC) Instruction Format

The IOC instruction, which initiates an input/output operation, specifies a command and a particular input/output processor. The format is as follows:



Field Pointer Format

Field instructions reference a field pointer whose format is:



The field pointer is described in Section 3 under <u>Field</u> <u>Instructions.</u>

Machine Modes

The TENET 210 computer operates in either the master or slave mode; the mode of operation is determined by the state of the CPU mode bits in the program status word. In the master mode, all functions of the computer are available to the program; in the slave mode, any machine function relating to I/O or to changes in certain machine control states is prohibited to the program.

A master mode program can change the operating mode of the computer by executing either the instruction Load Program Status (LPS), Exchange Program Status (XPS), or Push Program Status (PPS). These privileged control instructions are described in Section 3. The resident executive program EXECUTIVE operates in the master mode and controls programs that may be operating in the slave mode.

A program operating in the slave mode cannot change the machine control from slave to master or from master to slave.

Master Mode

The master mode is the basic operating mode of the computer. In this mode, all legal TENET 210 operations are permissible. A program operating in the master mode can change the program status word and can execute any I/O function. Privileged control instructions, i.e., those relating to input/output and to changes in the basic control state of the computer, can be executed in the master mode only.

Slave Mode

In the slave mode, the basic operations affecting the state of the computer are protected from the program. A program operating in the slave mode cannot execute a privileged instruction; thus, a slave program cannot perform any I/O operations and cannot modify most of the control states that are indicated in the program status word.

Program Status Word (PSW)

The critical control conditions of the TENET 210 CPU are defined within 32 bits of information. These 32 bits are referred to as the program status word (PSW). The format is as follows:

C C M C	C C2	C C C	0 F	C F	I E	Р 0	S I R	F 0	F D	F	R S			P C
0 1 2	3	4	5	6	7	8	9	10	11	12	13	14	15	5 31

Designation

Meaning

CM

CPU Mode.

These bits define the master/slave/ map mode of machine operation as follows:

Bit 0	<u>Bit 1</u>	Mode
0	0	Master/Unmapped
0	1	Master/Selective Mapping
1	0	Master/Mapped
1	1	Slave/Mapped

Designation

Meaning

When in the selective mapping mode, addresses are unmapped except when indirect addressing, indexing, or field pointers are used, and bit 0 of the indirect address, index register, or field pointer is set (see Section 4).

CC1, CC2, CC3

Condition Codes. These bits are set/ reset by certain instructions depending upon the results of the instruction just executed. In general, the following types of instructions modify the condition codes: compare, I/O test, shift, test bit, and instructions that modify memory (except store). The significance of the condition codes is explained in Section 3 in the instruction descriptions. In some operations, only a portion of the condition code is involved: CC1 refers to the first bit of the condition code, CC2 to the second bit, and CC3 to the third bit. The condition code is not affected by the first instruction of a trap or interrupt. unless that instruction is Exchange Program Status (XPS) or Load Program Status (LPS). The condition code is non-accumulative and is not altered by testing.

Overflow Flag. This flag is set under the following conditions:

- (1) The signed, two's-complement result of any arithmetic fixed-point instruction requires more than 32 bits (for single-word instructions) or 64 bits (for doubleword instructions).
- (2) A floating-point operation results in an exponent that is too large to be expressed in the exponent field (7 bits for a single-precision number and 9 bits for a doubleprecision number).
- (3) If during a divide operation: dividend * 2⁻³¹ ≥ divisor
- The sign of register R changes after execution of a Shift Arithmetic Left (SAL) or Shift Arithmetic Left Double (SALD) instruction.
- The instruction Load Condition Indicators (LCI) has set the overflow flag with the corresponding bit from the effective word.
- (6) A Load Word Doubled (LWD) instruction sets the overflow flag to a 1 if bits 0 and 1 of the operand differ.
- The instruction Exchange Program Status (XPS) has set the overflow flag with bit 5 of EA + 1.

 \mathbf{OF}

Designation	Meaning	Designation	Meaning
OF	(8) The instruction Push Program Status (PPS) or Load Program Status (LPS) has set the overflow flag with the corresponding bit from the effective word. The overflow flag is reset if the above conditions do not occur during	PO	Page Protect Override. PO = 1 causes the CPU to ignore the "read-only page" condition when the memory map is used, thereby permitting the CPU to write in write-protected pages.
	the execution of these instructions. An instruction which has no possibility of setting the overflow flag will leave it unchanged. The overflow flag is non-accumulative and is not altered by testing.	SIR	Special Instruction Recovery Flag. This flag is set if an LFI, LFAI, STFI, CFI, or CFAI field instruction is trapped after the field pointer is incremented but before the instruction is completed. This case occurs when the field or an indirect word following
CF	Carry Flag. This flag is set when:		the field pointer is read or write protected; in this event, the program
	(1) A carry is propagated past the most-significant bit of the result of an add or subtract instruction.		counter (PSW bits 15-31) points to the offending field instruction, the SIR flag is set, and the trap occurs. If the SIR flag is set and an LFI, LFAI,
	(2) A Divide Word (DW) or Divide Immediate (DI) instruction results in a non-zero remainder. If the overflow flag is set by a divide, the carry flag will not be changed.		STFI, CFI, or CFAI instruction is encountered for execution, the instruction will be executed as an LF, LFA, STF, CF, or CFA, respectively; thereby avoiding a second incrementing of the field pointer. The SIR flag is reset upon successful completion of
	(3) The carry flag is set to the contents of bit 0 of the Load Word Doubled (LWD) instruction operand.		any of the following instructions: Load Word (LW), Compare Word (CW), Store Field (STF, STFI, and STIF), Load Field (LF, LFI, LFA, and LFAI), and Compare Field (CF, CFI,
	(4) A zero divisor is detected in a floating-point operation.		CFA, CFAI, and CIF).
	(5) An unnormalized operand is detected in a floating-point operation.	FO	Floating-Point Overflow. If FO = 1 and the overflow flag (OF) is set as the result of a floating-point operation,
	(6) The instruction Exchange Program Status (XPS) has set the carry flag with bit 6 of EA + 1.		bit 10 of control register 5 is set and a trap to location 8 is executed.
	(7) The instruction Load Condition Indicators (LCI) has set the carry flag with the corresponding bit from the effective word.	${f FD}$	Floating-Point Divide by Zero. If FD = 1 and the overflow flag (OF) and carry flag (CF) are set as the result of a floating-point zero divisor, bit 11
	(8) The instruction Push Program Status (PPS) or Load Program Status (LPS) has set the carry flag with the corresponding bit		of control register 5 is set and a trap to location 8 is executed.
	from the effective word. The carry flag is reset if the above conditions do not occur during the execution of these instructions. An instruction which has no possibility of setting the carry flag will leave it unchanged. The carry flag is non-accumulative and is	FU	Floating-Point Underflow. If FU= 1 and the carry flag (CF) is set as the result of an unnormalized floating-point operand, bit 12 of control register 5 is set and a trap to location 8 is executed.
ΙE	not altered by testing. Interrupt Enable. IE = 1 allows the CPU to respond to requests for interrupt; IE = 0 disables CPU response to interrupts.	RS	Registers-Stored Flag. This is a control flag used by the CPU to indicate that the eight general registers were stored with the current PSW (see Privileged Control Instructions PPS and POPS).

Meaning

Table 1. Allocated Memory Locations

PC

Program Counter that points to the core memory location of the next instruction to be executed in sequence. PC is incremented at the conclusion of a successful instruction fetch. The value in PC is mapped or not mapped depending on the state of CM (CPU Mode bits).

CORE MEMORY

The basic unit of information in the TENET 210 memory system is the 32-bit word. Memory is available in modules of 8,192 and 16,384 words, with a maximum memory size of 131,072 words. All memory is accessible to the CPU and can be directly referenced.

Allocated Memory Locations

Memory locations 0-143 are reserved by the system for special purposes (see Table 1).


Memory Map

The memory map (described in Section 4) is a highspeed integrated circuit memory module that permits programs to be broken into non-contiguous 512-word pages, thus ensuring efficient use of available core memory.

In the non-mapping mode, i.e., when the memory map is not in effect, all program addresses are used by the CPU as references to actual core memory locations. In the mapping mode, all program (virtual) addresses above 7 are transformed through the memory map before they become references to actual core memory locations.

Mapping is controlled by the CPU mode bits (bits 0 and 1) in the program status word, described in this section under Program Status Word.

Each map word (10 bits) corresponds to a virtual page and includes three fields:



where

R/W = Read/Write bit: 0 = read only; 1 = read or write.

A = Altered/Unaltered page bit: 0 = page unaltered; 1 = page altered

Actual Page = Actual memory page address (0 = page unavailable)

Location		
Decimal	Hexadecimal	Function
0	0	If referenced by an I/O processor, core memory locations are accessed.
		If referenced by the CPU for operand fetch or store, general registers are accessed.
7	7	If referenced by the CPU retrieving its next instruction, a trap is executed to location 8.
8	8	Trap location defined by control register 5
9	9	Power failure trap location
10	A	Parity failure trap location
11 15	B F	Unused trap locations
16 47	10 2F	Bootstrap load area
48 63	30 3F	Floating-point pins (not used if floating-point hardware option is implemented)
64 • • • 79	40 4F	Global pins (operation codes C0 - CF)
80 127	50 7F	Local pins (operation codes D0 - FF)
128 143	80 143	Interrupt locations

Addressing

Addresses 0-7

Memory addresses 0-7 have a dual identity, depending on whether they are referenced by a CPU instruction or by an I/O processor.

If a CPU instruction produces a direct, indirect, or indexed program address in the range 0 through 7, the CPU does not read from or write into core memory. Instead, the program address is used as the address of a general register, and the general register corresponding to this address is used as the location for the instruction operand fetch or store operation. However, if addresses 0-7 are referenced by the CPU in attempting to retrieve its next instruction or as the result of a branch, a trap is executed to location 8.

If memory addresses 0-7 are referenced by an I/O processor, the locations in core memory are accessed.

Address Modification

Indirect Addressing

The reference address of most instructions † can be modified by indirect addressing, i.e., the 17-bit refer-

ence address field of the instruction is used to obtain a word, and the 17 low-order bits of the word thus obtained become the effective address. Indirect addressing is limited to one level, and does not proceed to further levels regardless of the contents of the word location pointed to by the current effective address.

Indexing

Indexing can occur with or without indirect addressing. With indexing, the contents of a general register are treated as a 32-bit value which is added to the 17-bit reference address to produce the 17-bit effective address.

If indirect addressing is not specified, the ${\rm X}_{\rm D}$ field (bits 12-14) of the standard instruction format permits any one of registers 1 through 7 to be designated as an index register. A zero value in the ${\rm X}_{\rm D}$ field designates no indexing.

If indirect addressing is specified, the X_I field (bits 13-14) of the standard instruction format designates a register (1 through 3) to be used for pre-indexing, i.e., indexing is performed first, and then indirect addressing is performed, or designates a register (1 through 4) to be used for post-indexing, i.e., indirect addressing is performed first, and then indexing is performed. A zero value in the X_I field designates no indirect addressing.

[†] Exceptions are the immediate instructions and branch instructions BIR and BDR.


3. COMPUTER INSTRUCTIONS

This section describes all TENET 210 instructions, grouped into the following functional classes:


Instruction Class	Page
Word	14
Doubleword	16
Memory	18
Immediate	20
Shift	22
Branch	25
Test Bit	28
Test Register-Designated Bit	30
Field	30
Unprivileged Control	34
Privileged Control	37
Programmed	40
Input/Output	40
Floating Point	41

TENET 210 instructions have three basic formats, described in Section 2 under Instruction Formats:

• Memory Reference



• Immediate



• Test Bit

	BIT COMMAND	EFFECTIVE BIT	I	P	χ ^I	REFERENCE	ADDRESS
(5	6 10	- 11	12	13 14	15	31

With the exception of the immediate and test bit instructions, all other instructions have the memory reference format.

SYMBOLS

The symbols used in the instruction descriptions have the following meanings:

Symbol	Meaning
()	The contents of. (The enclosed quantity is a general register or core memory location.)
←	Is replaced by, or is set to
	Replaces
	The magnitude of
+	Addition
-	Subtraction
*	Multiplication
/	Division
:	Comparison
(overbar)	One's complement of
U	Inclusive-OR, where 0 υ 0 = 0, 0 υ 1 = 1, 1 υ 0 = 1, 1 υ 1 = 1
n	AND, where $0 \cap 0 = 0$, $0 \cap 1 = 0$, $1 \cap 0 = 0$, $1 \cap 1 = 1$
©	Exclusive-OR, where $0 \odot 0 = 0$, $0 \odot 1 = 1$, $1 \odot 0 = 1$, $1 \odot 1 = 0$
'(prime)	Denotes the quantity is made odd by ORing 1 to the least significant bit

GLOSSARY OF TERMS

Actual Memory Address

An actual memory location used by the CPU to access and retrieve information.

Analyzed Map Control Flag (AMC)

A one-bit control flag used by the instructions Load Virtual Address (LVA) and Load Actual Address (LAA).

Carry Flag (CF)

Bit 6 of the program status word. This bit is set at the end of an add or subtract instruction if a carry was propagated past the most significant bit of the result. If no carry was propagated, this bit is reset.

Condition Codes (CC1, CC2, CC3)

Bits 2, 3, and 4 of the program status word. These bits are set/reset during normal execution of any compare instruction or any to-memory instruction except store.

Control Register (CR)

One of the eight internal registers that can be accessed only by the privileged control instructions Load Control Register (LCR) and Store Control Register (STCR). These registers contain trap information and the program status stack pointer and limit.

CPU Mode Bits (CM)

Bits 0 and 1 of the program status word that define the master/slave/map mode of machine operation.

Current Stack Pointer (CSP)

A 17-bit memory address, contained in control register 6, that is used by the privileged control instructions Push Program Status (PPS) and Pop Program Status (POPS). The current program status word is stored at the memory location specified by the CSP.

Data Exchange

The TENET 210 unit that connects core memory to all peripheral subsystems (including CPU's). It is also the interface between the CPU and the peripheral processors.

Double Register (R, R')

The even-odd register pair used in multiply, divide, and doubleword instructions.

Effective Address (EA)

The reference address of an instruction after indirect addressing and indexing have been performed. If EA is 0-7, it references a general register; otherwise, EA is a virtual memory address if mapping is enabled, or an actual memory address if mapping is not enabled.

Effective Bit (EB)

In bit instructions, the particular bit in a word upon which the instruction is to operate.

Effective Doubleword (EDW)

For doubleword instructions, the 64-bit word formed by using (EA) for the most significant half and (EA + 1) for the least significant half.

Effective Doubleword Location (EDL)

The location in memory of the effective doubleword.

Effective Field Address (EFA)

For field instructions, the location of the data item.

Effective Field Word (EFW)

The 32-bit word generated for field instructions by right-justifying the required field and extending zeros (for logical operations) or the high-order bit of the field (for arithmetic operations) to bit 0 of the EFW.

Effective Value (EV)

For immediate instructions, the immediate value field of the instruction word (bits 11-31) expanded to a 32-bit word by extending the sign bit of the immediate value (bit 11) to the left.

Effective Word (EW)

The contents of the effective reference address: thus, EW is equivalent to (EA).

Effective Word Location (EWL)

The location in memory of the effective word.

Floating Point Divide by Zero (FD)

Bit 11 of the program status word (see Section 2).

Floating Point Overflow (FO)

Bit 10 of the program status word (see Section 2).

Floating Point Underflow (FU)

Bit 12 of the program status word (see Section 2).

General Register (R)

One of the eight 32-bit general-purpose registers (R0 through R7) in the TENET 210 CPU.

Indirect Map Control Flag (IMC)

Bit 0 of an indirect word that indicates conditional mapping control. When IMC = 1 and the CPU is in the selective mapping mode, the effective address generated from this address modification will be mapped.

Input/Output Control Doubleword (IOCD)

A 64-bit doubleword that contains input/output information used by an IOP, e.g., order to be performed, number of words to be transferred, memory address, and interrupt flags.

Input/Output Processor (IOP)

A unit that provides data transfer between core memory and peripheral input/output devices - card readers, printers, tape units, disc drives, and terminals.

Instruction Register (IR)

A 32-bit register in the CPU used to hold the current instruction obtained from memory while it is being decoded for execution.

Interrupt Enable (IE)

Bit 7 of the program status word that allows the CPU to respond to requests for interrupt.

Memory Map

A group of ten-bit registers, each of which contains an eight-bit actual memory page address code for a specific 512-word page of actual memory, a one-bit write protect flag, and a one-bit page altered flag. The map is available in segments of 64 registers each.

Overflow Flag (OF)

Bit 5 of the program status word that is set if the two's complement result of an arithmetic instruction cannot be unambiguously represented in a word (or doubleword), or sign of register R changes during execution of certain shift instructions.

Page

A 512-word section of virtual memory that is assigned an actual memory page address when memory mapping is in effect. For example, virtual page 1 is assigned the virtual address range 512 - 1023.

Page Protect Override (PO)

Bit 8 of the program status word that allows the CPU to write in write-protected pages when the memory map is used.

Program Counter (PC)

Bits 15-31 of the program status word that points to the location in core memory of the next instruction to be executed in sequence.

Program Status Word (PSW)

A 32-bit word that defines the critical control conditions of the TENET 210 CPU, e.g., mode of operation, condition code indicators, location of the next instruction.

Registers-Stored Flag (RS)

Bit 13 of the program status word used to indicate that the eight general registers were stored with the current

Special Instruction Recovery Flag (SIR)

Bit 9 of the program status word (see Section 2).

Stack Limit (SLM)

A 17-bit value, contained in control register 7, that is used by the privileged control instructions Push Program Status (PPS) and Pop Program Status (POPS). The SLM specifies the maximum allowable value of the current stack pointer.

Virtual Memory Address

The 17-bit effective address after address modification which is to be conditionally transformed via the memory map into an actual address.

ABBREVIATIONS

AMC	Analyzed Map Control Flag
CC	Condition Codes (bits 2, 3, and 4 of the program status word)
\mathbf{CF}	Carry Flag (bit 6 of the program status word)
CM	CPU Mode (bits 0 and 1 of the program status word)
\mathbf{CR}	Control Register
CSP	Current Stack Pointer (bits 15-31 of CR 6)
EA	Effective Address
EB	Effective Bit
\mathbf{EDL}	Effective Doubleword Location
EDW	Effective Doubleword
EFA	Effective Field Address
EFW	Effective Field Word
EV	Effective Value
EW	Effective Word
EWL	Effective Word Location
$\mathbf{F}\mathbf{D}$	Floating Point Divide by Zero (bit 11 of the PSW)
FO	Floating-Point Overflow (bit 10 of the PSW)
FU	Floating-Point Underflow (bit 12 of the PSW)

ABBREVIATIONS (Cont'd)

Œ	${\bf Interrupt}$	Enable	(bit	7	of	the	program	status
	word)							

IMC Indirect Map Control Flag

IRInstruction Register

ofOverflow Flag (bit 5 of the program status word)

PCProgram Counter (bits 15-31 of the program status word)

PO Page Protect Override (bit 8 of the program status word)

The address of a general register or the register definition field (bits 8-10 of an instruction)

R, R' Double Register. For multiply, divide, and doubleword instructions, (R, R') is the even-odd register pair.

RSRegisters-Stored Flag (bit 13 of the program status word)

SIR Special Instruction Recovery Flag (bit 9 of the program status word)

SLM Stack Limit (bits 15-31 of CR 7)

X The address of an index register or the index register definition field (bits 11-14 of an instruction)

INSTRUCTION DESCRIPTIONS

In the instruction descriptions, the instruction's descriptive name is followed by the mnemonic code used by the TENET 210 assembler to produce the instruction's basic operation code. This code is shown in hexadecimal in bits 0-7 of the instruction word. All registers and storage areas that can be affected by the instruction are listed symbolically after the word "Affected". The program counter (bits 15-31 of the program status word) is not listed since it is updated by 1 as part of every instruction execution.


Word Instructions

TENET 210 word instructions (Table 2) operate with information in 32-bit word lengths. Load instructions load the contents of the effective address (EA) into a specified general register, but do not affect core memory. Store instructions store the contents of a general register (R) into a word specified by the effective address, but do not affect the contents of the general register. The fixed-point arithmetic instructions perform binary addition, subtraction, multiplication, and division with integer operands. One operand is specified by the effective address; the second operand is the contents of a general register. The general register contains the result of the operation.

Table 2. Word Instructions

Instruction Name	Mnemonic	Hex. Code	Description	Page
Load Word	LW	33	EW → (R)	15
Store Word	STW	32	$(R) \rightarrow EW$	15
Add Word	AW	30	$(R) + EW \rightarrow (R)$	15
Subtract Word	sw	31	$(R) - EW \rightarrow (R)$	15
Inverse Subtract Word	ISW	38	$EW - (R) \rightarrow (R)$	15
Multiply Word	MW	3A	$(R) * EW \rightarrow (R)$	15
Divide Word	DW	3B	$(R) / EW \rightarrow (R)$	15
AND Word	ANDW	34	$(R) \cap EW \rightarrow (R)$	15
OR Word	ORW	35	$(R) \cup EW \rightarrow (R)$	16
Exclusive OR Word	EORW	36	$(R) \odot EW \rightarrow (R)$	16
Exchange Word	xw	42	$(R) \rightarrow EWL; EW \rightarrow (R)$	16
Load Word Doubled	$_{ m LWD}$	3C	$EW_{1-31} \rightarrow (R)_{0-30}$	16
			$0 \to (R)_{31}$ EW $\to CF$	
			$\begin{bmatrix} EW_0 \rightarrow CF \\ EW_0 \odot EW_1 \rightarrow OF \end{bmatrix}$	
Compare Word	CW	37	(R): EW	16

Load Word - LW




Description: EW → (R)

LW loads the effective word into register R.

Affected: (R)

Store Word - STW




Description: $(R) \rightarrow (EW)$

STW stores the contents of register R into the effective word.

Affected: (EA)

Add Word - AW




Description: $(R) + EW \rightarrow (R)$

AW adds the effective word to the contents of register R and loads the sum in register R.

Affected: (R), OF, CF

Subtract Word - SW




Description: (R) - EW \rightarrow (R)

SW subtracts the effective word from the contents of register R and loads the difference in register R.

Affected: (R), OF, CF

Inverse Subtract Word - ISW




Description: EW - (R) \rightarrow (R)

ISW subtracts the contents of register R from the effective word and loads the result in register R.

Affected: (R), OF, CF

Multiply Word - MW




Description: (R) * EW \rightarrow (R)

MW multiples the contents of register R by the effective word and loads the least significant 32 bits of the product in register R. If the result exceeds 31 significant bits, the overflow flag (OF) is set in the program status word.

Affected: (R), OF

Divide Word - DW




Description: $(R)/EW \rightarrow (R)$

DW divides the contents of register R by the effective word and loads the quotient in register R. If overflow occurs (divisor = 0), register R is not disturbed but the overflow flag (OF) is set in the program status word. If the remainder is nonzero, the carry flag (CF) is set in the program status word.

Affected: (R), OF, CF, (CR 0)

AND Word - ANDW




Description: (R) \cap EW \rightarrow (R)

ANDW logically ANDs each bit in register R with the corresponding bit of the effective word and loads the result in register R.

Affected: (R)

OR Word - ORW




Description: (R) \cup EW \rightarrow (R)

ORW logically ORs each bit in register R with the corresponding bit of the effective word and loads the result in register R. $\,$

Affected: (R)

Exclusive OR Word - EORW




Description: $(R) \cup EW \rightarrow (R)$

EORW exclusively ORs each bit in register R with the corresponding bit of the effective word and loads the result in register R.

Affected: (R)

Exchange Word - XW




Description: (R) \rightarrow EWL; EW \rightarrow (R)

XW exchanges the contents of register R with the effective word.

Affected: (R), (EWL)

Load Word Doubled - LWD




$$\begin{array}{ccc} \text{Description:} & \text{EW}_{1-31} \rightarrow \text{(R)}_{0-30} \\ & 0 \rightarrow \text{(R)}_{31} \\ & \text{EW}_{0} \rightarrow \text{CF} \\ & \text{EW}_{0} \odot \text{EW}_{1} \rightarrow \text{OF} \end{array}$$

LWD doubles the effective word and loads the result in register R. Bit 0 of the effective word is loaded in the carry flag (CF) of the program status word. If bit 0 and bit 1 of the effective word differ, the overflow flag (OF) in the program status word is set to 1. If bit 0 and 1 are the same, OF is set to 0.

Affected: (R), OF, CF

Compare Word - CW



Description: (R): EW

CW compares the contents of register R with the effective word and sets the condition code indicators as follows:

Result	Condit	cion Code Ind	icators 3
$(\mathbf{R}) = \mathbf{E}\mathbf{W}$	_	0	0
(R) < EW	-	0	1
(R) > EW	-	1	0
(R) $n EW = 0$	0	-	-
(R) $n \text{ EW} \neq 0$	1	-	_


Affected: CC1, CC2, CC3

Doubleword Instructions

With the exception of Multiply Doubleword and Divide Doubleword, which reference single-word operands, the doubleword instructions (Table 2) operate on data in doubleword format. A 64-bit effective doubleword (EDW) is formed by using the effective address (EA) for the most significant half and EA+1 for the least significant half.

If register R is an even register, an even-odd register pair (R, R') is operated upon. If register R is an odd register, the manner in which the instruction is executed varies with the instruction and is described accordingly.

Load Doubleword - LD



Description:

If R is even (normal operation): EDW \rightarrow (R, R') LD loads the effective doubleword in registers R and R'.


If R is odd: $EDW_{32-63} \rightarrow (R')$ LD loads the least significant half of the effective doubleword in register R'.

Affected: (R), (R')

Table 3. Doubleword Instructions

Instruction Name	Mnemonic	Hex. Code	Description †	Page
Load Doubleword	LD	53	$EDW \rightarrow (R, R')$	16
Store Doubleword	STD	52	$(R, R') \rightarrow EDW$	17
Add Doubleword	AD	50	$(R, R') + EDW \rightarrow (R, R')$	17
Subtract Doubleword	SD	51	$(R, R') - EDW \rightarrow (R, R')$	17
Multiply Doubleword	MD	3E	$(R') * EW \rightarrow (R, R')$	17
Divide Doubleword	DD	3 F	$(R, R') / EW \rightarrow (R')$	18
Compare Doubleword	CD	57	(R, R') : EDW	18
† Normal operation (reg	ister R is even)			

Store Doubleword - STD




Description:

If R is even (normal operation): $(R, R') \rightarrow EDW$ STD stores the double register contents in the effective doubleword.

If R is odd: (R') \rightarrow EDW₀₋₃₁; (R') \rightarrow EDW₃₂₋₆₃ STD stores the contents of register R' in both halves of the effective doubleword.

Affected: (EDL)

Add Doubleword - AD



Description:

If R is even (normal operation): $(R, R') + EDW \rightarrow$


AD adds the double register contents to the effective doubleword, and loads the sum in registers R. R.

If R is odd: $EDW_{32-63} + (R') \rightarrow (R')$ AD adds the contents of register R' to the least significant half of the effective doubleword, and loads the sum in register R'.

In either of the above cases, the overflow and carry flags (OF and CF) in the program status word are defined by the overflow and carry from the operation $EDW_{0-31} + (R) + carry from [EDW_{32-63} + (R')]$.

Affected: (R), (R'), OF, CF

Subtract Doubleword - SD



Description:

If R is even (normal operation): $(R, R') - EDW \rightarrow$ (R, R')


SD subtracts the effective doubleword from the double register contents, and loads the difference in registers R, R'.

If R is odd: $(R') - EDW_{32-63} \rightarrow (R')$ SD subtracts the least significant half of the effective doubleword from register R', and loads the difference in register R'.

In either of the above cases, the overflow and carry flags (OF and CF) in the program status word are defined by the overflow and carry from the operation (R) + EDW_{32-63} + carry from $[(R') + (EDW_{32-63} + 1)]$.

Affected: (R), (R'), OF, CF

Multiply Doubleword - MD




Description:

If R is even (normal operation): $(R') * EW \rightarrow (R, R')$ MD multiplies the contents of register R' by the effective word and loads the 64-bit, signed two'scomplement result in double register R, R'. The most significant half of the product is loaded in register R, the least significant half in register R'.

If R is odd: $(R') * EW \rightarrow (R')$ MD multiplies the contents of register R' by the effective word and replaces the contents of register R' with the least significant half of the product. The most significant half of the product is lost.

Affected: (R), (R'), OF

Divide Doubleword - DD



Description:

If R is even: $(R, R')/EW \rightarrow Quotient \rightarrow (R')$; Remainder \rightarrow (R)

DD divides the contents of the double register R, R' by the effective word. The remainder is loaded in register R and the quotient in register R'. If overflow occurs, (R, R') are not disturbed; a non-zero remainder has the same sign as the dividend.

If R is odd: $(R')/EW \rightarrow Quotient \rightarrow (R')$

The sign of register R' is extended to provide the most significant half of the double-register dividend and the contents of register R' provide the least significant half of the double-register dividend. DD divides the contents of this double register by the effective word and loads the quotient into register R'; the remainder is lost. If overflow occurs, R' is not disburbed.

Overflow occurs if: $|\text{dividend}| *2^{-31} \ge |\text{divisor}|$ Affected: (R), (R'), OF, (CR0)

Compare Doubleword - CD

	5	1	7		R	I	P	x ^D	REFERENCE	ADDRESS
ō				78	10	- 11	12	13 14	15	31

Description:

If R is even (normal operation): (R, R'): EDW CD compares the contents of the double register R, R' with the effective doubleword, and sets the condition code indicators as shown below according to the result of the comparison.

If R is odd: (R', R'): EDW

The contents of register R' are used for both halves of the double word comparison. CD compares the contents of this double word with the effective doubleword, and sets the condition code indicators as shown below according to the result of the comparison.

Result	CC1	CC2	CC3
(R, R') = EDW	-	0	0
$(R, R^{\dagger}) < EDW$	-	0	1
(R, R') > EDW	-	1	0
$(R,R') \cap EDW = 0$	0	-	-
$(R, R') \cap EDW \neq 0$	1	-	_

Affected: CC1, CC2, CC3


Memory Instructions

The results of all memory instructions (Table 3) except Store Immediate to Memory and Compare Immediate with Memory are tested for positive, negative, zero, even, and odd, and the condition code indicators are affected as follows:

<u>Result</u>	Condit 1	ion Code Indi	cators 3
Zero	0	0	0
Positive	-	1	0
Negative	-	0	1
Even	0	-	-
Odd	1	_	_

Store Immediate to Memory never affects the condition code indicators; the results of a Compare Immediate with Memory are described under that instruction.

Add to Memory - AM




Description: EW + (R) → EWL

AM adds the contents of R to the effective word and stores the result in the effective word location.

Affected: (EWL), OF, CF, CC1, CC2, CC3

Subtract from Memory - SM



Description: EW - (R) → EWL


SM subtracts the contents of R from the effective word and stores the result in the effective word location.

Affected: (EWL), OF, CF, CC1, CC2, CC3

Table 4. Memory Instructions

Instruction Name	Mnemonic	Hex. Code	Description	Page
Add to Memory	AM	40	$EW + (R) \rightarrow EWL$	18
Subtract from Memory	SM	41	$EW - (R) \rightarrow EWL$	18
AND to Memory	ANDM	44	EW n (R) → EWL	19
OR to Memory	ORM	45	EW ∪ (R) → EWL	19
Exclusive-OR to Memory	EORM	46	$EW \bigcirc (R) \rightarrow EWL$	19
Increment and Load Word	ILW	43	$EW + 1 \rightarrow R \rightarrow EWL$	19
Complement and Add Immediate to Memory	CAIM	64	$\overline{\text{EW}} + \text{R} \rightarrow \text{EWL}$	19
Add Immediate to Memory	AIM	60	$EW + R \rightarrow EWL$	20
Subtract Immediate from Memory	SIM	61	$EW - R \rightarrow EWL$	20
Store Immediate to Memory	STIM	62	$R \rightarrow EWL$	20
Compare Immediate with Memory	CIM	67	R : EW	20

AND to Memory - ANDM




Description: EW \cap (R) \rightarrow EWL

ANDM logically ANDs each bit of (R) and the corresponding bit of the effective word and places the result in the effective word location.

Affected: (EWL), CC1, CC2, CC3

OR to Memory - ORM




Description: EW v (R) → EWL

ORM logically ORs each bit of (R) and the corresponding bit of the effective word and places the result in the effective word location.

Affected: (EWL), CC1, CC2, CC3

Exclusive-OR to Memory - EORM




Description: EW@(R) → EWL

EORM exclusively ORs each bit of (R) and the corresponding bit of the effective word and places the result in the effective word location.

Affected: (EWL), CC1, CC2, CC3

Increment and Load Word - ILW




Description: EW + 1 \rightarrow (R); EW + 1 \rightarrow EWL

ILW adds 1 to the effective word and places the result in the effective word location and register R.

Affected: (EWL), (R), OF, CF, CC1, CC2, CC3

Complement and Add Immediate to Memory - CAIM




Description: EW + R → EWL

CAIM adds the absolute value of the three-bit ${\bf R}$ field to the one's complement of the effective word, and places the result in the effective word location. Thus, R=0 performs the one's complement of the effective word; R=1 performs the two's complement of the effective word.

Affected: (EWL), OF, CF, CC1, CC2, CC3

Add Immediate to Memory - AIM




Description: EW + R → EWL

AIM adds the absolute value of the three-bit R field to the effective word, and places the result in the effective word location.

Affected: (EWL), OF, CF, CC1, CC2, CC3

Subtract Immediate from Memory - SIM




Description: EW - R → EWL

SIM subtracts the absolute value of the three-bit R field from the effective word, and places the result in the effective word location. When R=0, its absolute value is 8.

Affected: (EWL), OF, CF, CC1, CC2, CC3

Store Immediate to Memory - STIM




Description: R → EWL

STIM stores the absolute value of the three-bit R field, right-justified with leading zeros, in the effective word location.

Affected: (EWL)

Compare Immediate with Memory - CIM



Description: R: EW


CIM compares the absolute value of the three-bit R field with the effective word, and sets the condition code indicators as follows:

	Condit	tion Code	In dicators
Result	1	2	3
$\mathbf{R} = \mathbf{E}\mathbf{W}$	_	0	0
R < EW	-	0	1
R > EW	-	1	0
$\mathbf{R} \ \mathbf{n} \ \mathbf{E} \mathbf{W} = 0$	0	-	-
$R \cap EW \neq 0$	1	_	_

Affected: CC1, CC2, CC3

Immediate Instructions

Immediate instructions (Table 5) provide for an operand within the instruction word itself and not in a general register or core memory location. Bit 11 is the sign of the immediate value and is extended to the left to form the effective value (EV) — a 32-bit, signed two's complement, integer value:




Effective Value - 32 Bits

Table 5. Immediate Instructions

Instruction Name	Mnemonic	Hex. Code	Description	Page
Load Immediate	LI	73	$EV \rightarrow (R)$	21
Add Immediate	AI	70	$(R) + EV \rightarrow (R)$	21
Subtract Immediate	SUBI	71	$(R) - EV \rightarrow (R)$	21
Multiply Immediate	MI	7A	$(R) * EV \rightarrow (R)$	21
Divide Immediate	DI	7B	$(R)/EV \rightarrow (R)$	21
AND Immediate	ANDI	74	$(R) \cap EV \to (R)$	21
OR Immediate	ORI	75	(R) ∪ EV → (R)	21
Exclusive-OR Immediate	EORI	76	$(R) \textcircled{0} EV \rightarrow (R)$	21
Compare Immediate	CI	77	(R): EV	22
Inverse Subtract Immediate	ISI	78	EV - (R) → (R)	22

Load Immediate - LI




Description: $EV \rightarrow (R)$

LI loads the effective value into register R.

Affected: (R)

Add Immediate - AI




Description: $(R) + EV \rightarrow (R)$

AI adds the contents of register R to the effective value and places the result in register R.

Affected: (R), OF, CF

Subtract Immediate - SUBI




Description: $(R) - EV \rightarrow (R)$

SUBI subtracts the effective value from the contents of register R and places the result in register R.

Affected: (R), OF, CF

Multiply Immediate - MI




Description: (R) * EV \rightarrow (R)

MI multiplies the contents of register R by the effective value and places the result in register R. If the result exceeds 31 significant bits, the overflow flag (OF) is set in the program status word.

Affected: (R), OF

Divide Immediate - DI




Description: $(R)/EV \rightarrow (R)$

DI divides the contents of register R by the effective value and places the quotient in register R. If overflow occurs (divisor = 0), register R is not disturbed but the overflow flag (OF) is set in the program status word. If there is a non-zero remainder, the carry flag (CF) is set in the program status word.

Affected: (R), OF, CF, (CR 0)

AND Immediate - ANDI




Description: (R) \cap EV \rightarrow (R)

ANDI logically ANDs each bit of register R and the corresponding bit of the effective value and places the result in register R.

Affected: (R)

OR Immediate - ORI




Description: (R) \cup EV \rightarrow (R)

ORI logically ORs each bit of register R and the corresponding bit of the effective value and places the result in register R.

Affected: (R)

Exclusive-OR Immediate - EORI




Description: $(R) \odot EV \rightarrow (R)$

EORI exclusively-ORs each bit of register R and the corresponding bit of the effective value and

places the result in register R.

Affected: (R)

Compare Immediate - CI




Description: (R): EV

CI compares the contents of register R with the effective value and sets the condition code indicators as follows:

	Condit	ion Code Indi	cators
Result	1	2	3
$(\mathbf{R}) = \mathbf{E}\mathbf{V}$	_	0	0
(R) < EV	-	0	1
(R) > EV	-	1	0
(R) $n EV = 0$	0	-	_
(R) $n \text{ EV} \neq 0$	1	_	_

Affected: CC1, CC2, CC3

Inverse Subtract Immediate - ISI




Description: $EV - (R) \rightarrow (R)$

ISI subtracts the contents of register R from the effective value and places the result in register R.

Affected: (R), OF, CF


Shift Instructions

Shift instructions (Table 6) have the memory reference format. After the effective address is generated, bits 26-31 define the shift count — a non-negative value in the range 0-63 $_{10}$ †:



All double register shift operations treat registers R and R' as a 64-bit register with the high-order bit (bit position 0 of register R) as the sign for the entire doubleword. When a doubleword shift instruction addresses an odd register, the contents of register R represent both the 32 high-order bits and the 32 loworder bits of the doubleword. The shift operation is then performed, and the 32 low-order bits of the result are loaded into register R.

Shift Arithmetic Left - SAL




Description:

SAL shifts the contents of register R the specified number of positions to the left. Vacated low-order bit positions are set to zero, and the overflow flag (OF) is set if the sign of R changes.

Affected: (R), OF

Shift Arithmetic Left Double - SALD



[†] Shift Until Normalized Double (SUND) does not use the shift count.

Table 6. Shift Instructions


Instruction Name	Mnemonic	Hex. Code	Page
Shift Arithmetic Left	SAL	28	22
Shift Arithmetic Left Double	SALD	29	22
Shift Arithmetic Right	SAR	2A	23
Shift Arithmetic Right Double	SARD	· 2B	23
Shift Logical Left	SLL	20	23
Shift Logical Left Double	SLLD	21	24
Shift Logical Right	SLR	22	24
Shift Logical Right Double	SLRD	23	24
Shift Circular Left	SCL	2C	24
Shift Circular Left Double	SCLD	2D	24
Shift Circular Right	SCR	2 E	24
Shift Circular Right Double	SCRD	2F	24
Shift Until Normalized	SUN	24	25
Shift Until Normalized Double	SUND	25	25

Description:

SALD shifts the contents of registers R, R' the specified number of positions to the left. Vacated low-order bit positions are set to zero, and the overflow flag (OF) is set if the sign of R changes.

Affected: (R), (R'), OF

Shift Arithmetic Right - SAR




Description:

SAR shifts the contents of register R the specified number of positions to the right. Vacated high-order bit positions are filled in with the sign of R (bit 0 of the word).

Affected: (R)

Shift Arithmetic Right Double - SARD




Description:

SARD shifts the contents of registers R, R' the specified number of positions to the right. Vacated high-order bit positions are filled in with the sign of R (bit 0 of the doubleword).

Affected: (R), (R')

Shift Logical Left - SLL




Description:

SLL shifts the contents of register R the specified number of positions to the left. Vacated bit positions

are set to zero and bits shifted off the end of the word are lost.

Affected: (R)

Shift Logical Left Double - SLLD




Description:

SLLD shifts the contents of registers R, R' the specified number of positions to the left. Vacated bit positions are set to zero and bits shifted off the end of the doubleword are lost.

Affected: (R), (R')

Shift Logical Right - SLR




Description:

SLR shifts the contents of register R the specified number of positions to the right. Vacated bit positions are set to zero and bits shifted off the end of the word are lost.

Affected: (R)

Shift Logical Right Double - SLRD




Description:

SLRD shifts the contents of registers R, R' the specified number of positions to the right. Vacated bit positions are set to zero and bits shifted off the end of the doubleword are lost.

Affected: (R), (R')

Shift Circular Left - SCL




Description:

SCL shifts the contents of register R the specified number of positions to the left. The shift is performed in a circular manner such that bits shifted out of bit position 0 are shifted into bit position 31.

Affected: (R)

Shift Circular Left Double - SCLD




Description:

SCLD shifts the contents of registers R, R' the specified number of positions to the left. The shift is performed in a circular manner such that bits shifted out of bit position 0 are shifted into bit position 63.

Affected: (R), (R')

Shift Circular Right - SCR




Description:

SCR shifts the contents of register R the specified number of positions to the right. The shift is performed in a circular manner such that bits shifted out of bit position 31 are shifted into bit position 0.

Affected: (R)

Shift Circular Right Double - SCRD




Description:

SCRD shifts the contents of registers R, R' the specified number of positions to the right. The shift is performed in a circular manner such that bits shifted out of bit position 63 are shifted into bit position 0.

Affected: (R), (R')

Shift Until Normalized - SUN




Description:

SUN shifts the contents of register R either 31 positions to the left, or until the sign of the word differs from the state of the most significant bit of the magnitude. At the termination of the shift, the contents of X are decremented by the number of positions shifted, and vacated low-order bit positions are set to zero.

Affected: (R), (X)

Shift Until Normalized Double - SUND



Description:

SUND shifts the contents of registers R, R' either 63 positions to the left, or until the sign of the doubleword differs from the state of the most significant bit of the magnitude. At the termination of the shift, the contents of X are decremented by the number of positions shifted, and vacated low-order bit positions are set to zero.


Affected: (R), (R'), (X)

Branch Instructions

TENET 210 branch instructions (Table 7) alter program sequence, either conditionally or unconditionally. If a branch is unconditional or if a branch is conditional and the condition is met, the instruction to which the effective reference address points becomes the next instruction executed. However, if a condition for a branch is not met, the next instruction executed is that in the next sequential location following the branch instruction.

A branch to locations 0-7 (index registers) is not allowed and will cause a trap to location 8 if the branch conditions are satisfied.

Branch on Arithmetic Conditions - BAC




Description:

The R field specifies the conditions under which a branch to the effective address will occur. These conditions are based upon the status of the overflow and carry flags (OF and CF) in the program status word. Extensions of the BAC instruction, implemented in the Meta Assembler, will set the appropriate bits in the R field.

Ext'd Branch Mnemonic	R ₈	R ₉	R ₁₀	Branch Conditions
В	0	0	0	Unconditional Branch
BNO	0	0	1	Branch if No Overflow
BNC	0	1	0	Branch if No Carry
BNCO	0	1	1	Branch if No Carry and No Overflow
NOP	1	0	0	No Operation
BOV	1	0	1	Branch if Overflow
BCRY	1	1	0	Branch if Carry
ВСО	1	1	1	Branch if Carry or Overflow

Affected: PC

Branch and Link - BAL




Description: $0 \rightarrow (R)_{0-14} \text{ PC} \rightarrow (R)_{15-31}$

BAL causes an unconditional branch to the effective address. The virtual address of the instruction immediately following the BAL instruction is stored in bits 15-31 of register R. Bits 0-14 of register R are reset to 0.

Affected: (R), PC

Branch on Conditions Set - BCS



Description: Branch if and only if

$$(R_8 \cap CC1) \cup (R_9 \cap CC2) \cup (R_{10} \cap CC3) = 1$$

Branch if and only if the logical AND of the threebit R field and the three-bit condition code is nonzero.

Table 7. Branch Instructions


Instruction Name	Mnemonic	Hex. Code - R Field	Description/Branch Condition	Page
Branch on Arithmetic Conditions	BAC	87		25
Conditions	В	87-0	Unconditional Branch	
	BNO	87-1	Branch if No Overflow	
	BNC	87-2	Branch if No Carry	
	BNCO	87-3	Branch if No Overflow and No Carry	
Extended BAC	NOP	87-4	No Operation	
	BOV	87-5	Branch if Overflow	
	BCRY	87-6	Branch if Carry	
	всо	87-7	Branch if Carry or Overflow	
Branch and Link	BAL	86	$0 \to (R)_{0-14} \text{ PC} \to (R)_{15-31}$	25
Branch on Conditions Set	BCS	85	Branch if and only if:	25
			$(R_8 \cap CC1) \cup (R_9 \cap CC2) \cup (R_{10} \cap CC3) = 1$	
	-	85-0	Never Branch	
	BL	85-1	(R) < EW = 1	
	BG	85-2	(R) > EW = 1	
	BNE	85-3	$(P) \neq EW = 1$	
Extended BCS	BMO, BBS	85-4	Bit Compare = 1 (also set/reset by	
			test bit instructions)	
	-	85-5	(R) < EW = 1 or Bit Compare = 1	
	-	85-6	(R) > EW = 1 or Bit Compare = 1	
	-	85-7	$(R) \neq EW = 1 \text{ or Bit Compare} = 1$	
Branch on Conditions Reset	BCR	84	Branch if and only if: $(R_8 \cap CC1) \cup (R_9 \cap CC2) \cup (R_{10} \cap CC3) = 0$	27
		84-0	Unconditional Branch	
	BGE	84-1	$(R) \ge EW = 0$	
	BLE	84-2	$(R) \leq EW = 0$	
	BE	84-3	(R) = EW = 0	
Extended BCR	BNMO, BBR	84-4	Bit Compare = 0 (also set/reset by test bit instructions)	
	l _	84-5	$(R) \ge EW = 0$ or Bit Compare = 0	
	<u> </u>	84-6	$(R) \le EW = 0$ or Bit Compare = 0	
	_	84-7	(R) = EW = 0 or Bit Compare = 0	
Branch on Register Conditions	BRCS	81	Branch if and only if: $(V_8 \cap (R)_{31}) \cup (V_9 \cap (R) > 0) \cup (V_{10} \cap (R)_0) = 1$	27
Set	Ì	01.0	Never Branch	
	DDI	81-0 81-1	Register < 0	
	BRL BRG	81-2	Register > 0	
	BRNE	81-3	Register ≠ 0	
Extended BRCS	BROD	81-4	Register Odd	
	DICOD _	81-5	Register Odd or Negative	1
	_	81-6	Register Odd or Positive	
	_	81-7	Register ≠ 0 or Odd	
D. J. D. J. G. with and	DDGD			27
Branch on Register Conditions Reset	BRCR	80	Branch if and only if: $(V_8 \cap (R)_{31}) \cup (V_9 \cap (R) > 0) \cup (V_{10} \cap (R)_0) = 0$	~'
1	-	80-0	Unconditional Branch	
	BRGE	80-1	Register ≥ 0	1
	BRLE	80-2	Register ≤ 0	
Extended BRCR	BRE	80-3	Register = 0	
	BREV	80-4	Register Even]
	-	80-5	Register Even and Non-negative	
	-	80-6	Register Even and Non-positive Register = 0 and Even	
	-	80-7		
Branch on Incrementing Register	BIR	82	$(R) + V \rightarrow (R)$	28
Branch on Decrementing Register	BDR	83	$(R) - V \rightarrow (R)$	28

The following is a list of extended branch mnemonics which the TENET 210 Meta Assembler allows and generates a BCS instruction with the appropriate R field value.

Ext'd Branch Mnemonic	R ₈	R_9	R ₁₀	Result of Comparison	Condition Code
	0	0	0	Never branch	xxx
$_{ m BL}$	0	0	1	(R) < EW	xx1
BG	0	1	0	(R) > EW	x1x
BNE	0	1	1	(R) ≠ EW	x1x or xx1
BMO BBS	1	0	0	Bit Compare	1xx
	1	0	1	(R) < EW or Bit Compare	1xx or xx1
	1	1	0	(R) > EW or Bit Compare	1xx or x1x
	1	1	1	(R) ≠ EW or Bit Compare	1xx or x1x or xx1

Affected: PC

Branch on Conditions Reset - BCR



Description: Branch if and only if:

 $(R_8 \cap CC1) \cup (R_9 \cap CC2) \cup (R_{10} \cap CC3) = 0$

Branch if and only if the logical AND of the threebit R field and the three-bit condition code is zero.


The following is a list of extended branch mnemonics which the TENET 210 Meta Assembler allows and generates a BCR instruction with the appropriate R field value.

Ext'd Branch Mnemonic	R ₈	R ₉	R ₁₀	Result of Comparison	Condition Code
	0	0	0	Unconditional Branch	xxx
BGE	0	0	1	$(R) \geq EW$	x10
BLE	0	1	0	$(R) \leq EW$	x01
\mathbf{BE}	0	1	1	$(\mathbf{R}) = \mathbf{E}\mathbf{W}$	x00
BNMO BBR	1	0	0	No Bit Compare	0xx
	1	0	1	$(R) \ge EW$ and No Bit Compare	010

Ext'd Branch Mnemonic	R ₈	R_9	R ₁₀	Result of Comparison	Condition Code
	1	1	0	(R) ≤ EW and No Bit Compare	001
	1	1	1	(R) = EW and No Bit Compare	000

Affected: PC

Branch on Register Conditions Set - BRCS



Description: Branch if and only if:

$$(V_8 \,\mathsf{n}\,(\mathrm{R})_{31})\,\mathsf{u}\,(V_9 \,\mathsf{n}\,(\mathrm{R}) > 0)\,\mathsf{u}\,(V_{10} \,\mathsf{n}\,(\mathrm{R})_0) = 1$$

Branch if and only if the designated register meets the above condition. These conditions are best described by the extended branch mnemonics for this instruction.


This instruction format is unique in that the register is designated by bits 12-14. Indirect addressing is permitted; whereas, indexing is not allowed.

The following is a list of extended branch mnemonics which the TENET 210 Meta Assembler allows and generates a BRCS instruction with the appropriate V field value.

Ext'd Branch Mnemonic	R ₈	R ₉	R ₁₀	Branch Conditions
	0	0	0	Never Branch
BRL	0	0	1	Branch if Register Less Than Zero
BRG	0	1	0	Branch if Register Greater Than Zero
BRNE	0	1	1	Branch if Register Not Equal Zero
BROD	1	0	0	Branch if Register Odd
	1	0	1	Branch if Register Nega- tive or Odd
	1	1	0	Branch if Register Positive or Odd
	1	1	1	Branch if Register Not Equal Zero or Odd

Affected: PC

Branch on Register Conditions Reset - BRCR



Description: Branch if and only if:

$$(V_8 \, \mathsf{n} \, (R)_{31}) \, \mathsf{u} \, (V_9 \, \mathsf{n} \, (R) \, > \, 0) \, \mathsf{u} \, (V_{10} \, \mathsf{n} \, (R)_0) \, = \, 0$$

Branch if and only if the designated register meets the above condition. These conditions are best described by the extended branch mnemonics for this instruction.


The instruction format is unique in that the register is designated by bits 12-14. Indirect addressing is permitted; whereas, indexing is not allowed.

The following is a list of extended branch mnemonics which the TENET 210 Meta Assembler allows and generates a BRCR instruction with the appropriate V field value.

Ext'd Branch Mnemonic	R ₈	R ₉	R ₁₀	Branch Conditions
	0	0	0	Unconditional Branch
BRGE	0	0	1	Branch if Register Greater Than or Equal Zero
BRLE	0	1	0	Branch if Register Less Than or Equal Zero
BRE	0	1	1	Branch if Register Equal Zero
BREV	1	0	0	Branch if Register Even
	1	0	1	Branch if Register Even and Non-negative
	1	1	0	Branch if Register Even and Non-positive
	1	1	1	Branch if Register Zero and even

Affected: PC

Branch on Incrementing Register - BIR




Description: $(R) + V \rightarrow (R)$

BIR adds the absolute value contained in bits 11-14 of the instruction register to the contents of register R. The sum replaces the contents of register R. The branch will not occur if $(R)_0$ changes state.

This instruction does not permit indirect addressing or indexing.

Affected: (R), PC

Branch on Decrementing Register - BDR



Description: (R) - $V \rightarrow (R)$

BDR subtracts the absolute value contained in bits 11-14 of the instruction register from the contents of register R. The difference replaces the contents of register R. The branch will not occur if $(R)_0$ changes state.

This instruction does not permit indirect addressing or indexing.


Affected: (R), PC

Bit Instructions

TENET 210 bit instructions (Table 8) operate upon a particular bit in the effective word, i.e., the word specified in the reference address field of the instruction. The bit position of interest, i.e., the effective bit (EB), is specified in one of two places, depending upon the instruction type. In test bit instructions, the effective bit is defined in bits 6-10 of the instruction word; in test register-designated bit instructions, the contents of the register specified in the R field of the instruction defines the effective bit.


Test Bit Instructions

The instruction word of test bit instructions has the following format:



The Effective Bit (EB) is the bit position of interest (0-31) in the effective word. The remainder of the instruction word has the same format as memory reference instructions.

Test Bit - TB




Description: $EW_{EB} \rightarrow CC1$

TB sets the condition code indicator CC1 to the state of the effective bit.

Affected: CC1

Test Bit and Reset - TBR



TEST BIT

Instruction Name	Mnemonic	Hex. Code	Description	Page
Test Bit	ТВ	04	$EW_{EB} \rightarrow CC1$	28
Test Bit and Reset	TBR	05	$EW_{EB} \rightarrow CC1;$	28
Test Bit and Set	TBS	06	$0 \rightarrow \text{EW}_{\text{EB}}$	
1000 Div and 500		00	$EW_{EB} \rightarrow CC1;$ $1 \rightarrow EW_{EB}$	29
Store Bit	STB	07	$CC1 \rightarrow EW_{EB}$	29

REGISTER-DESIGNATED BIT


Instruction Name	Mnemonic	Hex. Code	Description	Page
Test Register-Designated Bit	TRB	03	$EW_{EB} \rightarrow CC1$	30
Test Register-Designated Bit and Reset	TRBR	07	$EW_{EB} \rightarrow CC1;$ $0 \rightarrow EW_{EB}$	30
Test Register-Designated Bit and Set	TRBS	0B	$\mathrm{EW}_{\mathrm{EB}}^{} ightarrow \mathrm{CC1}; \ 1 ightarrow \mathrm{EW}_{\mathrm{EB}}^{}$	30
Store Register-Designated Bit	STRB	0 F	$CC1 \rightarrow EW_{\overline{EB}}$	30
Find and Reset Bit	\mathbf{FRB}	26		30
Find and Reset Bit Double	FRBD	27		30

Description: $EW_{EB} \rightarrow CC1$; $0 \rightarrow EW_{EB}$

TBR sets the condition code indicator CC1 to the state of the effective bit, then resets the effective bit to zero.

Affected: CC1, EW_{EB}

Test Bit and Set - TBS




Description: $EW_{EB} \rightarrow CC1$; $1 \rightarrow EW_{EB}$

TBS sets the condition code indicator CC1 to the state of the effective bit, then sets the effective bit to 1.

Affected: CC1, EW_{EB}

Store Bit - STB



Description: $CC1 \rightarrow EW_{EB}$


STB sets the effective bit to the state of the condition code indicator CC1.

Affected: EW_{EB}

Register-Designated Bit Instructions

Register-designated bit instructions have the memory reference instruction format. When reference address modification is complete, the effective address specifies the address of the word to be tested. Bits 27 through 31 of register R define the effective bit, i.e., $EB = (R)_{27-31}$.

Test Register-Designated Bit - TRB




Description: $EW_{EB} \rightarrow CC1$

TRB sets the condition code indicator CC1 to the state of the effective bit.

Affected: CC1

Test Register-Designated Bit and Reset - TRBR




Description: $EW_{EB} \rightarrow CC1; 0 \rightarrow EW_{EB}$

TRBR sets the condition code indicator CC1 to the state of the effective bit, then resets the effective bit to zero.

Affected: CC1, EW_{EB}

Test Register-Designated Bit and Set - TRBS




Description: $EW_{EB} \rightarrow CC1$; $1 \rightarrow EW_{EB}$

TRBS sets the condition code indicator CC1 to the state of the effective bit, then sets the effective bit to 1.

Affected: CC1, EWER

Store Register-Designated Bit - STRB




Description: $CC1 \rightarrow EW_{EB}$

STRB sets the effective bit to the state of the condition code indicator CC1.

Affected: EW_{EB}

Find and Reset Bit - FRB




Description:

FRB searches the effective word beginning at the bit specified by bits 27-31 of register R, and proceeds to the right until either a 1 bit is found or the least significant bit has been tested. If a 1 bit is found, it is reset to 0, CC1 is set to 1, and the bit position is stored in register R. If no 1 bit is found, CC1 is reset to 0, and register R is not disturbed.

Affected: CC1, EW, (R)

Find and Reset Bit Double - FRBD



Description:


FRBD searches the effective doubleword (EDW) beginning at the bit specified by bits 26-31 or register R, and proceeds to the right until either a 1 bit is found or the least significant bit has been tested. If a 1 bit is found, it is reset to 0, CC1 is set to 1, and the bit position is stored in register R. If no 1 bit is found, CC1 is reset to 0, and register R is not disturbed.

Affected: CC1, EDW, (R)

Field Instructions

TENET 210 field instructions (Table 9) operate on fields packed within a word. Field instructions have a memory reference instruction format, but the reference address is always a direct address which references a field pointer rather than a data item. The data item, which contains the field to be operated upon, is located at the effective field address (EFA). The EFA is the effective address generated from the reference address of the field pointer, modified by the IX fields of the instruction word.

The field pointer has the following format:



where

 $\mathbf{M} =$ Indirect mapping control flag, accumulative with the IMC bit from the pointer's effective address.

 $FL = Field length (1-32_{10}); FL = 0 implies 32_{10}$.

FP = Field position (0-31); the position in the word of the least-significant bit of the field.

If FL exceeds FP by more than one, FP will be made equal to FL-1; i.e., the field will comprise bits 0 through bits FL-1.


To execute the load, compare, add, and subtract field instructions, the field is retrieved from memory and a 32-bit word is generated with the field right-justified in the word. For the logical field operations, zeros are extended through the high-order bits of the word; for the arithmetic field operations, the high-order bit of the field is extended to bit 0 of the word. The value thus generated is called the effective field word (EFW).

Field instructions that are combined with the increment field pointer operation always increment the field pointer first. When the modified pointer is restored, the special instruction recovery flag (SIR) is set to 1 in the current program status word. When the field instruction is successfully completed, SIR is cleared to 0. If SIR = 1 when the CPU recognizes a field instruction, the increment pointer operation does not occur.

Table 9. Field Instructions

Instruction Name	Mnemonic	Hex. Code	Description	Page
Increment Field Pointer	IFP	5B		3 2
Decrement Field Pointer	DFP	4B		32
Load Field	LF	4C	$EFW \rightarrow (R)$	32
Load Field After Increment	LFI	5 C		32
Load Field Arithmetic	LFA	4D		32
Load Field Arithmetic After Increment	LFAI	5D		32
Store Field	STF	4A	(R) → EFW	32
Store Field After Increment	STFI	5A		33
Store Immediate to Field	STIF	6A		33
Compare Field	CF	4 E	(R): (EFA)	33
Compare Field After Increment	CFI	5E		33
Compare Field Arithmetic	CFA	4 F	(R): (EFA)	33
Compare Field Arithmetic After Increment	CFAI	5 F		33
Compare Immediate to Field	CIF	6E		33
Add Field Arithmetic	AFA	49	$(R) + EFW \rightarrow (R)$	34
Subtract Field Arithmetic	SFA	59	$(R) - EFW \rightarrow (R)$	34
Inverse Subtract Field Arithmetic	ISFA	69	$EFW - (R) \rightarrow (R)$	34
Add Field	\mathbf{AF}	48	$(R) + EFW \rightarrow (R)$	34
Subtract Field	SF	58	$(R) - EFW \rightarrow (R)$	34
Inverse Subtract Field	ISF	68	$EFW - (R) \rightarrow (R)$	34

Increment Field Pointer - IFP



Description:

IFP directly addresses a field pointer word in which the field length (FL) is added to the field position (FP) to produce a new field position (NFP). If NFP ≤ 31 , it replaces the FP field in the pointer:


$$EWL_{6-10} \leftarrow EW_{6-10} + EW_{1-5}$$

If NFP > 31, the FP field is replaced by FL-1 and the field pointer reference address is incremented by one; the modified field pointer then replaces the effective word.

$$EWL_{6-10} \leftarrow EW_{1-5}^{-1}$$
 $EWL_{15-31} \leftarrow EW_{15-31}^{+1}$

Affected: (EWL)

Decrement Field Pointer - DFP



Description:

DFP directly addresses a field pointer word in which the field length (FL) is subtracted from the field position (FP) to produce a new field position (NFP). If NFP ≥ 0 , it replaces the FP field in the pointer:

$$EWL_{6-10} \leftarrow EW_{6-10} - EW_{1-5}$$


If NFP < 0, the FP field is replaced by $1F_{16}$ and the field pointer reference address is decremented by one.

The modified field pointer then replaces the effective word.

$$\begin{aligned} & \mathtt{EWL}_{6-10} \leftarrow \mathtt{1F}_{16} \\ & \mathtt{EWL}_{15-31} \leftarrow \mathtt{EW}_{15-31} - \mathtt{1} \end{aligned}$$

Affected: (EWL)

Load Field - LF




Description: EFW → (R)

LF loads the referenced field right-justified into register R, with zeros extended through the high-order bits of the register.

Affected: (R)

Load Field After Increment - LFI




Description: Increment field pointer; EFW → (R)

LFI performs the Increment Field Pointer operation, then the Load Field operation.

Affected: (R), (FPL), SIR

Load Field Arithmetic - LFA




Description: EFW → (R)

LFA loads the referenced field right-justified into register R, with the high-order bit of the field extended to bit 0 of the register.

Affected: (R)

Load Field Arithmetic After Increment - LFAI




Description: Increment Field Pointer; EFW → (R)

LFAI performs the Increment Field Pointer operation, then the Load Field Arithmetic operation.

Affected: (R), (FPL), SIR

Store Field - STF




Description: $(R) \rightarrow EFL$

STF stores the n least significant bits of register R left-justified into the referenced field where n is the field length. Bits adjacent to the field are left unchanged.

Affected: (EFL)

Store Field after Increment - STFI




Description: Increment Field Pointer; (R) → EFL

STFI performs the Increment Field Pointer operation, then the Store Field operation.

Affected: (FPL), (EFL), SIR

Store Immediate to Field - STIF




Description: R - EFL

STIF stores the R field of the instruction - a positive immediate value in the range 0-7 - into the contents of the referenced field.

Affected: (EFL)

Compare Field - CF




Description: (R): (EFL)

CF compares the contents of register R with the contents of the referenced field, with the field treated as a 32-bit word by extending zeros through the high-order bits. The condition code indicators are set in the same manner as in the Compare Word (CW) instruction.

	Condit	ion Code Indi	cators
Result	1	2	3
$(\mathbf{R}) = \mathbf{E}\mathbf{F}$	-	0	0
(R) < EF	-	0	1
(R) > EF	-	1	0
(R) $n \mathbf{EF} = 0$	0	-	-
(R) \cap EF \neq 0	1	-	-

Affected: CC1, CC2, CC3

Compare Field After Increment - CFI




Description: Increment Field Pointer; (R): (EFL)

CFI performs the Increment Field Pointer operation, then the Compare Field operation.

Affected: CC1, CC2, CC3, SIR

Compare Field Arithmetic - CFA




Description: (R): (EFL)

CFA compares the contents of register R with the contents of the referenced field, with the field treated as a 32-bit word by extending the highorder bit of the field to bit 0 of the word. The condition code indicators are set in the same manner as in the Compare Field (CF) instruction.

Affected: CC1, CC2, CC3

Compare Field Arithmetic After Increment - CFAI




Description: Increment Field Pointer; (R): (EFL)

CFAI performs the Increment Field Pointer operation, then the Compare Field Arithmetic operation.

Affected: CC1, CC2, CC3, SIR

Compare Immediate to Field - CIF




Description:

CIF compares the R field of the instruction - a positive immediate value in the range 0-7 - with the contents of the referenced field. The condition code indicators are set in the same manner as in the Compare Field (CF) instruction.

Affected: CC1, CC2, CC3

Inverse Subtract Field Arithmetic - ISFA




Description: EFW - $(R) \rightarrow (R)$

ISFA obtains the arithmetic field and subtracts the contents of register R from the effective field word, then stores the result in register R.

Affected: (R), OF, CF

Add Field - AF




Description: (R) + EFW \rightarrow (R)

AF obtains the field with preceding zeros and adds it to the contents of register R, then stores the result in register R.

Affected: (R), CF

Subtract Field - SF




Description: (R) - EFW \rightarrow (R)

SF obtains the field with preceding zeros and subtracts it from the contents of register R, then stores the result in register R.

Affected: (R), CF, OF

Inverse Subtract Field - ISF




Description: EFW - $(R) \rightarrow (R)$

ISF obtains the field with preceding zeros and subtracts the contents of register R from the effective field word, then stores the result in register R.

Affected: (R), CF, OF

Add Field Arithmetic - AFA




Description: $(R) + EFW \rightarrow (R)$

AFA obtains the arithmetic field and adds the contents of register R to the effective field word, then stores the result in register R.

Affected: (R), OF, CF

Subtract Field Arithmetic - SFA



Description: (R) - EFW \rightarrow (R)


SFA obtains the arithmetic field and subtracts the effective field word from the contents of register R, then stores the result in register R.

Affected: (R), OF, CF

Unprivileged Control Instructions

Unprivileged control instructions (Table 10) can be executed when the computer is in either the master or the slave mode.

Store Program Status - STPS



Description: (PSW) → EWL

STPS stores the current program status word in the effective word location.

Affected: (EWL)

Load Condition Indicators - LCI




Table 10. Unprivileged Control Instructions


Instruction Name	Mnemonic	Hex. Code	Description	Page
Store Program Status	STPS	AA	$(PSW) \rightarrow EWL$	34
Load Condition Indicators	LCI	AD	$EW_{2-6} \rightarrow PSW_{2-6}$	34
Load and Set	LAS	AC	$EW \rightarrow (R); EW_0 \leftarrow 1$	35
Load Register Group	LG	A9	EW thru EW + 7 → R0 thru R7	35
Store Register Group	STG	A8	R0 thru R7 → EW thru EW+7	35
Execute	EXEC	8F	Execute effective instruction	35
Move with Incrementing Pointer	MOVI	7C		36
Move with Decrementing Pointer	MOVD	7 D		36
Store Panel Switch Register	STSR	AE	(Switch Register) → EWL	36
Load Virtual Address	LVA	AF		36

Description: $EW_2 \rightarrow CC1$; $EW_3 \rightarrow CC2$; $EW_4 \rightarrow CC3$; $EW_5 \rightarrow OF$; $EW_6 \rightarrow CF$

LCI loads bits 2 through 6 of the effective word into bits 2 through 6 of the program status word: condition codes 1, 2, and 3, the overflow flag (OF), and the carry flag (CF).

Affected: CC1, CC2, CC3, OF, CF

Load and Set - LAS




Description: $EW \rightarrow (R)$; $EWL_0 \leftarrow 1$

LAS loads the effective word into register R; when the effective word is rewritten to memory, bit 0 is set to 1.

Affected: (R), (EWL₀)

Load Register Group - LG




Description: (EWL+i) \rightarrow (Ri) where i = 0,...,7

LG loads the contents of the eight general registers from the eight consecutive locations beginning at EWL.

Affected: (R0),...,(R7)

Store Register Group - STG




Description: (Ri) \rightarrow (EWL+i) where i = 0,..., 7

STG stores the contents of the eight general registers at the eight consecutive locations beginning at EWL.

Affected: (EWL),..., (EWL+7)

Execute - EXEC



Description:

EXEC executes the instruction at the effective address. If the instruction is another EXEC, MOVI, or MOVD, an illegal instruction trap will occur.


If the CPU is in the selective mapping mode and mapping of the EXEC effective address is designated, mapping is also implied for all accesses associated with the object instruction.

Affected: None

Move with Incrementing Pointer - MOVI



Move with Decrementing Pointer - MOVD



Description:

MOVI and MOVD perform a memory-to-memory transmission of a block of data. The contents of general registers 5, 6, and 7 specify the number of words, the source address, and the destination address respectively.

Register 5: The count register. A 32-bit value which is decremented after each word is moved. Upon instruction completion register 5 will contain 0. If register 5 contains 0 at the start of an instruction, the instruction will be ignored and the registers (including 6 and 7) will be left unchanged.

Register 6: The source register. Bits 15-31 of register 6 specify the source address. If the machine is in the mapped mode or if the machine is in the selective mapping mode and bit 0 of register 6 contains 1, the address is mapped.

MOVI increments whereas MOVD decrements register 6 after each word is moved. Upon completion of the instruction register 6 will contain the next source address.


Register 7: The destination register. Bits 15-31 of register 7 specify the destination address. (Registers 5, 6, and 7 may not be used as the destination address.) If the machine is in the mapped mode or if the machine is in the selective mapping mode and bit 0 of register 7 contains 1, the destination address is mapped. MOVI increments whereas MOVD decrements register 7 after each word is moved. Upon completion of the instruction register 7 will contain the next destination address.

The move operation can be interrupted at the end of each move cycle. If the contents of registers 5, 6, or 7 are modified by the interrupt routine, the operation is indeterminant when control is returned. If an interrupt or trap occurs, the three registers

will all reflect the end-of-cycle values and the program counter will contain the address of the move instruction.

Affected: (R5), (R6), (R7), (destination addresses)

Store Panel Switch Register - STSR




Description: (Switch Register) → EWL

STSR stores the value set in the switch register on the CPU operator's panel in the effective word location.

Affected (EWL)

Load Virtual Address - LVA



Description:

The unprivileged control instruction LVA computes the effective address from the object instruction and loads it into bits 15-31 of register R.

LVA performs standard address modification to retrieve the object instruction (effective word). The indirect, index, and address fields of the object instruction are then used to calculate the object instruction's effective address which is then loaded into bits 15-31 of register R; bits 11-14 of register R are set to 0; bits 1-10 of register R are loaded as follows:

- If the object instruction does not specify indirect addressing, bits 1-10 of the object instruction are loaded into bits 1-10 of register R.
- If the object instruction specifies indirect addressing, bits 1-10 of the indirect word are loaded into bits 1-10 of register R.

Bit 0 of register R is loaded with the map control bit which is calculated as the logical OR of bit 0 from each of the indirect words, index registers, and the object instruction. This includes any indexing or indirect addressing applied to retrieve the object instruction.

In summary, register R is loaded as follows:

(R) map control bit

(R)₁₋₁₀ bits 1-10 of the object instruction (no indirect addressing), or bits 1-10 of the object instruction's indirect word

(R)₁₁₋₁₄ zero


(R)₁₅₋₃₁ effective address from the object instruction

Affected: (R)

Privileged Control Instructions

Privileged control instructions (Table 11) can be executed only when the computer is in the master mode. If execution is attempted while the computer is in the slave mode (i.e., bits 0 and 1 of the current program status word are both 1's), the computer unconditionally aborts execution of the instruction and traps to location 8.

Load Program Status - LPS



Description:

LPS places bits 0, 1, and 7-31 of the effective word into the corresponding bits of the program status word.

If bit 8 of LPS = 0: bits 2-6 of the current PSW (CC1, CC2, CC3, OF, CF) are also replaced by bits 2-6 of the effective word.


If bit 9 of LPS = 0: no mapping if in the selective mapping mode.

= 1: mapping

If bit 10 of LPS = 1: the contents of the eight locations preceding the effective address replace the contents of the eight general registers.

Affected: (PSW), (R0) through (R7)

Exchange Program Status - XPS



Description:

XPS stores the current PSW at the effective word location. Bits 0, 1, and 7-31 of (EA+1) are loaded into the corresponding bits of the program status word.

If bit 8 of XPS = 0: bits 2-6 of the current PSW (CC1, CC2, CC3, OF, CF) are also replaced by bits

2-6 of (EA+1).

no mapping if in the selec-If bit 9 of XPS = 0:

tive mapping mode

= 1: mapping

If bit 10 of XPS = 1: the contents of the eight

general registers are stored in the eight locations preceding the effec-

tive address


Table 11. Privileged Control Instructions

Instruction Name	Mnemonic	Hex. Code	Page
Load Program Status	LPS	99	37
Exchange Program Status	XPS	98	37
Load Map	LM	9D	38
Load Map Status	LMS	9C	38
Store Map Status	STMS	9E	38
Interrupt On	ION	91	38
Interrupt Off	IOFF	90	38
Pause	PAUS	93	38
Load Control Register	LCR	97	39
Store Control Register	STCR	96	39
Push Program Status	PPS	94	39
Pop Program Status	POPS	95	39
Load Actual Address	LAA	9F	39

The write protection flags in the memory map are ignored while XPS is being executed.

Affected: (PSW), (R0) through (R7), (EWL) ... (EWL-8)

Load Map - LM



Description:


LM loads one segment (32 pages) of the memory map with the actual page addresses. The R field specifies the segment (0-7) to be loaded. The eight word map segment is loaded from (EA) through (EA+7). The map status flags are not changed.

$$\mathrm{EW}_{0-7} o \mathrm{Page}\ 0$$
, $\mathrm{EW}_{8-15} o \mathrm{Page}\ 1$, $\mathrm{EW}_{16-23} o \mathrm{Page}\ 2$, $\mathrm{EW}_{24-31} o \mathrm{Page}\ 3$,...

... EW+7 $_{24-31} \rightarrow$ Page 31


Affected: Memory map actual page addresses

Load Map Status - LMS



Description:


LMS loads one segment (32 pages) of the map with the altered and write protect status flags. The R field specifies the segment (0-7) to be loaded. Bits 0 to 31 of the effective word are loaded into the altered flags of pages 0 to 31 of the designated segment. Bits 0 to 31 of the word following the effective word are loaded into the write protect flags of pages 0 to 31 of the designated segment.



0	1
Unaltered	Altered
Read/Write	Read Only

Affected: Memory map status flags

Store Map Status - STMS



Description:

STMS replaces the contents of the effective doubleword referenced by the effective address with the altered and write protect status flags for the map segment specified by the R field (0-7). The first word will contain the altered flags for pages 0 through 31 of the designated segment whereas the second word will contain the write protect flags.

Affected: (EDW)

Interrupt On - ION



Description: IE - 1

ION sets the interrupt enable flag (IE) in the program status word to 1, which allows the CPU to acknowledge interrupt requests after the next instruction. Bits 8-31 of the instruction word are ignored.

Affected: IE (Bit 7 of the PSW)

Interrupt Off - IOFF



Description: IE ← 0

IOFF sets the interrupt enable flag (IE) in the program status word to 0, which immediately prevents the CPU from acknowledging interrupt requests. Bits 8-31 of the instruction word are ignored.

Affected: IE (Bit 7 of the PSW)


Pause - PAUS



Description:

PAUS causes the CPU to stop executing instructions until an interrupt occurs or the CPU is restarted from the operator's panel. If a PAUS is interrupted, control is returned to the next instruction after the PAUS. Bits 8 through 31 of the instruction word are ignored.

Load Control Register - LCR




Description: EW → CR

LCR replaces the contents of a specified control register with the effective word.

Affected: (CR)

Store Control Register - STCR




Description: (CR) → EWL

STCR stores the contents of a specified control register into the memory location defined by the effective address.

Affected: (EWL).

Push Program Status - PPS



Description:

PPS pushes the current program status word and optionally the eight general registers into the program status stack, and then loads a new program status word from the effective address.

The logical OR of bit 9 of the PPS instruction and bit 0 of any indirect words or index registers used in the address modification determines mapping of the effective address where the new PSW is to be retrieved. A one designates mapping whereas zero designates no mapping. The CPU mode (bits 0, 1 of the PSW) does not affect whether mapping is to occur.

Bit 10 of the PPS instruction designates whether the registers are to be pushed. If set, the registers are pushed.

The Current Stack Pointer (CSP) is contained in control register 6. Bits 15-31 contain the address of the last stack word pushed. Bit 0 if set designates mapping, otherwise, no mapping of the stack pointer.

The Stack Limit (SLM) is contained in control register 7. Upon completion of a PPS instruction bits 15-31 of CSP are compared with bits 15-31 of SLM. If CSP is greater than SLM, a stack overflow trap to location 8 will occur.


Pushing is accomplished as follows:

With registers: The eight general registers and the current program status word with bit 13 set are stored in the nine memory locations beginning at (CSP)+1. CSP is incremented by nine.

Without registers: The current program status word with bit 13 reset is stored at the location following the location addressed by CSP. CSP is incremented by one.

Affected: (PSW), (CSP), 1 or 9 memory locations

Pop Program Status - POPS



Description:


POPS loads the Program Status Word (PSW) and optionally registers R0 to R7 from the program status stack.

The Current Stack Pointer (CSP) contained in control register 6 addresses the last stack entry. The word at that address is loaded into the PSW. If bit 13 of this new PSW is set, registers R0 through R7 are loaded from the eight locations preceding the location addressed by the CSP. The CSP is decremented by nine if the registers are loaded, otherwise, CSP is decremented by one.

Bit 0 of CSP if set designates that the stack is in mapped memory, otherwise, it is unmapped.

Affected: (PSW), (R0)...(R7), (CSP)

Load Actual Address - LAA



Description:

The privileged control instruction LAA computes the effective actual address from the object instruction and loads it into register R.

LAA performs the standard address modification to retrieve the object instruction. The indirect, index, and address fields of the object instruction are then used to calculate the object instruction's effective address which is then loaded into bits 15-31 of register R. This address is after mapping if and only if one of the following conditions is met:

- The CPU is in the unconditional mapping mode.
- The CPU is in the selective mapping mode and bit 0 of one of the indirect words, the index registers used, or the object instruction is set. This includes the address modification used to retrieve the object instruction.

Bits 0, 11-14 of register R are set to zero. Bits 1-10 of register R are loaded as follows:

- If the object instruction does not specify indirect addressing, bits 1-10 of the object instruction are loaded into bits 1-10 of register R.
- If the object instruction specifies indirect addressing, bits 1-10 of the indirect word are loaded into bits 1-10 of register R.

If mapping is in effect (unconditional or conditional), the virtual effective address is transformed by the memory map into an actual effective address, which is then stored in bits 15-31 of register R.

The map status bits of the page being accessed set the condition code indicators as follows if mapping is designated:

CC1 is set to the state of the page write protect status bit.

CC2 is set to the state of the altered/unaltered status bit.

CC3 is reset if an unassigned page is accessed or mapping did not occur. CC3 is set if successful mapping of the address occurred.

If an unassigned page is accessed while LAA is being executed, a trap does not occur, the virtual address accessing the unassigned page is stored in (R)₁₅₋₃₁, and CC1, CC2, and CC3 are reset to 0, 0, 1 (unprotected, unaltered, and unassigned).


If the memory map is not implemented or the mapping mode is not specified, CC1, CC2, and CC3 are reset to 0, 0, 0 (unprotected, unaltered, and assigned).

Affected: (R), CC1, CC2, CC3

Programmed Instruction

Programmed instructions (PINs) enable the programmer to define his own set of instructions. There are 16 global PINs typically used for calling a system service and 48 local PINs typically used for user defined instructions. Corresponding to each of the 64 PIN op codes are 64 memory locations. Execution of a PIN causes: register 0 to be loaded with the effective address from the PIN; and the instruction in the location corresponding to the PIN op code to be executed.

Global PINs



Description:

Register 0 is loaded as follows:

0 if CPU was in the unmapped mode or $(R0)_0$

selective mapping mode and mapping not met; 1 if CPU was in the mapped mode or selective mapping mode and mapping is met.

 $(R0)_{1-7}$ Zero.

Bits 8-10 from the PIN instruction. $(R0)_{8-10}$


(R0)₁₁₋₁₄ Zero.

 $(R0)_{15-31}$ Effective virtual address.

The instruction at the actual address associated with the specific PIN op code is then executed. Usually this is a PPS or XPS instruction but occasionally may be a BAL instruction.

Op codes C0-CF correspond to actual locations 40-4F.

Local PINs



Description:

Register 0 is loaded as follows:

(R0)₀₋₇ Zero.

 $(R0)_{8-10}$ Bits 8-10 from the PIN instruction.

(R0)₁₁₋₁₄ Zero.


 $(R0)_{15-31}$ Effective virtual address.

The instruction at the virtual address associated with the specific PIN op code is then executed. Usually this is a BAL instruction.

Op codes D0-FF correspond to virtual locations 50-7F.

Input/Output Instruction

Input/Output Control - IOC




Description:

IOC is a privileged instruction that selects and passes a command to an input/output processor (IOP) and, if the command requires a data transfer, transfers 32 bits of data or control information in either direction between the designated CPU general register and the selected IOP.

The reference address field of an IOC instruction

can be modified by indexing and indirect addressing as if it were a memory reference instruction. When address modification is completed, the following information is loaded into the instruction register (IR):



where T = Register transfer flag:

- 1 = register transfer will occur
- 0 = register transfer will not occur
- D = Register transfer direction flag; if T = 1:
 - 1 = transfer from peripheral device to register
 - 0 = transfer from register to peripheral device

The CPU informs all I/O processors that an IOC is being executed, and the processor that recognizes its device address proceeds to have the CPU verify the device command. If the command is invalid, an instruction trap is initiated; if the command is valid, the CPU examines (IR)₁₅, 16.

If $(IR)_{16} = 0$, the IOC is terminated; if $(IR)_{16} = 1$, the CPU transmits to or accepts from the processor 32 bits of data, depending upon the state of $(IR)_{15}$.


Floating-Point Instructions

The floating-point arithmetic instructions shown in Table 12 are included as an optional feature of the TENET 210 computer. When the option is not implemented, the floating-point op codes execute as an additional set of global PINs where op codes B0-BF correspond to actual locations 30-3F.

Both single- and double-precision floating-point numbers can be represented in arithmetic operations.


Single Precision

A single-precision number (short format) is represented in 32 bits — a normalized 25-bit two's complement fraction (24 bits plus sign), and a 7-bit two's complement power-of-two exponent. Single precision floating point represents slightly more than 7 digits of significance and the range 10^{-18} to 10^{+18} .



Double Precision

A double-precision number (long format) is represented in 64 bits — a normalized 55-bit two's complement fraction (54 bits plus sign), and a 9-bit two's complement power-of-two exponent. Double precision floating point represents slightly more than 16 digits of significance and the range 10^{-76} to 10^{+76} .






Table 13 contains examples of floating-point numbers.

Table 12. Floating - Point Instructions


Instruction Name	Mnemonic	Hex. Code	Description	PIN Location †	Page
Floating Add Short	FAS	B4	$(R) + EW \rightarrow (R)$	34	43
Floating Add Long	FAL	В0	$(R, R') + EDW \rightarrow (R, R')$	30	43
Floating Subtract Short	FSS	B 5	$(R) - EW \rightarrow (R)$	35	44
Floating Subtract Long	FSL	B1	$(R, R') - EDW \rightarrow (R, R')$	31	44
Floating Inverse Subtract Short	FISS	В9	$EW - (R) \rightarrow (R)$	39	44
Floating Inverse Subtract Long	FISL	B8	$EDW - (R, R') \rightarrow (R, R')$	38	44
Floating Multiply Short	FMS	В6	$(R) * EW \rightarrow (R)$	36	44
Floating Multiply Long	FML	B2	$(R, R') * EDW \rightarrow (R, R')$	32	44
Floating Divide Short	FDS	В7	$(R)/EW \rightarrow (R)$	37	44
Floating Divide Long	FDL	В3	$(R, R')/EDW \rightarrow (R, R')$	33	44
Floating Inverse Divide Short	FIDS	вв	$EW/(R) \rightarrow (R)$	3B	45
Floating Inverse Divide Long	FIDL	ВА	$EDW/(R,R') \rightarrow (R,R')$	3A	45

Examples

The following examples show the step-by-step procedure used to convert decimal numbers to and from floating-point format.


Example 1: Convert 11. 234375₁₀ to floating-point.

- a. Convert 11_{10} to binary: $11_{10} = 1011_2$
- b. Convert 0.234375_{10} to binary: $0.234375_{10} = 001111_{2}$
- c. Thus, $11.234375_{10} = 1011.001111_2$ = 0.1011001111₂ x 2⁴
- d. The short-format floating-point representation is:



If the number being converted is negative (-11.234375), the following additional steps are necessary:

e. Compute the two's complement of the fraction:




f. Shift the fraction left until bits 0 and 1 differ, and subtract the amount shifted from the exponent. In this example, a shift was not necessary.

Example 2: Convert 0.125₁₀ to floating-point.


- a. Convert 0.125 to binary: $0.125_{10} = 0.001_{2}$ = $0.1_{2} \times 2^{-2}$
- b. The short-format floating-point representation is:

***************************************	0100	0000	0000	0000	0000	0000	0	111	1110
•	0						24	25	31


c. Compute the two's complement of the fraction:




d. Shift the fraction left one position and subtract 1 from the exponent:




Example 3: Convert the following binary floating-point number to decimal:




 a. Since bit 0 is set, shift the fraction right one position, extend the sign to the left, and add 1 to the exponent:



b. Compute the two's complement of the fraction:



c. Shift the fraction left one position and subtract 1 from the exponent:



- d. The number can now be represented as: $0.1011001111_2 \times 2^4 = 1011.001111_2$
- e. Convert the integer and fractional portions to decimal:

$$1011_2 = 11_{10}$$
 $0.001111_2 = 0.234375_{10}$

Three floating-point error conditions optionally cause a trap to location 8 (see Figure 2).

1. Exponent Overflow

If a floating-point operation results in an exponent that is too large to be expressed in the assigned field, the overflow flag (OF) is set in the program status word. The referenced register is loaded with zero if the resulting exponent is negative, or with the maximum magnitude if the resulting exponent is positive. The referenced register is complemented if the resulting fraction is negative. If the floating-point overflow bit (FO) is set in the program status word, a trap to location 8 is executed; otherwise, execution continues.

Table 13. Floating-Point Number Representation

Decimal Number		Sin	gle-Prec	ision Flo	ating-Po	int Form	at		Hexadecimal Value
0.125	0100	0000	0000	0000	0000	0000	0111	1110	4000007E
-0.125	1000	0000	0000	0000	0000	0000	0111	1101	8000007D
0.1	0110	0110	0110	0110	0110	0110	0111	1101	6666667D
-0.1	1001	1001	1001	1001	1001	1010	0111	1101	999999FD
π	0110	0100	1000	0111	1110	1101	1000	0010	6487ED82
-π	1001	1011	0111	1000	0001	0010	1000	0010	9B781202


2. Divide by Zero

If a zero divisor is detected, the overflow flag (OF) and the carry flag (CF) are both set in the program status word. If the floating-point divide by zero bit (FD) is also set, a trap to location 8 is executed; otherwise, execution continues with the referenced register unchanged.

3. Illegal Operand

If an unnormalized operand is detected, the carry flag (CF) is set in the program status word. If the unnormalized floating point (UF) is also set, a trap to location 8 is executed; otherwise, the improper operand is normalized, the exponent is adjusted, and execution continues.

Floating Add Short - FAS




 $(R) + EW \rightarrow (R)$ Description:

> FAS adds the effective word to the contents of register R and loads the sum into register R as a short-format floating-point number.

Affected: (R), OF, CF


Floating Add Long - FAL



Description: $(R, R') + EDW \rightarrow (R, R')$


FAL adds the effective doubleword to the contents of registers R and R', and loads the sum into registers R and R' as a long-format floating-point number. R must be an even value for correct results.

Affected: (R), (R'), OF, CF



Floating Point Error Condition Recovery Figure 2.

Floating Subtract Short - FSS




Description: (R) - EW \rightarrow (R)

FSS subtracts the effective word from the contents of register R and loads the difference into register R as a short-format floating-point number.

Affected: (R), OF, CF

Floating Subtract Long - FSL




Description: $(R, R') - EDW \rightarrow (R, R')$

FSL subtracts the effective doubleword from the contents of registers R and R' and loads the difference into registers R and R' as a long-format floating-point number. R must be an even value for correct results.

Affected: (R), (R'), OF, CF

Floating Inverse Subtract Short - FISS




Description: EW - $(R) \rightarrow (R)$

FISS subtracts the contents of register R from the effective word and loads the difference into register R as a short-format floating-point number.

Affected: (R), OF, CF

Floating Inverse Subtract Long - FISL




Description: EDW - $(R, R') \rightarrow (R, R')$

FISL subtracts the contents of registers R and R' from the effective doubleword and loads the difference into registers R and R' as a long-format floating-point number. R must be an even value for correct results.

Affected: (R), (R'), OF, CF

Floating Multiply Short - FMS




Description: (R) * EW \rightarrow (R)

FMS multiplies the contents of register R by the effective word and loads the product into register R as a short-format floating-point number.

Affected: (R), OF, CF

Floating Multiply Long - FML




Description: $(R, R') * EDW \rightarrow (R, R')$

FML multiplies the contents of registers R and R' by the effective doubleword and loads the product into registers R and R' as a long-format floating-point number. R must be an even value for correct results.

Affected: (R), (R'), OF, CF

Floating Divide Short - FDS




Description: $(R)/EW \rightarrow (R)$

FDS divides the contents of register R by the effective word and loads the quotient into register R as a short-format floating-point number.

Affected: (R), OF, CF

Floating Divide Long - FDL




Description: $(R, R')/EDW \rightarrow (R, R')$

FDL divides the contents of registers R and R' by the effective doubleword and loads the quotient into registers R and R' as a long-format floating-point number. R must be an even value for correct results.

Affected: (R), (R'), OF, CF

Floating Inverse Divide Short - FIDS




Description: $EW/(R) \rightarrow (R)$

FIDS divides the effective word by the contents of register R and loads the quotient into register R as a short-format floating-point number.

Affected: (R), OF, CF

Floating Inverse Divide Long - FIDL



Description: $EDW/(R, R') \rightarrow (R, R')$

FIDL divides the effective doubleword by the contents of registers R and R', and loads the quotient into registers R and R' as a long-format floatingpoint number. R must be an even value for correct results.

Affected: (R), (R'), OF, CF

4. MEMORY MAPPING

The TENET 210 memory map † provides for program fragmentation, access protection and altered page status. The memory map can be represented as a series of 256 high-speed registers, each register corresponding to a 512-word page of virtual memory. The map is divided into 4 segments of 64 pages each. The machine instructions which control the loading and testing of the memory map (Load Map, Load Map Status, Store Map Status) operate on only one segment at a time.

A virtual address referencing a map register containing an actual page address of zero or a map register in an unimplemented map segment causes a trap to location 8, with bit 6 set in control register 5 (unassigned virtual page). If the map register contains the value of an actual page which has not been implemented in real core, a trap to location 8 occurs with bit 4 set in control register 5 (unimplemented memory).

ADDRESS GENERATION


When the memory map is implemented and in effect, "virtual" addresses are transformed into "actual" addresses. A virtual address is the effective address before mapping. As depicted below, this value is transformed through the memory map into an actual address, i.e., the actual memory location used by the CPU to store and retrieve information. When the memory map is not in effect, the 17-bit virtual address is always an actual address.



Figure 3 illustrates how a virtual address is transformed through the memory map into an actual memory address. In the mapping mode, all program reference addresses except 0-7 are virtual addresses which are transformed through the memory map before they become references to actual core memory locations. Addresses 0-7 are always actual addresses and reference the eight general registers.

The CPU uses the 8 high-order bits of a 17-bit virtual address as an index to access one of the 256 map registers. Each map register contains an 8-bit actual page address for a specific 512-word page of actual memory as well as 2 page status flags. The 9 low-order bits

of the virtual address refer to the specific word within the actual memory page. Thus, the actual address is obtained by combining the appropriate 8 bit actual page address from the map with the lower 9 bits from the virtual address.



Memory Map Address Generation Figure 3.

MAPPING CONTROL

Mapping is controlled by the CPU mode bits (bits 0 and 1) in the program status word as follows:

Bit 0	Bit 1	<u>Mode</u>
0	0	Unmapped mode
0	1	Selective (conditional) mapping mode
1 1	$\begin{matrix} 0 \\ 1 \end{matrix}$	Unconditional mapping

Unmapped Mode

When in the unmapped mode, all program addresses except 0-7 are used by the CPU as actual core memory addresses.

Unconditional Mapping

When there is unconditional mapping, all virtual addresses are mapped to an actual address before a memory access occurs.

Memory mapping applies only to addresses generated by the CPU. The I/O Processors have no capability for memory mapping.

Selective Mapping

When in the selective mapping mode, conditional mapping is controlled by bit 0 of the index registers, indirect words and field pointer words used during address modification. If any of these bits is a one, then mapping is designated; no mapping occurs only if all of these bits are zero.

WRITE PROTECT FLAGS

If a virtual address is mapped and a write-memory operation is to be performed, the Write Protect Flag (for the virtual page) is sensed. If the flag is zero and the Page Protect Override Bit in the current program status word is one, the write-memory operation is aborted and the CPU executes a trap to location 8, setting bit 5 of control register 5. The contents of the protected memory location are not altered. The privileged

instructions Exchange Program Status (XPS) and Push Program Status (PPS) operate as if the Write Protect Flags are zero.

The Write Protect Flags are loaded via the Load Map Status (LMS) instruction and may be stored via the Store Map Status (STMS) instruction.

ALTERED PAGE FLAGS

The execution of an instruction which modifies memory will cause the Altered Page Flag corresponding to the referenced virtual page to be set to one.

The Altered Page Flags are loaded via the Load Map Status (LMS) instruction and may be stored via the Store Map Status (STMS) instruction.

5. INPUT/OUTPUT OPERATIONS

INTRODUCTION

In the TENET 210 system, input/output operations are performed under control of one or more input/output processors (IOPs). This allows the CPU to concentrate on program execution, free from the time-consuming details of I/O operations. Any I/O events that require CPU intervention are brought to its attention by means of the interrupt system. This input/output chapter frequently refers to interrupts which are not described until the next chapter. Therefore, it is suggested that the reader reread this chapter after reading the chapter on interrupts. The intent of this section is to describe the input/output system in general. For more specific information on programming for the individual input/ output devices see the TENET 210 Input/Output Reference Manual.

In the following discussion, the terminology conventions used are that the CPU executes instructions, the IOP executes commands, and the I/O devices execute orders. To illustrate, the CPU will execute the Start Input/ Output (SIO) instruction to initiate an IO operation. During the course of an I/O operation, the IOP might issue an order to an I/O device to perform a function such as rewind.

INPUT/OUTPUT PROCESSORS

An IOP may be either a multiplexer IOP or selector IOP and is further characterized according to the type of I/O device it may control. The following types of IOPs may be interfaced to the TENET 210 Data Exchange.

Communications 1 - 16 communications lines Multiplexer IOP per IOP

Disc Selector IOP 1 - 4 disc drives per IOP

1 - 4 tape drives per IOP Magnetic Tape Selector IOP

Card Reader 1 card reader per IOP Selector IOP

Printer Selector IOP 1 printer per IOP

The major distinction between a multiplexer IOP and a selector IOP is the way data is transmitted.

Multiplexer IOP - A multiplexer IOP allows for all of the devices it controls to transfer data simultaneously. However, data is transferred between the multiplexer IOP and the CPU one byte at a time. Thus, CPU intervention is


necessary for each byte transferred.

Selector IOP Only one of the devices controlled by a selector IOP may transfer data at a time. However, an unlimited amount of data may be transferred between

the selector IOP and memory without any CPU intervention.

Input/Output Control Instruction (IOC)

All communication between the CPU and external devices uses the Data Exchange and is controlled by the Input/Output Control (IOC) instruction. IOC is a privileged instruction that provides a parallel, 32-bit data transfer between a CPU general register and an input/ output device. The reference address field of an IOC instruction can be modified by indexing and indirect addressing as if it were a memory reference instruction. When address modification is complete and the effective address is loaded in the instruction register, the instruction is defined as follows:



where:

Device Command (bits 15-23) is the command that defines the function the device is to perform.

T is the register transfer flag:

T = 0 No register transfer is involved.

T = 1 The CPU will execute a register/device data transfer.

D is the transfer direction flag:

D = 0 The contents of register R will be transferred to the addressed device.

D = 1 The device will transfer 32 bits of information into register R.

The device address designates the IOP and device to which the command applies. Commands which apply to an IOP but not to any specific device may use the address of any of the devices attached to the IOP.

The execution of the IOC instruction is performed in two

phases. During the first phase the CPU transmits bits 15-31 of the IOC instruction to the Data Exchange; at this time it is the responsibility of each device interface to examine the device address to determine if it is the one affected by the IOC. The affected device interface must then decode the command field (bits 15-23) in order to respond properly in the second phase.

During the second phase two items of information are transferred between the CPU and device interface via the Data Exchange. The first is the 32-bit transfer controlled by D and T. The second is three bits of status information which the device sends to the CPU to be loaded into the condition code field of the Program Status Word. Status can be used to convey information such as the state of the device, whether the command was accepted or rejected for execution, etc.

The execution of an IOC instruction can result in a trap to location eight under the following conditions.

- The device interface does not recognize the command field.
- A transmission error is detected during the data transfer controller by the D and T bits of the IOC.

The IOC is the only TENET 210 instruction which inhibits interrupts from the completion of the instruction until the initiation of the next instruction. This feature insures that no interrupts can occur between clearing the interrupt and the restoration of the interrupted routine's environment at the end of an I/O interrupt service routine.

MULTIPLEXER IOP

A multiplexer IOP can operate all of its attached devices simultaneously. It contains a one-character input buffer and a one-character output buffer for each device it controls. CPU intervention is required to transmit a byte of information between the CPU and one of the multiplexer IOP device buffers.

For a multiplexer IOP possible condition code responses are as follows:

Condition Code	Meaning
000	Rejected, device address not recognized
001	Rejected, device inoperative
010	Rejected, input buffer empty or output buffer full
100	Accepted

Multiplexer IOP Interrupts


A multiplexer IOP causes a CPU interrupt under any of the following conditions provided the system interrupts (PSW bit 7) and the processor interrupt are enabled and no higher level interrupts are active:

- a device input buffer is full
- a device output buffer is empty and the individual device's output buffer interrupt is armed
- a transition from on-line to off (or off-line) occurs for one of the devices.
- a transition from off (or off-line) to on-line occurs for one of the devices and the IOP transition interrupt is armed.

Multiplexer IOP Commands

The following forms of the Input/Output Control instruction apply to the multiplexer IOP designated by the IOP's device address:


PION - Processor Interrupts On



PION enables the interrupt associated with the designated IOP. The condition codes will be set as follows:

000 Rejected, device address not recognized
100 Accepted


PIOFF - Processor Interrupts Off



The PIOFF command disables the interrupt associated with the designated IOP. The condition codes will be set as follows:

Rejected, device address not recognizedAccepted


IXIT - Interrupt Exit



IXIT signals the system that the processing of the interrupts associated with the designated IOP address has been completed (see Section 6: Interrupts and Traps for a complete description of exiting from interrupts). The condition codes will be set as follows:

Rejected, device address not recognizedAccepted

RDS - Read Device Status



RDS sets the low-order 16 bits of register R to indicate which of the respective 16 terminals attached to the designated IOP have changed terminal On/Off state since the previous RDS command.

0 = No state change


1 = Change in the terminal On/Off line switch

Bits 0-15 of register R are set to zero. The condition codes will be set as follows:

Rejected, device address not recognized 000

100 Accepted

RIS - Read Input Status



RIS sets the low-order 16 bits of register R to indicate which of the respective 16 terminals attached to the designated IOP have full input buffers.

0 = Empty


1 = Full

Bits 0-15 of register R are set to zero. The condition codes will be set as follows:

000 Rejected, device address not recognized

100 Accepted

ROS - Read Output Status



ROS sets the low-order 16 bits of register R to indicate which of the respective 16 terminals attached to the designated IOP have empty output buffers and the output interrupt enabled for that terminal (see the commands Reset Output Interrupt and Set Output Interrupt in the section Interrupts).


- 0 = Output buffer full or terminal output interrupt disabled
- 1 = Output buffer empty and terminal output interrupt enabled

Bits 0-15 of register R are set to zero. The condition codes will be set as follows:

000 Rejected, device address not recognized

100 Accepted

STI - Set Transition Interrupt




STI arms the transition interrupt flag in the designated IOP. This control flag applies only to device transitions from off- to on-line. The condition codes will be set as follows:

000 Rejected, device address not recognized

100 Accepted

RTI - Reset Transition Interrupt




RTI disarms the transition interrupt flag in the designated IOP. This control flag applies only to device transitions from off- to on-line. The condition codes will be set as follows:

000 Rejected, device address not recognized

100 Accepted

The following forms of the IOC instruction apply to the device designated by the device address.

PON - Power On




PON turns on the motor for the designated device or terminal. (The OFF/LINE/LOCAL switch must be in LINE position to be effective.) The condition codes will be set as follows:

000 Rejected, device address not recognized

100 Accepted

POFF - Power Off




POFF turns off the motor for the designated device or terminal. The condition codes will be set as follows:

Rejected, device address not recognized 000

Accepted 100

SI - Start Input



SI transmits the contents of the designated device input buffer to register R. The one-byte buffer is loaded into register R right-justified with leading zeros. The input buffer flag is set to empty.

If the input buffer was empty when SI was executed, register R is filled with zeros.

Characters keyed in while the buffer is full are lost.

The condition codes will be set as follows:


Rejected, device address not recognized 000

001 Rejected, device inoperative

Rejected, input buffer empty 010

100 Accepted

TI - Test Input



TI tests the status of the designated device input buffer and sets the condition codes as follows:


Device address not recognized 000

Device inoperative 001

Output buffer full 010

Device address recognized, device operative 100 and output buffer empty

SOI - Set Output Interrupt




SOI arms the designated output buffer interrupt for the designated device. An interrupt will be requested under the following conditions: the output buffer is empty, its output buffer interrupt is armed and the processor interrupt is enabled. The condition codes will be set as follows:

Rejected, device address not recognized 000

100 Accepted

ROI - Reset Output Interrupt




ROI disarms the designated output buffer interrupt. The condition codes are set as follows:

Rejected, device address not recognized 000

Accepted 100

SO - Start Output



SO transmits the byte of information in bits 24-31 of register R to the designated device output buffer. The condition codes will be set as follows:


Rejected, device address not recognized 000

Rejected, device inoperative 001

Rejected, output buffer full 010

Accepted 100

TO - Test Output



TO tests the status of the designated device output buffer and sets the condition codes as follows:

Device address not recognized 000

Device inoperative 001

Output buffer full 010

Device address recognized, device operative 100 and output buffer empty

SELECTOR IOP

A selector IOP operates simultaneously and independent of the CPU, allowing for only one of its attached devices to be transmitting data at a time. It automatically executes a chain of one or more I/O command double words

(IOCDs) from memory. These IOCD chains represent orders to the IOP and permit both order chaining (making possible multiple-record operations) and data chaining (making possible scatter-read and gatherwrite operations) without intervening CPU control. Order chaining refers to the execution of a sequence of I/O orders, under control of an IOP, on more than one physical record. Thus, a new order must be issued for each physical record even if the operation to be performed for a record is the same as that performed for the previous record. Data chaining refers to the execution of a sequence of IOCDs, under control of an IOP. that gather (or scatter) information within one physical record from (or to) more than one region of memory. Thus, a new IOCD must be issued for each portion of a physical record when the data associated with that physical record appears (or is to appear) in noncontiguous locations in memory. For example, if information in specific columns of two cards in a file are to be stored in specific regions of memory, the IOCD list might appear as follows:

- 1. Read card, store columns 1-12, data chain
- 2. Store columns 13-60, data chain
- 3. Store columns 61-80, order chain (end of data chain)
- 4. Read card, store columns 1-40, data chain
- 5. Store columns 41-80 (end of order chain, end of data chain)

The TENET 210 CPU itself plays a minor role in the execution of a selector IOP input/output operation. The CPU-executed program is responsible for creating and storing the IOCD list (prepared prior to the initiation of any I/O operation) and for supplying the IOP with a pointer to the first IOCD in the I/O control list.


The following is an example of the sequence of events that occurs during an I/O operation:

- A CPU-executed program writes a sequence of IOCD in core memory.
- The CPU executes the instruction Start Input/ Output (SIO) and furnishes the IOP with an 8-bit I/O address (designating the device to be started) and a 17-bit first IOCD address (designating the actual core memory location where the first IOCD for this device is located). At this point, either the device is started (if in the "ready" condition) or command reject occurs. The CPU is informed by condition code settings as to which of the two alternatives has occurred. If the Start I/O instruction is accepted, the designated IOP's IOCD counter is loaded with the address of the IOCD list. Assuming that the SIO instruction is accepted, from this time until the full sequence of IOCDs have been executed, the main program of the CPU need play no role in the I/O operation. At any time, however, it may obtain status information on the progress of the I/O operation without interfering with the operation.
- 3. The IOP and device is now in the "busy"

- condition. The IOP then fetches the IOCD from core memory, loads it into the IOP's IOCD register and transmits the first order (extracted from the IOCD) to the device.
- The IOCD counter is incremented by two so that it will contain the memory address of the next IOCD.
- 5. If a data transmission order has been sent to a device, control of the transmission resides in the device. As each character is obtained by the I/O device, the IOP is signaled that data is available. The IOP uses the information stored in its own registers to control the information interchange between the I/O device and the memory on a word-by-word basis.
- 6. When all information exchanges called for by a single IOCD have been completed, the interrupt arming flags in the IOCD are examined to determine whether an I/O interrupt should be generated. If the appropriate conditions are met, the I/O interrupt is generated. Step 7 begins immediately, independent of whether or not an interrupt was generated.
- 7. If the IOCD list contains another IOCD, step 3 is repeated. This process continues until the IOCD list is exhausted. When the list is exhausted, the IOP and device enter the not busy state independent of whether any interrupts associated with that IOP remain to be serviced.

Input/Output Control Doublewords (IOCDs)

All IOCDs are represented by two words and have the following format:



ORDER

The Order code (represented in hexadecimal) is dependent upon the type of device.

Printer

- 20 Print and advance
- 21 Print and don't advance
- 30 Skip to channel X (channel number in bits 24-31 of device dependent field)
- 31 Skip n lines (count in bits 24-31 of device dependent field)

Card Reader

- Read ANSI card OΩ
- 01 Read binary card
- 02 Read data dependent

Disc

- Read 01
- 04 Read identification field from index
- Read next identification field 05
- 21 Write
- Check write 22
- Write identification field 24
- Seek 30

<u>Tape</u>

- Read forward 00
- 02 Space record forward
- Space file forward 03
- Read backward 10
- Space record backward 12
- Space file backward 13
- Write record 20
- Write EOF 23
- Transfer and continue 32

OC - Order Chain

If this flag is 1, order chaining is called for when the current IOCD is complete. The next IOCD is fetched and loaded into the IOCD register of the IOP and the new order is processed. If the OC flag is 0, no further order chaining is called for. When order chaining, an order will apply to the beginning of the next record.

DC - Data Chain

If this flag is 1, data chaining is called for when the current word count is reduced to 0. The next IOCD is fetched and loaded into the IOCD register associated with the IOP, but both the new order code and the device dependent field are ignored; thus, the operation called for by the previous order is continued. The new IOCD is used only to supply a new memory address, a new count, and new flags. If the data chain flag is 0, no further data chaining is required. Data chaining will continue reading or writing the device at the point where

the previous IOCD left off, namely, it will not automatically advance to the next record.

IZ - Interrupt at Zero Word Count

If this flag is 1, the IOP requests an interrupt when the word count of this IOCD (as stored in the IOP register) is reduced to 0.

IA - Interrupt on Abnormal End

If this flag is 1, the IOP requests an interrupt when an error condition or unusual termination is encountered. Examples of an abnormal end are device inoperative, parity error, record length errors, end of file, etc. The IOP will continue with the current data transmission and any data chaining after an abnormal end until the next order is encountered. However, the interrupt will be requested as soon as the abnormal end condition occurs.

IS - Interrupt on Special Condition

The IS flag is totally device dependent. If set to a 1, the disc IOP will request an interrupt when the seek is complete. The other IOPs do not use this flag.

SL - Suppress Incorrect Length

If this flag is 1, an incorrect length indication by the device is not to be recorded as an error by the IOP. If the SL flag is 0, an incorrect length is considered an error and the IOP performs as specified by the IA flag. Incorrect length is caused by a record end condition occurring before the IOP word count reaches zero, or is caused by the word count reaching zero prior to the end of record, e.g., word count decremented to zero before 80 columns have been read from a card. The IOP is capable of suppressing an error condition on incorrect length since there are many situations in which incorrect length is a legitimate condition and not a true error.

Device Dependent Field

This field is device dependent, e.g., on the printer it indicates number of lines to skip or channel skip and on the disc it indicates a disc seek address.

Word Count

For all data transmission orders this field indicates the number of data words to be transmitted. After each data word is transmitted, this field is decremented in the IOP's IOCD register. If the initial value of the word count is zero, then 16384 (2¹⁴) is implied. The TDV2 command allows the program to read the current word count value.


Memory Address

For all data transmission orders this field indicates the memory location for the next data word. For all but the Read Backward order this field in the IOP register is incremented after each word is transmitted. For Read Backward this field is decremented after each word is transmitted. The Transfer and Continue order uses this field to designate the location of the next IOCD.

Selector IOP Commands

The following forms of the Input/Output Control instruction apply to selector IOPs and devices attached to a selector IOP. In all cases the condition codes will be set to indicate the acceptance or rejection of the IOC command and the state of the device. Rejection of an IOC instruction due to channel busy means that the command was issued to the IOP at the exact clock time when a word of data was being transferred between the IOP and the data exchange.

PION - Processor Interrupt On




PION enables the interrupt associated with the designated IOP. The condition codes will be set as follows:

Rejected, device address not recognized 000

100 Accepted

PIOFF - Processor Interrupt Off




PIOFF command disables the interrupt associated with the designated IOP. The condition codes will be set as follows:

Rejected, device address not recognized 000

100 Accepted

IXIT - Interrupt Exit




IXIT signals the system that the processing of the interrupts associated with the designated IOP address has been completed. The condition codes will be set as follows:

Rejected, device address not recognized 000

Accepted 100

SIO - Start Input/Output



SIO is used to initiate an input or output operation with the device designated by the device address. The general register specified by the R field of the SIO instruction is assumed to contain the starting address of the IOCD list in bit positions 15-31. If the device is in the ready condition, then the SIO command is accepted and the IOP loads the first IOCD into its IOCD register and the device begins transmitting data according to the IOCD list. If the device was busy or for some reason the SIO command cannot be accepted, it will be rejected. The condition code settings will designate the acceptance or rejection of the SIO command as follows:

000 Rejected, device address not recognized

001 Rejected, device inoperative

010 Rejected, device busy

Rejected, processor busy 011

100 Accepted, transfer initiated

TIO - Test Input/Output



TIO is used to test whether an SIO command would be accepted or rejected for the designated device if issued at this time. The condition codes are set to indicate the device state as follows:

000 Device address not recognized


001 Device inoperative

010 Device busy

011 Processor busy

100 IOP/device ready

HIO - Halt Input/Output



HIO causes the designated IO device to halt its current operation after completing the transmission of the current record. All pending interrupts pertaining to this IOP are reset. The IOP registers may be then interrogated to determine the extent to which the halted IO

operation had been completed. The condition codes will be set as a result of a HIO to designate the acceptance or rejection of the instruction as follows:

000 Rejected, device address not recognized
010 Rejected, device busy
011 Rejected, channel busy
100 Accepted, device ready
101 Accepted, device inoperative
110 Accepted, device busy

ISIO - Interrupt on Start Input/Output Acceptable

	9	А	R			006	DEVICE ADDRESS
(0	7	8	10 11	14 15	23 24	31

ISIO sets the designated IOP in a mode such that an interrupt will be requested by that IOP when it is in a state where it is ready to accept a Start Input/Output instruction. The condition codes are set to indicate the acceptance or rejection as follows:

000 Rejected, device address not recognized
010 Rejected, device busy
011 Rejected, channel busy
100 Accepted, device ready
101 Accepted, device inoperative
110 Accepted, device busy

TISIO - Terminate Interrupt on Start Input/Output Acceptable

<u> </u>		8	10 11	14 15	23 24		31
9	Α	R		0	07	DEVICE ADDRESS	

TISIO resets the designated IOP's ISIO mode such that no interrupt will be requested by that IOP regarding its being in a state where it is ready to accept a Start Input/Output instruction. The condition codes are set to indicate the acceptance or rejection as follows:


000	Rejected, device address not recognized
010	Rejected, device busy
011	Rejected, channel busy
100	Accepted, device ready
101	Accepted, device inoperative
110	Accepted, device busy

The following commands (AIO, TDV1, TDV2 and TDV3) are used to read the status of a selector IOP. Each of these commands causes the designated general register to be loaded with the status information from the selected IOP. Bits 0-13 of the general register are loaded with the universal status by each of these instructions and bits 14-31 are loaded with other status information dependent upon which instruction is executed.

The universal status information is as follows:

$\underline{\mathrm{Bit}}$	<u>Description</u>
0	Abnormal end exists
1	Device inoperative
2	Device busy
3	Not used
4	Processor busy
5	Memory addressing violation
6	Memory error (parity error between IOP and memory)
7	Data error (transmission error between IOP and device)
8	Data overrun
9	Record length error
10	EOF
11	Illegal order
12	Not used
13	Interrupt pending

AIO - Acknowledge I/O Interrupt



AIO loads the designated general register as follows:

UNIVERSAL STATUS	I Z	I A	I S	 S O	DEVICE DEPENDENT FIELD
<u>n</u> 13	14	15	16	17	18

where:

IZ	Set if interrupt pending due to word
IA	Set if abnormal end condition occurs such as incorrect length, parity errors, etc.
IS	Set if interrupt pending due to a special condition such as seek complete on disc
ISIO	Set if interrupt pending due to ISIO condition met (see ISIO and TISIO instructions)


Device De- pendent	This field contains status information peculiar to the type of device
Field	(see TENET 210 Input/Output Reference Manual)

In addition to loading the above status information into the designated general register, the interrupt pending flags are reset in the designated IOP. This instruction must be executed, otherwise, the interrupt will be generated again when an IXIT instruction is executed.


The condition codes are set as follows to indicate the acceptance or rejection of the command:

000	Rejected, device address not recognized
010	Rejected, device busy
011	Rejected, channel busy
100	Accepted, device ready
101	Accepted, device inoperative
110	Accepted, device busy

TDV1 - Test Device Status 1




TDV1 loads the designated general register as follows from the specified IOPs registers:




The IOCD address is the address of the next IOCD in the chain.


The condition codes are set as follows to indicate the acceptance or rejection of the command:



TDV2 - Test Device Status 2



TDV2 loads the designated general register as follows from the specified IOPs registers:



The word count represents the number of words which remain to be transferred.

The condition codes are set as follows to indicate the acceptance or rejection of the command:

000	Rejected, device address not recognized
010	Rejected, device busy
011	Rejected, channel busy
100	Accepted, device ready
101	Accepted, device inoperative
110	Accepted, device busy

6. INTERRUPTS AND TRAPS

This section describes the TENET 210 priority interrupt system and automatic traps. The distinction between interrupts and traps is as follows:

Interrupts occur as a result of conditions originating external to the CPU such as an I/O processor. Each interrupt level can be selectively armed/disarmed, enabled/ disabled by the CPU. Traps are caused by illegal, internal conditions in the CPU (such as an illegal instruction or uninstalled option). Unlike interrupts, traps are always enabled and only four of them can be inhibited (described under Trap Masks). A trap may be considered the highest priority "interrupt" in the system, i.e., it results in the immediate execution of the instruction in the trap location.

Although the interrupt or trap location can contain any valid instruction, the instruction is normally an Exchange Program Status (XPS) or Push Program Status (PPS). These instructions save the current machine environment and cause control to be transferred to the appropriate interrupt or trap service routine.

INTERRUPT SYSTEM

The TENET 210 interrupt system provides 20 interrupt levels, each assigned a predetermined priority and each assigned a unique location in core memory. In addition, any 16 of the 20 interrupt levels can be assigned to an External Interrupt Group (EIG) and expanded to 16 sublevels. EIGs are described later in this section.

When an interrupt condition is sensed, a signal is sent to an interrupt level; however, the instruction in the interrupt location is not executed until all of the conditions have been met that permit the actual interrupt acknowledgment to occur.

Operational States

For an interrupt to occur, the following conditions must exist:

The interrupt level must be armed, i.e., the appropriate flag bit in the input/output control word (IOCW) must be set. These flag bits are described under Interrupt Types. When an interrupt level is armed, it is sensitive to and remembers the occurrence of an event. When an interrupt level is disarmed, i.e., the appropriate flag bit in the IOCW is not set, it will not be sensitive to nor remember the occurrence of the event for which it has been disarmed.

- The interrupt level must be enabled. The I/O control command Processor Interrupts On (PION) enables an IOP to generate an interrupt signal to the CPU at the time the specified condition occurs. The I/O control command Processor Interrupts Off (PIOFF) is used to disable an interrupt level. In this state, it will not respond to the occurrence of an event; if armed, the event will be remembered and an interrupt signal will occur at the time the interrupt level is enabled.
- The CPU must be in the interrupt-allowed mode, i.e., the privileged control instruction System Interrupts On (ION) has set the interrupt enable flag (IE) in the program status word. In this mode, the CPU will respond to the highest priority occurrence of an interrupt signal. When the CPU is in the interruptinhibit mode, i.e., the instruction System Interrupts Off (IOFF) has reset the IE bit in the PSW, the CPU will not respond to an interrupt signal from any device.

Interrupt Processing

When an interrupt level in the armed state receives an interrupt stimulus as the result of an event, it advances to the waiting state, and remains in the waiting state until it is allowed to advance to the active state or is cleared by the command Interrupt Exit (IXIT) or through an I/O RESET at the control panel. IXIT is executed by interrupt subroutines to notify an IOP that an interrupt has been recognized and completed and another interrupt at that level can be initiated.

When an interrupt is in the waiting state, the following conditions must all exist simultaneously before the level advances to the active state:

- The level must be enabled (a PION command has been executed).
- The CPU must be at an interruptable point in the execution of an instruction (see Time of Occurrence).
- The CPU must be in the interrupt-enabled mode (the IE bit in the program status word has been set by an ION instruction).
- 4. No higher-priority interrupt level is in the active state or in the waiting state and enabled.

When all the necessary conditions are met to allow an

interrupt to move from the waiting to the active state, the computer executes the instruction in the assigned interrupt location.

An interrupt level remains in the active state until cleared by the execution of an IXIT command. An interrupt servicing routine may itself be interrupted whenever a higher-priority interrupt meets all the conditions necessary to become active. In such a case, the lower-priority interrupt remains in the active state although its execution is suspended. After the higher-priority interrupt is cleared, the lower-priority interrupt routine continues from the point of interruption. (An interrupt servicing routine may lock out all higher-priority interrupts by executing an IOFF instruction.)

Interrupt Types

There are four classes of I/O interrupts: abnormal end, zero word count, special condition, and start input/output (SIO) acceptable. The first three are armed from IOCWs while the latter is armed by the interrupt on start input/output (ISIO) command. A condition occurring within a class that is armed causes the IOP to remember that the affected class needs interrupt service. The request to the CPU is then determined by the IOP status, i.e., whether it has already interrupted and not received IXIT (Interrupt Exit), or is enabled or disabled. The causes of each interrupt type are described below:

lo	ow:		
	Type	Car	uses
	Abnormal End (IA flag = 1)	1.	A physical record end is detected before the IOCW word count goes to 0.
		2.	The order chain flag (OC) in the IOCW is on when the word count goes to 0, and the physical record has not ended.
		3.	Both the order chain and data chain (OC and DC) flags are on in an IOCW.
		4.	Any disc read/write operation is stopped because of a failure detected by the IOP.
	Zero Word Count (IZ flag = 1)	5.	The IOCW word count goes to zero at the end of a physical record.
	Special Condition (IS flag = 1)	6.	Applies to disc operations only, and occurs when a seek to a specified address has been successfully completed.
	SIO Acceptable	7.	SIO command is accepted and an ISIO command has instructed the device to interrupt.

Time of Occurrence

Interrupts can occur during the following intervals of an instruction cycle:

1. Between Instructions

An interrupt is permitted between the completion of an instruction and the initiation of the next instruction, with the following exception: interrupts are inhibited after the completion of an IOC instruction until after the completion of the next non-IOC instruction.

2. Between Iterations

The move instructions maintain all iteration control information in the general registers and may be interrupted between the completion of one iteration and the beginning of the next. The address portion of the program status word remains pointing at the interrupted move instruction. The instruction continues from the point at which it was interrupted after the interrupt processing is completed.

3. At a Program Halt

The PAUS instruction may be interrupted, but the address portion of the program status word will be incremented, so that at the completion of the interrupt processing, the instruction following the PAUS will be executed.


Interrupt Locations

The allocated interrupt locations and their associated device addresses are shown below.

Interrupt Location (Hexadecimal)	<u>Description</u>
-	Unassigned
81	Card Reader
82	Line Printer (Buffered)
80	Clock
83	Disc Processor
84	Disc Processor
85	Disc Processor
86	Disc Processor
87	Magnetic Tape Processor
88	Teletype Processor
8A	Teletype Processor
8C	Teletype Processor
8E	Teletype Processor
	Location (Hexadecimal) - 81 82 80 83 84 85 86 87 88 8A 8C

EXTERNAL INTERRUPT GROUP

The External Interrupt Group (EIG) permits any 16 of 20 interrupt levels to be expanded to 16 sublevels. Programs communicate with EIGs using the Input/Output Control (IOC) instruction. The instruction format is as follows:



The EIG number (0-15) selects an EIG that may be assigned to any one of the 20 interrupt levels. The 16 loworder bits of the specified general register select which of the 16 sublevels are to be affected: bits 16-31 of the register correspond to sublevels 0-15, respectively. (Sublevel 0 has the highest priority within the interrupt group.) A sublevel is selected by a one bit in its corresponding register position. The commands are defined in the following tables:

Set Interrupt Status

Command (Hex.)	Selected Sublevels	Other Sublevels
080	Armed	Disarmed
081	Enabled	Disabled
082	Armed and Enabled	Unchanged
083	Armed and Disabled	Unchanged
084	Disarmed	Unchanged
085	Enabled	Unchanged
086	Disabled	Unchanged
087	Trigger Interrupt	Unchanged

Test Interrupt Status

Command (Hex.)	Description
180	The armed/disarmed states for each sublevel of the specified EIG are loaded into register R. Armed = 1 where disarmed = 0.
181	The enabled/disabled states for each sublevel of the specified EIG are loaded into register R. Enabled = 1 where disabled = 0 .
182	The active/waiting/quiescent states for each sublevel of the specified EIG are loaded into register R. Bits 0-15 indicate:
	Reset = not active (waiting or quiescent) Set = active
	Bits 16-31 indicate:
	Reset = not waiting (active or quiescent)

= waiting

Set

An interrupt in the active state may be in process or suspended due to a higher level active interrupt in process.

TRAPS

Bit Position in CR 5

When the CPU detects an illegal internal condition (described below), the CPU transfers control to a trap location that is specifically assigned to handle the illegal condition. The instruction stored in the trap location provides for the preservation of the current machine state and for the branch to a routine that handles the trap condition. Unlike interrupts, when a trap condition is sensed, the instruction in the trap location is executed immediately. This instruction is executed before any interrupt acknowledgment can occur, i.e., a trap cannot be interrupted.

Three memory locations handle all of the trap conditions: 8, 9, and 10 (decimal). Power and parity failures are handled by locations 9 and 10, respectively. All other illegal conditions result in a trap to location 8, and control register 5 defines the trap condition. If the bit is set, the condition applies.

Condition

ı	0	Unused (always 0)
	1	Unimplemented instruction, i.e., an optional instruction that has been assigned an operation code was not installed in this machine.
!	2	An attempt was made to execute a privileged instruction while the CPU was in the slave mode.
;	3	The instruction at the effective address of an EXEC instruction was an other EXEC, MOVI, or MOVD.
	4	An attempt was made to access an unimplemented memory address.
	5	A write operation was attempted on a virtual page with its write protect flag set (see Section 4: Memory Mapping).
	6	Unassigned virtual page, i.e., a virtual address referenced a map register containing a zero or a map register in an unimplemented map segment (see Section 4: Memory Mapping).
	7	The CPU referenced general registers 0-7 in attempting to retrieve its next instruction or as the result of a branch.
	8	Unassigned operation code, i.e., an attempt was made to execute a nonexistent instruction.
	9	The command selected by an IOC instruction was invalid, i.e., not recognized by the CPU.
1	.0	Floating-point overflow/underflow

Bit Position in CR 5	Condition
	was detected with bit 10 (floating overflow/underflow armed) set in the program status word.
11	Floating-point divide by zero was detected with bit 11 (floating divide by zero armed) set in the program status word.
12	Unnormalized floating-point value was referenced with bit 12 (unnormalized floating value armed) set in the program status word.
13	Program status stack overflow, i.e., the privileged control instruction Push Program Status (PPS) has stored the current program status word at a location that exceeds the stack limit (bits 15-31 of control register 7).
14	This bit is set if conditions 4 or 6 were caused by an instruction fetch, reset if the trap resulted from a data fetch.
15-31	Offending address for conditions 4, 5, and 6.

Control register 5 must be reset by the instruction Load Control Register (LCR).

The address portion of the program status word is incremented prior to a trap and points to the instruction following the one which caused the trap (this includes the move instruction). The only exception is for an instruction fetch error (conditions 4 or 6 where bit 14 would also be set).

Recovery for Addressing Error

The unassigned virtual page trap may occur either during an instruction fetch or during a data, indirect word, or field pointer fetch. Bit 14 is set for an addressing error due to an instruction fetch, indicating that the address portion of the program status word has not been incremented.

The program may be continued by assigning the virtual page specified by the address in bits 15-31 of control register 5, decrementing by one the address portion of the PSW if bit 14 of control register 5 is reset, and restoring the program environment by executing an Ex-

change Program Status (XPS) or Pop Program Status (POPS) instruction.

If the trap resulted from a data fetch (bit 14 reset), care must be taken when assigning a new virtual page not to release the adjoining page.

Doubleword instructions do not modify the general register until they fetch both addresses. As a result, they may require both pages when they are reexecuted.

Special Instruction Cases

The CPU automatically handles the special cases of instructions which may modify memory prior to a memory reference error, namely, the class of field instructions which increment the field pointer prior to a subsequent memory reference for the same instruction. In these cases where memory is modified, the CPU sets the Special Instruction Recovery Flag (SIR) in the program status word. If a trap occurs and the instruction is reexecuted, the CPU resets the SIR bit, skips over the portion of the instruction which modifies memory, and executes the remainder of the instruction.

Trap Masks

Four of the traps summarized in Table 14 can be masked (not allowed to occur) by setting the appropriate bit in the program status word:

1. Page Protect Override

When PO (bit 8) is set to 1, the CPU ignores the read-only page condition when the memory map is used so that a write operation will not cause a trap.

2. Floating-Point Overflow/Underflow

When FO (bit 10) is set to 0, a trap will not occur as the result of floating-point overflow/underflow.

3. Floating-Point Divide by Zero

When FD (bit 11) is set to 0, a trap will not occur as the result of a floating-point zero divisor.

4. Floating-Point Unnormalized Value

When FU (bit 12) is set to 0, a trap will not occur as the result of an unnormalized floating-point operand.

Table 14. Summary of TENET 210 Trap System

Trap Condition	Bit in CR 5	PSW Mask Bit	Time of Occurrence
1. Unimplemented instruction	1	None	Instruction decoding
2. Nonallowed operation			
a. Privileged instruction in slave mode	2	None	Instruction decoding
b. Attempt to EXEC an EXEC	3	None	Instruction decoding of second EXEC
c. Unimplemented memory address	4	None	Prior to memory access
d. Memory protection violation	5	8 (PO)	Prior to memory access
e. Unassigned virtual page	6	None	Prior to memory access
f. Branch to general register	7	None	Instruction decoding
g. Nonexistent instruction	8	None	Instruction decoding
h. Invalid IOC command	9	None	Instruction decoding
3. Floating-Point Arithmetic Fault			
a. Overflow/underflow	10	10 (FO)	At time of fault detection
b. Divide by zero	11	11 (FD)	At time of fault detection
c. Unnormalized value	12	12 (FU)	After operand access
4. Stack Overflow	13	None	After instruction completion

7. OPERATOR CONTROLS

CPU CONTROL PANEL

The control panel for the TENET 210 CPU is illustrated in Figure 4. The controls and indicators are described below.

Register Display A

Register display A is used to display the contents of the CPU instruction register or the A register. It is composed of 32 indicator lights (numbered from 0 through 31 in groups of 4) with the memory reference instruction format delineated. The rotary switch to the right of the register display selects the register to be displayed. The LOAD switch loads the contents of the switch register into the selected register.

The A register is an intermediate buffer register that contains the argument value at the beginning of an instruction and the resultant value after the instruction is executed.

Register Display B

Register display B, consisting of 32 indicators, is used to display the contents of the PSW, the E register, any of the eight general registers, or any of the eight control registers. The rotary switch to the right of the register display selects the register to be displayed. The GENERAL/CONTROL switch selects between the general and control registers. The LOAD switch loads the contents of the switch register into the selected register.

The E register is an extension of the A register used when the operand is double precision. The A register represents bits 0-31; whereas, the E register represents bits 32-63.

Switch Register

The switch register, consisting of 32 two-position switches, is used to:

- Store the contents of the switch register in the effective word specified by the instruction Store Panel Switch Register (STSR).
- Load the contents of the switch register into a register selected by one of the LOAD switches associated with the register displays.
- Halt the central processor when it references the location selected by switches 15 through 31. Each time a memory access is initiated by the CPU, the ADDRESS STOP switches - ACTUAL

and VIRTUAL - determine which memory address - actual or virtual - is compared with the address specified by the switch register. If either the ACTUAL or VIRTUAL switch is on and the corresponding address is equal to the address specified by the register, the CPU goes into the idle state. If both the ACTUAL and VIRTUAL switches are on, the CPU enters the idle state if either an actual or virtual address is equal to the address specified by the switch register. The ADDRESS STOP indicators OPERAND and INST show whether the central processor halted as a result of an operand or instruction fetch cycle.

If an address stop is caused by an instruction fetch, the program counter will contain the address corresponding to the switch register, the instruction register will contain the instruction at the location designated by switch register and the instruction will not have been executed.

If an address stop is caused by an operand fetch, the program counter will contain the address of the next instruction to be executed; the instruction register will contain the next instruction to be executed; and the instruction causing the address stop will have completed execution.

Indirect words or register references from the address field of an instruction will cause an address stop if the switch register matches such an operand reference.

If the CPU branches to a location which matches the switch register, an operand address stop will occur; whereas, an instruction fetch address stop will occur when the CPU retrieves the next sequential instruction from a location which matches the switch register.

To continue execution after an address stop, move the COMPUTE switch to IDLE and then back to RUN.

Status Indicators

Status indicators on the CPU control panel reflect the status of the labeled conditions that are controlled by the various switches. If the indicator is lit, the function is in an "on" state; if the indicator is not lit, the function is in an "off" state.

Power

The POWER indicator is lit whenever AC power is applied to the TENET 210 System.




Figure 4. TENET 210 CPU Control Panel

<u>Idle</u>

The IDLE indicator is lit while the computer is in the idle state as a result of the COMPUTE switch set to IDLE, an address halt or parity halt. The PAUS instruction will not cause this indicator to light.

Panel Status

The PANEL STATUS indicator, if lit, indicates one or more of the panel switches are not set in their normal running position; e.g., the CLOCK switch is set to SINGLE or INSTR EXECUTION is set to REPEAT.

Parity

The PARITY indicator is lit whenever a memory parity error is detected. (If the PARITY ERROR switch is in the IGNORE or TRAP position, this light may not be noticeable when a parity error occurs.) If a parity halt occurs, the instruction causing the parity error (instruction fetch or operand fetch) will have completed execution and the program counter and the instruction register will represent the next instruction to be executed.

CPU Memory Access

The CPU MEMORY ACCESS indicator is lit whenever a machine malfunction is detected and the CPU is unable to gain access to memory.

Switches

Power

The POWER switch controls all AC power to the CPU and to all units under its direct control.

Lamp Test

The LAMP TEST switch tests the working condition of the register indicators and status indicators. When this switch is on, all indicators that are in working order will light.

Clock

The CLOCK switch is used in maintenance and machine debugging to change the stepping mode of the computer. When this switch is in the NORMAL position, changing the mode from IDLE to STEP results in the execution of one instruction; in the SINGLE position, going from IDLE to STEP advances the computer one clock pulse.

Parity

The PARITY switch controls the action of the computer when a memory parity error occurs. In the TRAP position, a parity error results in a trap to memory location 8; in the IGNORE position, parity errors are ignored; in the HALT position, the CPU halts upon detection of a parity error and the PARITY indicator is illuminated.

Instruction Repeat

When the INSTR REPEAT switch is on, the instruction in the instruction register is repeatedly executed, and the address field of the instruction is incremented by 1 after each instruction execution.

IO Reset

The IO RESET switch is used to initialize the input/output system. When the switch is triggered, all peripheral processors are reset to the ready condition, and all status, interrupt, and control indicators are reset. The current state of the central processor is not affected by this switch.

CPU Reset

The CPU RESET switch is used to initialize the central processor. When the switch is triggered, a NOP instruction will be loaded into the instruction register, bits 0-14 of the program status word will be set to all zeros, and the PSW's program counter (bits 15-31) will be set to 10_{16} . The CPU RESET switch does not reset the general registers, control registers, or map status register.

Compute

The COMPUTE switch is used to control the execution of instructions. The RUN and IDLE positions are latching, and the STEP position is momentary. In the RUN position, instructions are executed at full machine speed. In the IDLE position, the CPU halts with the instruction register containing the next instruction to be executed and the program counter containing the location of the current instruction. After going from RUN to IDLE, if the instruction register contains an execute instruction pointing to a trap location, a trap condition occurred during the last instruction execution, and the program counter will point to the memory location of the instruction causing the trap. Each time the switch is moved to the STEP position, one instruction is executed or the CPU is advanced one clock pulse, depending on the setting of the CLOCK switch.

Bootstrap

BOOTSTRAP LOAD is a momentary switch that is used to load one binary card or one record from disc into core memory, starting at location 10₁₆. The two-position rotary switch to the left of the LOAD switch is used to select one of two devices from which to load the record. DEVICE 1 generally is assigned to a card reader and DEVICE 2 to a disc.

The bootstrap sequence is initiated from the card reader processor's or disc processor's initialized state. For the card reader, the word counter is set to 30 for a 30word transfer, and the address counter is set to memory location 10₁₆, the starting location of the bootstrap load area. For the disc processor, the word counter and memory address counter are set to 32 words starting at location 1016, and a seek is initiated to disc address 00 (cylinder, head, and sector). An interrupt is given on zero word count or abnormal end.

NORMAL LOAD PROCEDURE

The following procedure is used to initially load proprograms into core memory:

- a. Set COMPUTE switch to IDLE
- Trigger the CPU RESET switch (to set the PSW's program counter to $\mathbf{10}_{16}$).

- c. Trigger the I/O RESET switch.
- Set the BOOTSTRAP LOAD switch to the appropriate device.
- Trigger the LOAD switch.
- Set COMPUTE switch to RUN (to begin execution.

APPENDIX A. CONVERSION TABLES

This appendix contains the following tables:

Title	Page
Hexadecimal Arithmetic	70
Addition Table	70
Multiplication Table	70
Powers of 16 ₁₀	71
Powers of 10 ₁₆	71
Hexadecimal - Decimal Integer Conversion	72
Hexadecimal - Decimal Fraction Conversion	7 8
Powers of Two	82
Mathematical Constants	82

HEXADECIMAL ARITHMETIC

ADDITION TABLE

0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
1	02	03	04	05	06	07	08	09	A0	08	0C	0D	0E	0F	10
2	03	04	05	06	07	08	09	0A	OB	oc	OD	0E	0F	10	11
3	04	05	06	07	08	09	0A	08	0C	0D	0E	0F	10	11	12
4	05	06	07	08	09	0A	ОВ	0C	0D	0E	0F	10	11	12	13
5	06	07	80	09	0A	OB	0C	OD	0E	0F	10	11	12	13	14
6	07	08	09	0A	ОВ	0C	0D	OE	0F	10	11	12	13	14	15
7	08	09	0A	ОВ	0C	0D	0E	OF	10	11	12	13	14	15	16
8	09	0A	OB	0C	0D	0E	OF	10	11	12	13	14	15	16	17
9	0A	OB	OC	0D	0E	OF	10	11	12	13	14	15	16	17	18
Α	08	0C	0D	0E	0F	10	11	12	13	14	15	16	17	18	19
В	OC.	0 D	Œ	0F	10	11	12	13	14	15	16	17	18	19	1A
С	0D	Œ	0F	10	11	12	13	14	15	16	17	18	19	1A	18
D	0E	0F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C
E	0F	10	11	12	13	14	15	16	17	18	19	1A	18	1C	10
F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	10	1E

MULTIPLICATION TABLE

1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
2	04	06	08	0A	0C	0E	10	12	14	16	18	1A	1C	1E
3	06	09	0C	OF	12	15	18	18	1E	21	24	27	2A	2D
4	08	0C	10	14	18	1C	20	24	28	2C	30	34	38	3C
5	0A	0F	14	19	1E	23	28	2D	32	37	3C	41	46	4 B
6	0C	12	18	1E	24	2A	30	36	3C	42	48	4 E	54	5A
7	0E	15	1C	23	2A	31	38	3F	46	4D	54	5B	62	69
8	10	18	20	28	30	38	40	48	50	58	60	68	70	<i>7</i> 8
9	12	18	24	2D	36	3F	48	51	5A	63	6C	75	7E	87
A	14	1E	28	32	3C	46	50	5A	64	6E	78	82	8C	96
В	16	21	2C	37	42	4D	58	63	6E	79	84	8F	9A	A 5
С	18	24	30	3 C	48	54	60	6C	78	84	90	% C	A8	B4
D	1A	27	34	41	4 E	58	68	75	82	8F	9C	A9	B 6	C3
Ε	10	2A	38	46	54	62	70	7 E	8C	9A	A8	B6	C4	D2
F	1E	2D	3C	48	5A	69	78	87	96	A 5	B4	C3	D2	El

TABLE OF POWERS OF SIXTEEN

								10				
					<u> 16</u> n	<u>n</u>			16 ⁻ⁿ			
					1	0	0.10000	00000	00000	00000	x	10
					16	1	0.62500	00000	00000	00000	×	10-1
					256	2	0.39062	50000	00000	00000	x	10 ⁻²
				4	096	3	0.24414	06250	00000	00000	x	10 ⁻³
				65	536	4	0.15258	78906	25000	00000	×	10 ⁻⁴
			1	048	576	5	0.95367	43164	06250	00000	×	10 ⁻⁶
			16	777	216	6	0.59604	64477	53906	25000	×	10 ⁻⁷
			268	435	456	7	0.37252	90298	46191	40625	×	10 ⁻⁸
		4	294	967	296	8	0.23283	06436	53869	62891	×	10 ⁻⁹
		68	719	476	736	9	0.14551	91522	83668	51807	x	10-10
	1	099	511	627	<i>7</i> 76	10	0.90949	4701 <i>7</i>	72928	23792	x	10-12
	17	592	186	044	416	11"	0.56843	41886	08080	14870	x	10-13
	281	474	976	710	656	12	0.35527	13678	80050	09294	x	10-14
4	503	599	627	370	496	13	0.22204	46049	25031	30808	×	10 ⁻¹⁵
72	057	594	037	927	936	14	0.13877	78780	78144	56755	×	10 ⁻¹⁶
152	921	504	606	846	976	15	0.86736	1 <i>7</i> 379	88403	54721	×	10-18

TABLE OF POWERS OF TEN 16

1

			10 ⁿ	<u>n</u>		10	n			
			1	0	1.0000	0000	0000	0000		
			Α	1	0.1999	9999	9999	999A		
			64	2	0.28F5	C28F	5 C2 8	F 5 C 3	×	16-1
			3 E 8	3	0.4189	374B	C6 A7	EF9E	×	16 ⁻²
			2 <i>7</i> 10	4	0.68DB	8BAC	710C	B296	×	16 ⁻³
		1	86A0	5	0.A7C5	AC47	1B47	8423	×	16-4
		F	4240	6	0.10C6	F7A0	B5ED	8 D3 7	x	16-4
		98	9680	7	0.1 AD7	F29A	BCAF	4858	×	16 ⁻⁵
		5 F 5	E 100	8	0.2 AF 3	1 DC4	6118	73BF	×	16 ⁻⁶
		3B9A	CA00	9	0.4488	2 F A0	9B5A	52CC	×	16 ⁻⁷
	2	540B	E 400	10	0.6 DF 3	7F67	5 EF6	E ADF	×	16 ⁻⁸
	17	4876	E800	11	O.AFEB	FFOB	CB 2 4	AAF F	×	16 ⁻⁹
	E 8	D4A5	1000	12	0.1197	9981	2 DE A	1119	×	16 ⁻⁹
	918	4E72	A000	13	0.1C25	C268	4976	81C2	×	16 ⁻¹⁰
	5 AF 3	107A	4000	14	0.2 D09	370D	4257	3604	×	16-11
3	8 D7 E	A4C6	8000	15	0.480E	B E 7 B	9 D5 8	566D	x	16-12
23	86F2	6FC1	0000	16	0.734A	CA5F	6226	FOAE	x	16 ⁻¹³
163	4578	5 D8 A	0000	17	0.B877	AA32	36 A4	B 449	×	16-14
DE 0	B6B3	A764	0000	18	0.1272	5 DD 1	D243	AB A1	×	16-14
8 AC7	2304	89E8	0000	19	0.1 D83	C94F	B 6 D2	AC35	×	16 ⁻¹⁵

HEXADECIMAL—DECIMAL INTEGER CONVERSION

The table below provides for direct conversions between hexadecimal integers in the range 0 – FFF and decimal integers in the range 0 – 4095. For conversion of larger integers, the table values may be added to the following figures:

-8			
Hexadecimal	Decimal	Hexadecimal	Decimal
01 000	4 096	20 000	131 072
02 000	8 192	30 000	196 608
03 000	12 288	40 000	262 144
04 000	16 384	50 000	327 680
05 000	20 480	60 000	393 216
06 000	24 576	70 000	458 752
07 000	28 672	80 000	524 288
08 000	32 768	90 000	589 824
09 000	36 864	A0 000	655 360
0A 000	40 960	BO 000	720 8%
OB 000	45 056	C0 000	786 432
OC 000	49 152	D0 000	851 <i>9</i> 68
0D 000	53 248	E0 000	917 504
0E 000	57 344	F0 000	983 040
0F 000	61 440	100 000	1 048 576
10 000	65 53 6	200 000	2 097 152
11 000	69 632	300 000	3 145 728
12 000	73 728	400 000	4 194 304
13 000	77 824	500 000	5 242 880
14 000	81 920	600 000	6 291 456
15 000	86 016	700 000	7 340 032
16 000	90 112	800 000	8 388 608
17 000	94 208	900 000	9 437 184
18 000	98 304	A00 000	10 485 760
19 000	102 400	BOO 000	11 534 336
1A 000	106 496	C00 000	12 582 912
1B 000	110 592	D00 000	13 631 488
1C 000	114 688	E00 000	14 680 064
1D 000	118 784	F00 000	15 728 640
1E 000	122 880	1 000 000	16 777 216
1F 000	126 976	2 000 000	33 554 432

Hexadecimal fractions may be converted to decimal fractions as follows:

 Express the hexadecimal fraction as an integer times 16-n, where n is the number of significant hexadecimal places to the right of the hexadecimal point.


0.
$$CA9BF3_{16} = CA9 BF3_{16} \times 16^{-6}$$

2. Find the decimal equivalent of the hexadecimal integer

3. Multiply the decimal equivalent by 16⁻ⁿ.

Decimal fractions may be converted to hexadecimal fractions by successively multiplying the decimal fraction by 16₁₀. After each multiplication, the integer portion is removed to form a hexadecimal fraction by building to the right of the hexadecimal point. However, since decimal arithmetic is used in this conversion, the integer portion of each product must be converted to hexadecimal numbers.

Example: Convert 0.895₁₀ to its hexadecimal equivalent



1F 000		126 5	//0	2 000	w	33 3	J4 402									
ſ	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
		0001	0002	0003	0004	0005	0006	0007	0008	0009	0010	0011	0012	0013	0014	0015
000	0000	0001			0020	0021	0022	0023	0024	0025	0026	0027	0028	0029	0030	0031
010	0016	0017	0018	0019		0021	0038	0039	0040	0041	0042	0043	0044	0045	0046	0047
020	0032	0033	0034	0035	0036				0056	0057	0058	0059	0060	0061	0062	0063
030	0048	0049	0050	0051	0052	0053	0054	0055	0030	0007	0000	000.	••••			
					00/0	00/0	0070	0071	0072	0073	0074	0075	0076	0077	0078	0079
040	0064	0065	0066	0067	0068	0069			0072	00/0	0090	0091	0092	0093	0094	0095
050	0080	0081	0082	0083	0084	0085	0086	0087		0105	0106	0107	0108	0109	0110	0111
060	0096	0097	0098	0099	0100	0101	0102	0103	0104	•	0122	0107	0124	0125	0126	0127
070	0112	0113	0114	0115	0116	0117	0118	0119	0120	0121	0122	0123	0124	0123	0.20	• • • •
							0104	0105	0136	0137	0138	0139	0140	0141	0142	0143
080	0128	0129	0130	0131	0132	0133	0134	0135		•	0154	0155	0156	0157	0158	0159
090	0144	0145	0146	0147	0148	0149	0150	0151	0152	0153		-	0172	0173	0174	0175
0A0	0160	0161	0162	0163	0164	0165	0166	0167	0168	0169	0170	0171	0172	0189	0190	0191
ОВО	0176	0177	0178	0179	0180	0181	0182	0183	0184	0185	0186	0187	0100	0107	0170	0171
***	• • •											0000	0204	0205	0206	0207
000	0192	0193	0194	0195	0196	0197	0198	0199	0200	0201	0202	0203		_	0200	0223
ODO	0208	0209	0210	0211	0212	0213	0214	0215	0216	0217	0218	0219	0220	0221	-	0223
OEO	0224	0225	0226	0227	0228	0229	0230	0231	0232	0233	0234	0235	0236	0237	0238	
	0240	0241	0242		0244	0245	0246	0247	0248	0249	0250	0251	0252	0253	0254	0255
OF0	0240	UZ4 I	UZ7Z	02-10	0211											

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
100	0256	0257	0258	0259	0260	0261	0262	0263	0264	0265	0266	0267	0268	0269	0270	0271
110	0272	0273	0274	0275	0276	0277	0278	0279	0280	0281	0282	0283	0284	0285	0286	0287
120	0288	0289	0290	0291	0292	0293	0294	0295	0296	0297	0298	0299	0300	0301	0302	0303
130	0304	0305	0306	0307	0308	0309	0310	0311	0312	0313	0314	0315	0316	0317	0318	0319
140	0320	0321	0322	0323	0324	0325	0326	0327	0328	0329	0330	0331	0332	0333	0334	0335
150	0336	0337	0338	0339	0340	0341	0342	0343	0344	0345	0346	0347	0348	0349	0350	0351
160	0352	0353	0354	0355	0356	0357	0358	0359	0360	0361	0362	0363	0364	0365	0366	0367
170	0368	0369	0370	0371	0372	0373	0374	0375	0376	0377	0378	0379	0380	0381	0382	0383
180	0384	0385	0386	0387	0388	0389	0390	0391	0392	0393	0394	0395	0396	0397	0398	0399
190	0400	0401	0402	0403	0404	0405	0406	0407	0408	0409	0410	0411	0412	0413	0414	0415
1A0	0416	0417	0418	0419	0420	0421	0422	0423	0424	0425	0426	0427	0428	0429	0430	0431
180	0432	0433	0434	0435	0436	0437	0438	0439	0440	0441	0442	0443	0444	0445	0446	0447
1C0	0448	0449	0450	0451	0452	0453	0454	0455	0456	0457	0458	0459	0460	0461	0462	0463
1D0	0464	0465	0466	0467	0468	0469	0470	0471	0472	0473	0474	0475	0476	0477	0478	0479
1E0	0480	0481	0482	0483	0484	0485	0486	0487	0488	0489	0490	0491	0492	0493	0494	0495
1F0	0496	0497	0498	0499	0500	0501	0502	0503	0504	0505	0506	0507	0508	0509	0510	0511
200	0512	0513	0514	0515	0516	051 <i>7</i>	0518	0519	0520	0521	0522	0523	0524	0525	0526	0527
210	0528	0529	0530	0531	0532	0533	0534	0535	0536	0537	0538	0539	0540	0541	0542	0543
220	0544	0545	0546	0547	0548	0549	0550	0551	0552	0553	0554	0555	0556	0557	0558	0559
230	0560	0561	0562	0563	0564	0565	0566	0567	0568	0569	0570	0571	0572	0573	0574	0575
240	0576	0577	0578	0579	0580	0581	0582	0583	0584	0585	0586	0587	0588	0589	0590	0591
250	0592	0593	0594	0595	0596	0597	0598	0599	0600	0601	0602	0603	0604	0605	0606	0607
260	0608	0609	0610	0611	0612	0613	0614	0615	0616	061 <i>7</i>	0618	0619	0620	0621	0622	0623
270	0624	0625	0626	0627	0628	0629	0630	0631	0632	0633	0634	0635	0636	0637	0638	0639
280	0640	0641	0642	0643	0644	`0645	0646	0647	0648	0649	0650	0651	0652	0653	0654	0655
290	0656	0657	0658	0659	0660	0661	0662	0663	0664	0665	0666	0667	0668	0669	0670	0671
2A0	0672	0673	0674	0675	0676	0677	0678	0679	0680	0681	0682	0683	0684	0685	0686	0687
280	0688	0689	0690	0691	0692	0693	0694	0695	0696	0697	0698	0699	0700	0701	0702	0703
2C0	0704	0705	0706	0707	0708	0709	0710	0711	0712	0713	0714	0715	0716	0717	0718	0719
2D0	0720	0721	0722	0723	0724	0725	0726	0727	0728	0729	0730	0731	0732	0733	0734	0735
2E0	0736	0737	0738	0739	0740	0741	0742	0743	0744	0745	0746	0747	0748	0749	0750	0751
2F0	0752	0753	0754	0755	0756	0757	0758	0759	0760	0761	0762	0763	0764	0765	0766	0767
300	0768	0769	0770	0771	0772	0773	0774	0775	0776	0777	0778	0779	0780	0781	0782	0783
310	0784	0785	0786	0787	0788	0789	0790	0791	0792	0793	0794	0795	0796	0797	0798	0799
320	0800	0801	0802	0803	0804	0805	0806	0807	8080	0809	0810	0811	0812	0813	0814	0815
330	0816	0817	0818	0819	0820	0821	0822	0823	0824	0825	0826	0827	0828	0829	0830	0831
340	0832	0833	0834	0835	0836	0837	0838	0839	0840	0841	0842	0843	0844	0845	0846	0847
350	0848	0849	0850	0851	0852	0853	0854	0855	0856	0857	0858	0859	0860	0861	0862	0863
360	0864	0865	0866	0867	0868	0869	0870	0871	0872	0873	0874	0875	0876	0877	0878	0879
370	0880	0881	0882	0883	0884	0885	0886	0887	0888	0889	0890	0891	0892	0893	0894	0895
380	0896	0897	0898	0899	0900	0901	0902	0903	0904	0905	0906	0907	0908	0909	0910	0911
390	0912	0913	0914	0915	0916	0917	0918	0919	0920	0921	0922	0923	0924	0925	0926	0927
3A0	0928	0929	0930	0931	0932	0933	0934	0935	0936	0937	0938	0939	0940	0941	0942	0943
3B0	0944	0945	0946	0947	0948	0949	0950	0951	0952	0953	0954	0955	0956	0957	0958	0959
3C0	0960	0961	0962	0963	0964	0965	0966	0967	0968	0969	0970	0971	0972	0973	0974	0975
3D0	0976	0977	0978	0979	0980	0981	0982	0983	0984	0985	0986	0987	0988	0989	0990	0991
3E0	0992	0993	0994	0995	0996	0997	0998	0999	1000	1001	1002	1003	1004	1005	1006	1007
3F0	1008	1009	1010	1011	1012	1013	1014	1015	1016	1017	1018	1019	1020	1021	1022	1023
L																

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
400 410	1024 1040	1025 1041	1026 1042	1027 1043	1028 1044	1029 1045	1030	1031	1032	1033	1034	1035	1036	1037	1038	1039
420	1056	1041	1042	1043	1044	1045	1046 1062	1047 1063	1048 1064	1049 1065	1050 1066	1051 1067	1052 1068	1053 1069	1054 1070	1055 1071
430	1072	1073	1074	1075	1076	1077	1002	1079	1080	1081	1082	1083	1084	1085	1086	1087
"	10, 2					. 0, ,	.0,0	1077	1000		1002	.000	100-7	1000	1000	100/
440	1088	1089	1090	1091	1092	1093	1094	1095	1096	1097	1098	1099	1100	1101	1102	1103
450	1104	1105	1106	1107	1108	1109	1110	1111	1112	1113	1114	1115	1116	1117	1118	1119
460	1120	1121	1122	1123	1124	1125	1126	1127	1128	1129	1130	1131	1132	1133	1134	1135
470	1136	1137	1138	1139	1140	1141	1142	1143	1144	1145	1146	1147	1148	1149	1150	1151
480	1152	1153	1154	1155	1156	1157	1158	1159	1160	1161	1162	1163	1164	1165	1166	1167
490	1168	1169	1170	1171	1172	1173	1174	11 <i>75</i>	1176	1 1 <i>77</i>	1178	1179	1180	1181	1182	1183
4A0	1184	1185	1186	1187	1188	1189	1190	1191	1192	1193	1194	1195	1196	1197	1198	1199
4B0	1200	1201	1202	1203	1204	1205	1206	1207	1208	1209	1210	1211	1212	1213	1214	1215
4C0	1216	1217	1218	1219	1220	1221	1222	1223	1224	1225	1226	1227	1228	1229	1230	1231
4D0	1232	1233	1234	1235	1236	1237	1238	1239	1240	1241	1242	1243	1244	1245	1246	1247
4E0	1248	1249	1250	1251	1252	1253	1254	1255	1256	1257	1258	1259	1260	1261	1262	1263
4F0	1264	1265	1266	1267	1268	1269	1270	1271	1272	1273	1274	1275	1276	1277	1278	1279
500	1280	1281	1282	1283	1284	1285	1286	1287	1288	1289	1290	1291	1292	1293	1294	1295
510	1296	1297	1298	1299	1300	1301	1302	1303	1304	1305	1306	1307	1308	1309	1310	1311
520	1312	1313	1314	1315	1316	1317	1318	1319	1320	1321	1322	1323	1324	1325	1326	1327
530	1328	1329	1330	1331	1332	1333	1334	1335	1336	1337	1338	1339	1340	1341	1342	1343
540	1344	1345	1346	1347	1348	1349	1350	1351	1352	1353	1354	1355	1356	1357	1358	1359
550	1360	1361	1362	1363	1364	1365	1366	1367	1368	1369	1370	1371	1372	1373	1374	1375
560	1376	1377	1378	1379	1380	1381	1382	1383	1384	1385	1386	1387	1388	1389	1390	1391
570	1392	1393	1394	1395	13%	1397	1398	1399	1400	1401	1402	1403	1404	1405	1406	1407
580	1408	1409	1410	1411	1412	1413	1414	1415	1416	1417	1418	1419	1420	1421	1422	1423
590	1424	1425	1426	1427	1428	1429	1430	1431	1432	1433	1434	1435	1436	1437	1438	1439
5A0	1440	1441	1442	1443	1444	1445	1446	1447	1448	1449	1450	1451	1452	1453	1454	1455
5B0	1456	1457	1458	1459	1460	1461	1462	1463	1464	1465	1466	1467	1468	1469	1470	1471
5C0	1472	1473	1474	1475	1476	1477	1478	1479	1480	1481	1482	1483	1484	1485	1486	1487
5D0	1488	1489	1490	1491	1492	1493	1494	1495	1496	1497	1498	1499	1500	1501	1502	1503
5E0	1504	1505	1506	1507	1508	1509	1510	1511	1512	1513	1514	1515	1516	151 <i>7</i>	1518	1519
5F0	1520	1521	1522	1523	1524	1525	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535
600	1536	1537	1538	1539	1540	1541	1542	1543	1544	1545	1546	1547	1548	1549	1550	1551
610	1552	1553	1554	1555	1556	1557	1558	1559	1560	1561	1562	1563	1564	1565	1566	1567
620	1568	1569	1570	1571	1572	1573	1574	1575	1576	1577	1578	1579	1580	1581	1582	1583
630	1584	1585	1586	1587	1588	1589	1590	1591	1592	1593	1594	1595	1596	1597	1598	1599
640	1600	1601	1602	1603	1604	1605	1606	1607	1608	1609	1610	1611	1612	1613	1614	1615
650	1616	1617	1618	1619	1620	1621	1622	1623	1624	1625	1626	1627	1628	1629	1630	1631
660	1632	1633	1634	1635	1636	1637	1638	1639	1640	1641	1642	1643	1644	1645	1646	1647
670	1648	1649	1650	1651	1652	1653	1654	1655	1656	1657	1658	1659	1660	1661	1662	1663
680	1664	1665	1666	1667	1668	1669	1670	1671	1672	1673	1674	1675	1676	1677	1678	1679
690	1680	1681	1682	1683	1684	1685	1686	1687	1688	1689	1690	1691	1692	1693	1694	1695
6A0	1696	1697	1698	1699	1700	1701	1702	1703	1704	1705	1706	1707	1708	1709	1710	1711
6B0	1712	1713	1714	1715	1716	1717	1718	1719	1720	1721	1722	1723	1724	1725	1726	1727
6C0	1728	1729	1730	1731	1732	1733	1734	1735	1736	1737	1738	1739	1740	1741	1742	1743
6D0	1744	1745	1746	1747	1748	1749	1750	1751	1752	1753	1754	1755	1756	1757	1758	1759
6E0	1760	1761	1762	1763	1764	1765	1766	1767	1768	1769	1770	1771	1772	1773	1774	1775
6F0	1 <i>7</i> 76	1777	1778	1779	1780	1781	1782	1783	1784	1785	1786	1 <i>7</i> 87	1788	1789	1790	1791
	<u> </u>															

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
700	1792	1793	1794	1795	1796	1797	1798	1799	1800	1801	1802	1803	1804	1805	1806	1807
710	1808	1809	1810	1811	1812	1813	1814	1815	1816	1817	1818	1819	1820	1821	1822	1823
720	1824	1825	1826	1827	1828	1829	1830	1831	1832	1833	1834	1835	1836	1837	1838	1839
730	1840	1841	1842	1843	1844	1845	1846	1847	1848	1849	1850	1851	1852	1853	1854	1855
740	1856	1857	1858	1859	1860	1861	1862	1863	1864	1865	1866	1867	1868	1869	1870	1871
750	1872	1873	1874	1875	1876	1877	1878	1879	1880	1881	1882	1883	1884	1885	1886	1887
760 770	1888 1904	1889 1905	1890	1891	1892	1893	1894	1895	18%	1897	1898	1899	1900	1901	1902	1903
//0	1704	1705	1906	1907	1908	1909	1910	1911	1912	1913	1914	1915	1916	1917	1918	1919
780	1920	1921	1922	1923	1924	1925	1926	1927	1928	1929	1930	1931	1932	1933	1934	1935
790	1936	1937	1938	1939	1940	1941	1942	1943	1944	1945	1946	1947	1948	1949	1950	1951
7A0 7B0	1952 1968	1953 1969	1954 1970	1955	1956	1957	1958	1959	1960	1961	1962	1963	1964	1965	1966	1967
/60	1700	1707	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983
7C0	1984	1 <i>9</i> 85	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999
7D0	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015
7E0	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031
7F0	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047
800	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063
810	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079
820 830	2080 2096	2081 2097	2082 2098	2083 2099	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095
			2070		2100	2101	2102	2103	2104	2105	2106	2107	2108	2109	2110	2111
840	2112	2113	2114	2115	21 16	2117	2118	2119	2120	2121	2122	2123	2124	2125	2126	2127
850	2128	2129	2130	2131	2132	2133	2134	2135	2136	2137	2138	2139	2140	2141	2142	2143
860 870	2144 2160	2145 2161	2146 2162	2147 2163	2148 2164	2149	2150	2151	2152	2153	2154	2155	2156	2157	2158	2159
					2104	2165	2166	2167	2168	2169	2170	2171	2172	2173	2174	2175
880	2176	2177	2178	2179	2180	2181	2182	2183	2184	2185	2186	2187	2188	2189	2190	2191
890	2192	2193	2194	2195	2196	2197	2198	2199	2200	2201	2202	2203	2204	2205	2206	2207
8A0 8B0	2208 2224	2209 2225	2210 2226	2211 2227	2212 2228	2213 2229	2214 2230	2215	2216	2217	2218	2219	2220	2221	2222	2223
]]	****	2225	2220	2221	2220	2227	2230	2231	2232	2233	2234	2235	2236	2237	2238	2239
8C0	2240	2241	2242	2243	2244	2245	2246	2247	2248	2249	2250	2251	2252	2253	2254	2255
8D0	2256	2257	2258	2259	2260	2261	2262	2263	2264	2265	2266	2267	2268	2269	2270	2271
8E0 8F0	2272 2288	2273	2274	2275	2276	2277	2278	2279	2280	2281	2282	2283	2284	2285	2286	2287
OFU		2289	2290	2291	2292	2293	2294	2295	2296	2297	2298	2299	2300	2301	2302	2303
900 910	2304	2305	2306	2307	2308	2309	2310	2311	2312	2313	2314	2315	2316	2317	2318	2319
920	2320 2336	2321 2337	2322 2338	2323 2339	2324 2340	2325 2341	2326 2342	2327 2343	2328 2344	2329	2330	2331	2332	2333	2334	2335
930	2352	2353	2354	2355	2356	2357	2358	2359	2344	2345 2361	2346 2362	2347 2363	2348 2364	2349 2365	2350 2366	2351 2367
																I
940	2368	2369	2370	2371	2372	2373	2374	2375	2376	2377	2378	2379	2380	2381	2382	2383
950 960	2384 2400	2385 2401	2386 2402	2387 2403	2388 2404	2389 2405	2390	2391	2392	2393	2394	2395	2396	2397	2398	2399
970	2416	2417	2418	2419	2420	2405	2406 2422	2407 2423	2408 2424	2409 2425	2410 2426	2411	2412	2413	2414	2415
											2420	2427	2428	2429	2430	2431
980	2432	2433	2434	2435	2436	2437	2438	2439	2440	2441	2442	2443	2444	2445	2446	2447
990	2448	2449	2450	2451	2452	2453	2454	2455	2456	2457	2458	2459	2460	2461	2462	2463
9A0 9B0	2464 2480	2465 2481	2466 2482	2467 2483	2468 2484	2469 2485	2470 2486	2471	2472	2473	2474	2475	2476 2492	2477	2478	2479
								2487	2488	2489	2490	2491	2492	2493	2494	2495
9C0	2496	2497	2498	2499	2500	2501	2502	2503	2504	2505	2506	2507	2508	2509	2510	2511
9D0	2512	2513	2514	2515	2516	2517	2518	2519	2520	2521	2522	2523	2524	2525	2526	2527
9E0 9F0	2528 2544	2529 2545	2530 2546	2531 2547	2532 2548	2533 2549	2534	2535	2536	2537	2538	2539	2540	2541	2542	2543
لتثل	2074		2340	254/	2340	2347	2550	2551	2552	2553	2554	2555	2556	2557	2558	2559

	_																
AND 277 277 277 278 279 2590 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2601 2601 2601 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2634 2635 2636 2637 2638		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
\$\frac{2}{27.5} \frac{2}{27.5} \frac{2}{27.5} \frac{2}{27.5} \frac{2}{27.5} \frac{2}{27.5} \frac{2}{27.5} \frac{2}{25.5} \frac{2}{25.5} \frac{2}{25.5} \frac{2}{25.5} \frac{2}{25.5} \frac{2}{25.5} \frac{2}{25.5} \qq\qq\qq\qq\qq\qq\qq\qq\qq\qq\qq\qq\qq	400	2540	2561	2562	2563	2564	2565	2566	2567	2568	2569	2570	2571	2572	2573	2574	2575
2297 2593 2594 2595 2596 2597 2598 2599 2590 2600 2601 2602 2603 2604 2605 2605 2605 2604 2605 2605 2604 2605 2605 2604 2605 2605 2605 2605 2605 2605 2605 2605														2588	2589	2590	2591
A30 2008 2009 2009 2009 2009 2009 2009 2009 2010 2011 2012 2013 2014 2015 2014 2015 2016 2017 2018 2018 2019 2020 2021 2022 2023 2023 2023 2023 2023 2024 2025 2020 2021 2022 2023 2023 2024 2025 2026 2026 2026 2027 2026 2027 2027 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2028 2029 2											2601			2604	2605	2606	2607
AMO 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2636 2636 2636 2636 2636 2636									2615	2616		2618	2619	2620	2621	2622	2623
AND 264 2641 2642 2643 2644 2645 2646 2647 2648 2649 2640 2651 2652 2653 2654 2655 2656 2667 2668 2670 2671 2672 2673 2674 2675 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2689 2673 2671 2672 2673 2674 2675 2675 2675 2677 2678 2679 2670 2671 2712 2713 2714 2715 2713 2714 2715 2713 2714 2715 2713 2714 2715 2715 2715 2715 2715 2715 2715 2715	1.00	2000	2007														- 1
A50 26-40 2641 2442 2643 2644 2455 2646 2645 2645 2657 2670 2671 2670 2671 2673 2674 2675 2676 2676 2676 2676 2676 2677 2678 2679 2680 2681 2682 2682 2689 2689 2680 2682 2682 2684 2682 2682 2684 2682 2682 2682 2682 2682 2682 2682 2682 2682 2683 2684 2682 2673 2743 2744 2745 2746 2747 2748 2742 2743 2744 2745 2746 2746 2746 2746 2746 <th< td=""><td>A40</td><td>2624</td><td>2625</td><td>2626</td><td>2627</td><td>2628</td><td>2629</td><td>2630</td><td>2631</td><td>2632</td><td>2633</td><td>2634</td><td>2635</td><td>2636</td><td>2637</td><td></td><td></td></th<>	A40	2624	2625	2626	2627	2628	2629	2630	2631	2632	2633	2634	2635	2636	2637		
A60 2655 2657 2658 2659 2660 2661 2662 2663 2664 2665 2669 2669 2669 2669 2669 2669 2669 2669 2669 2669 2669 2668 2669 270 2711 2712 2713 2714 2715 2716 2711 2718						2644	2645	2646	2647	2648	2649	2650	2651	2652			1
A70 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2684 2685 2686 2687 A80 2049 2705 2706 2707 2708 2709 2710 2711 2712 2713 2716 2717 2712 2713 2716 2717 2712 2713 2714 2715 2716 2717 2718 2737 2738 2739 2740 2721 2721 2712 2713 2714 2715 2716 2717 2716 2717 2778 2734 2735 2734 2735 2734 2735 2757 2778 2774 2776 2777 2778 2779 2780 2791 2742 2742 2725 2753 2754 2775 2778 2777 2778 2778 2779 2780 2791 2742 2752 2780 2811 2812 2812 2812 2812 2812			2657	2658	2659	2660	2661	2662	2663	2664	2665	2666					1
A80 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2700 2701 2712 2713 2714 2715 2716 2717 2718 2719 2718 2719 2718 2719 2718 2719 2718 2719 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2710 2711 2712 2713 2714 2715 2760 2761 2740 2741 2742 2743 2741 2745 2746 2747 2748 2749 2750 2750 2750 2751 2750 2751 2750 2751 2750 2751 2752 2753 2743 2744 2745 2746 2745 2746 2745 2746 2745 2746 2745			2673	2674	2675	2676	2677	2678	2679	2680	2681	2682	2683	2684	2685	2686	2687
A80																	
AAO	A80	2688	2689	2690	2691	2692	2693										
AABO 2736 2737 2738 2739 2730 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2770 2771 2772 2773 2774 2775 2776 2777 2777 2777 2777 2778 2779 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2805 2805 2807 2808 2809 2810 2811 2812 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2813 2814 2815 2815 2813 2814 2815 2815 2815 2815 2815 2815 2815 2815		2704	2705	2706	2707	2708	2709										
ACO 2752 2758 2759 2758 2759 2758 2759 2758 2759 2758 2759 2770 2771 2772 2773 2774 2775 2776 2777 2777 2777 2777 2777 2777	AA0	2720	2721	2722	2723												
ADO 2768 2769 2770 2771 2772 2773 2774 2775 2777 2778 2779 2779 2779 2779 2779 2779	AB0	2736	2737	2738	2739	2740	2741	2742	2743	2744	2745	2746	2747	2748	2749	2/50	2/51
ADO 2768 2769 2770 2771 2772 2773 2774 2775 2777 2778 2779 2779 2779 2779 2779 2779		į												07//	07/5	07//	27/7
AEO 2784 2785 2786 2787 2788 2789 2780 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2810 2811 2812 2813 2814 2815 2810 2811 2812 2813 2814 2815 2810 2811 2812 2813 2814 2815 2810 2811 2812 2813 2814 2815 2810 2811 2812 2813 2814 2815 2812 2813 2814 2815 2812 2813 2814 2815 2812 2813 2814 2815 2812 2813 2814 2815 2812 2813 2814 2815 2812 2813 2814 2815 2812 2813 2814 2815 2812 2813 2814 2815 2812 2813 2814 2815 28	AC0	2752	2753	2754	2755												
AFO 2800 2801 2802 2803 2804 2805 2806 2807 2808 2807 2810 2811 2812 2813 2814 2815 B00 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 823 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2879 2879 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2879 2879 2879 2879 2879	AD0	2768	2769														
BOO 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 B10 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 B20 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2833 B40 2880 2881 2882 2883 2884 2885 2886 2887 2870 2871 2872 2873 2874 2875 2876 2877 2878 B40 2880 2881 2882 2883 2884 2885 2886 2887 2886 2889 2890 2891 2892 2893 2894 2895 B50 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 B60 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 B70 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 B80 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 B80 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2971 2972 2973 2974 2975 BAO 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 BBO 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3054 3055 BFO 3036 3037 3058 3059 3069 3061 3062 3063 3064 3065 3066 3067 3068 3069 3075 3076 3077 3078 3079 307	AEO	2784	2785														
BIO 2812 2813 2814 2815 2	AF0	2800	2801	2802	2803	2804	2805	2806	2807	2808	2809	2810	2811	2812	2813	2014	2013
BIO 2812 2813 2814 2815 2			2017	2010	0010	2020	2021	2022	2022	2924	2825	2826	2827	2828	2829	2830	2831
B10	1	1															1
BAO 2864 2865 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 B40 2880 2881 2882 2883 2884 2885 2886 2887 2880 2897 2898 2899 2900 2901 2902 2903 2904 2905 2905 2907 2908 2997 2991 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2931 2932 2933 2934 2935 2935 2936 2937 2938 2994 2942 2942 2942 2942 2942 2942 2942 2942 2942 2942 2943 2944 2945 2946 2947 2948 2949 2950 2981 2982 2983 2984 2985 2987 2988 2989 2990 2991	1																
B40																	
B50	B30	2804	2000	2000	2007	2000	2007	20/0	207 1	20, 2	20, 0		20.0				
B50 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2910 2917 2918 2919 2920 2921 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2942 2942 2942 2942 2942 2942 2942 2942 2942 2942 2944 2942 2942 2944 2945 2946 2946 2966 2967 2978 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2997 2973 2973 2973 2973 2973 2973 2973 2973 2973 2973 2973 2973 2973 2973	B40	2880	2881	2882	2883	2884	2885	2886	2887	2888	2889	2890	2891	2892	2893	2894	2895
B60 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2940 2941 2942 2943 2948 2949 2950 2951 2952 2953 2955 2955 2956 2957 2975 2975 2975 2975 2975 2975 2975 2977 2971 2972 2973 2974 2975 2976 2977 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2978 2979 2990 2991 3000 3001 3001 3001 3001 3001 3001 3001 3001 3001 3001 3001	1									2904		2906	2907	2908	2909	2910	2911
B7O 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 B80 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2973 2974 2972 2973 2974 2975 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2978 2979 2979 2990 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2991 2991 2991 2991 2991 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3001 3002 3003 3003 3003 3003 3003 3003 3003 3003 3003 3003 3003	B .								2919	2920	2921	2922	2923	2924	2925	2926	2927
B80 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 B90 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2971 2972 2973 2974 2975 BBO 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 BBO 2992 2993 2994 2995 2995 2997 2998 2999 3000 3001 3002 3003 3003 3001 3016 3017 3018 3019 3020 3021 3022 3023 3023 3033 3034 3035 3036 3037 3038 3039 3030 3031 3032 3033 3034 3035 3035 3036 3037 3038		1		_				2934		2936	2937	2938	2939	2940	2941	2942	2943
B80 2944 2945 2946 2946 2944 2945 2946 2946 2947 2961 2962 2963 2964 2955 2966 2967 2968 2969 2971 2972 2973 2974 2975 BAO 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 BCO 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 BEO 3040 3041 3042 3043 3044 3045 3044 3044 3045 3044 3045 3044 3045 3044 3045 3044 3045 3046 3047 3083 3034 3035 3051 3052 3053 3054 3055 BFO 3072 3073	""	1 2720	_,_,	2,00													
B90 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2978 2977 2978 2979 2998 2981 2982 2983 2984 2985 2986 2986 2987 2988 2989 2999 2991 2992 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3034 3035 3034 3035 3036 3037 3038 3039 3036 3037 3038 3039 3036 3037 3038 3039 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3164 3165 3166 3167 3173 3174 3175 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3100 3224 3225 3226 3227 3228 3229 3230 3231 3246 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3206 3261 3262 3233 3244 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3206 3261 3262 3263 3264 3265 3266 3267 3268 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3260 3261 3262 3263 3264 3265 3266 3267 3268 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3260 3261 3262 3263 3264 3	880	2944	2945	2946	2947	2948	2949	2950	2951	2952	2953						
BAO 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2990 2971 2978 2999 3000 3001 3002 3003 3004 3005 3006 3007 BCO 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 BDO 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3035 3037 3038 3039 BFO 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3060 3061 3062 3063	L.		2961		2963	2964	2965	2966	2967	2968							
BBO 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 BCO 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 BEO 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 BEO 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3052 BFO 3072 3073 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 C10 3088 3089 3090 <t< td=""><td></td><td>2976</td><td>2977</td><td>2978</td><td>2979</td><td>2980</td><td>2981</td><td>2982</td><td></td><td></td><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td></t<>		2976	2977	2978	2979	2980	2981	2982				_					
BDO 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 BEO 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 BFO 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 COO 3072 3073 3074 3075 3078 3079 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 COO 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 CAO 3168 3169 3170 3171 3172 3173 3174 3175 3160 3161 3162 3163 3164 3165 3166 3167 COO 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 COO 3168 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 COO 3201 3202 3203 3204 3205 3226 3227 3228 3229 3230 3231 COO 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 COO 3264 3265 3266 3267 3268 3267 3268 3269 3279 3298 3299 3290 3291 3292 3293 3294 3295 COO 3266 3267 3268 3267 3268 3267 3268 3267 3268 3267 3268 3267 3268 3267 3278 3279 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3291 3292 3293 3294 3295 3266 3297 3298 3299 3299 3291 3292 3293 3301 3311 330 3301 3301 3301 3301 330		2992	2993	2994	2995	2996	2997	2998	2999	3000	3001	3002	3003	3004	3005	3006	300/
BDO 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 BEO 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 BFO 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 COO 3072 3073 3074 3075 3078 3079 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 COO 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 CAO 3168 3169 3170 3171 3172 3173 3174 3175 3160 3161 3162 3163 3164 3165 3166 3167 COO 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 COO 3168 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 COO 3201 3202 3203 3204 3205 3226 3227 3228 3229 3230 3231 COO 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 COO 3264 3265 3266 3267 3268 3267 3268 3269 3279 3298 3299 3290 3291 3292 3293 3294 3295 COO 3266 3267 3268 3267 3268 3267 3268 3267 3268 3267 3268 3267 3268 3267 3278 3279 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 COO 3280 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3290 3291 3292 3293 3294 3295 3266 3297 3298 3299 3291 3292 3293 3294 3295 3266 3297 3298 3299 3299 3291 3292 3293 3301 3311 330 3301 3301 3301 3301 330													2212	2000	2001	2022	2022
BEO 3040 3041 3042 3043 3044 3045 3044 3045 3044 3045 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 COO 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 C10 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 C30 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 C40 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 C50 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C60 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C80 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 C80 3264 3267 3268 3267 3268 3267 3258 3259 3260 3261 3262 3263 3264 3267 3268 3267 3268 3267 3258 3259 3260 3261 3262 3263 3270 3288 3289 3290 3291 3292 3293 3294 3295 CC0 3264 3265 3266 3267 3268 326	BC0	3008	3009	3010													
BFO 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 COO 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 C10 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 C20 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 C30 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 C40 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 C50 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C60 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C80 3224 3225 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 C80 3284 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3289 3290 3291 3292 3293 3294 3295 3206 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 CC0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3280 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3280 3280 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3206 3207 3208 3209 3201 3202 3203 3201 3202 3203 3203 3303 33	BDO	3024	3025	3026		3028	-										
COO 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 C10 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 C20 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 C30 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 C40 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C60 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C80 3232 3233 3234 3235 3236 3237 3238 3239 3244 3245 3244 3245 3246 3247 C80 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3294 3295 3296 3297 3298 3299 3300 3301 3301 3301 3301 3301 3301 33	BEO	3040	3041														
C10	BFO	3056	3057	3058	3059	3060	3061	3062	3063	3064	3065	3066	306/	3000	3007	30/0	30/ 1
C10		 					2077	2070	2070	2000	2001	2092	3083	3084	3085	3086	3087
C10 3088 3089 3070 3071 3072 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 C30 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 C40 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 C50 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C60 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C50 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 C80 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CC0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CC0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CC0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CC0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311																	
C20 3104 3105 3106 3107 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 C40 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 C50 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C60 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C90 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 CB0 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CD0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3132 3133 3134 3135		1															
C40 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 C50 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C60 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C90 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 C80 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CC0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3202 3232 3233 3234 3239 3299 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3303 3303 3304 3305 3306 3307 3308 3309 3310 3311																	
C50 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C60 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C90 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 C80 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CD0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3202 3231 3222 3232 3232 3232	C30	3120	3121	3122	3123	3124	3123	3120	312/	3120	3127	3130	0.01	0.02	0.00	• • • • • • • • • • • • • • • • • • • •	
C50 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 C60 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C90 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 C80 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CD0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3202 3231 3222 3232 3232 3232		1 010	0107	2120	2120	2140	2141	3142	3143	3144	3145	3146	3147	3148	3149	3150	3151
C50 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 C70 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C90 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 C80 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CC0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 CC0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311	1																
C80																	3183
C80 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 C90 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 CB0 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CD0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3202 3293 3294 3295 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311																	3199
C90 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 CB0 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CC0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3292 3293 3294 3295 3290 3291 3292 3293 3294 3295 CEO 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3292 3293 3294 3295 3296 3297 3298 3299 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311	1 6/0	3184	3100	3100	310/	3100	0107	3170	J.,,			•	_				
C90 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 CA0 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 CB0 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 CC0 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CC0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3282 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3329	Cen	3200	3201	3202	3203	3204	3205	3206	3207	3208	3209						
CAO 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CDO 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CEO 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3282 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311										3224	3225	3226					
CBO 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CDO 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CEO 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311										3240	3241						
CCO 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 CDO 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CEO 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3282 3286 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311										3256	3257	3258	3259	3260	3261	3262	3263
CC0 3264 3265 3266 3267 3266 327 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3329 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311		3													0077		2070
CD0 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 CE0 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3325 3326 3327	CC0	3264	3265	3266		3268											
CEO 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311					3283												
1 1 1 277 377 377 377 377 377 377 377 377 377		•		3298													
				3314	3315	3316	3317	3318	3319	3320	332	ı 3322	3323	<i>332</i> 4	3323	, JJ20	332/
	L							-									

D00 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 334 D10 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 335 D20 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3372 3378 3380 3381 3382 3383 3384 2385 2395 2396 2387 2389 2380	7 3358 3359 3 3374 3375
D10 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 335 D20 3360 3361 3362 3363 3364 3365 3367 3368 3369 3370 3371 3372 337	7 3358 3359 3 3374 3375
D20 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 337	3374 3375
D20 227/ 2277 2270 2270 2270 2270 2270 22	3374 3375
	3390 3391
D30 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 338	
D40 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 340.	3406 3407
D50 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 342	
D60 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 343	
D70 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3452	
D80 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 346	3470 3471
D90 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3483	3486 3487
DAO 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 350	3502 3503
DBO 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3513	3518 3519
DC0 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533	3534 3535
DD0 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 354	3550 3551
DEO 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565	3566 3567
DFO 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 358	3582 3583
E00 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597	3598 3599
E10 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613	3614 3615
E20 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629	3630 3631
E30 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645	3646 3647
E40 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661	3662 3663
E50 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677	
E60 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693	3694 3695
E70 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709	3710 3711
E80 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725	3726 3727
E90 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741	3742 3743
EAO 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757	3758 3759
EBO 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773	3774 3775
ECO 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789	3790 3791
ED0 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805	3806 3807
EEO 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821	3822 3823
EFO 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837	3838 3839
F00 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853	3854 3855
F10 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869	3870 3871
F20 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885	
F30 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901	3902 3903
F40 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917	3918 3919
F50 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933	3934 3935
F60 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949	
F70 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965	3966 3967
F80 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981	3982 3983
F90 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997	3998 3999
FAO 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013	4014 4015
FBO 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029	4030 4031
FC0 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045	4046 4047
FDO 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061	4062 4063
FEO 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077	4078 4079
FFO 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093	4076 4079
4072 4073	40/4 40/3

HEXADECIMAL—DECIMAL FRACTION CONVERSION

	Hexadecimal	Decimal 	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00000 .00000 00		.25000 00000	.80 00 00 00	.50000 00000	.C0 00 00 00	.75000 00000
.01 00 00 00 .00390 62	1	.25390 62500	.81 00 00 00	.50390 62500	.C1 00 00 00	.75390 62500
.02 00 00 00 .00781 25		.25781 25000	.82 00 00 00	.50781 25000	.C2 00 00 00	.75781 25000
.03 00 00 00 .01171 87		.26171 87500	.83 00 00 00 .84 00 00 00	.51171 87500 .51562 50000	.C3 00 00 00 .C4 00 00 00	.76171 87500 .76562 50000
.04 00 00 00 .01562 50 .05 00 00 00 .01953 12		.26562 50000 .26953 12500	.85 00 00 00	.51953 12500	.C5 00 00 00	.76953 12500
.06 00 00 00 .01753 12		.27343 75000	.86 00 00 00	.52343 75000	.C6 00 00 00	.77343 75000
.07 00 00 00 .02734 37	•	.27734 37500	.87 00 00 00	.52734 37500	.C7 00 00 00	.77734 37500
.08 00 00 00 .03125 00		.28125 00000	.88 00 00 00	.53125 00000	.C8 00 00 00	.78125 00000
.09 00 00 00 .03515 62		.28515 62500	.89 00 00 00	.53515 62500	.C9 00 00 00	.78515 62500
.0A 00 00 00 .03906 25	.4A 00 00 00	.28906 25000	.8A 00 00 00	.53906 25000	.CA 00 00 00	.78906 25000
.0B 00 00 00 .04296 87	7500 .4B 00 00 00	.29296 87500	.8B 00 00 00	.54296 87500	.CB 00 00 00	.79296 87500
.0C 00 00 00 .04687 50		.29687 50000	.8C 00 00 00	.54687 50000	.CC 00 00 00	.79687 50000
.0D 00 00 00 .05078 12		.30078 12500	.8D 00 00 00	.55078 12500	.CD 00 00 00	.80078 12500
.0E 00 00 00 .05468 75		.30468 75000	.8E 00 00 00	.55468 75000	.CE 00 00 00	.80468 75000
.0F 00 00 00 .05859 37	7500 .4F 00 00 00	.30859 37500	.8F 00 00 00	.55859 37500	.CF 00 00 00	.80859 37500
.10 00 00 00 .06250 00	.50 00 00 00	.31250 00000	.90 00 00 00	.56250 00000	.D0 00 00 00	.81250 00000
.11 00 00 00 .06640 62		.31640 62500	.91 00 00 00	.56640 62500	.D1 00 00 00	.81640 62500
.12 00 00 00 .07031 25		.32031 25000	.92 00 00 00	.57031 25000	.D2 00 00 00	.82031 25000
.13 00 00 00 .07421 87	i	.32421 87500	.93 00 00 00	.57421 87500	.D3 00 00 00	.82421 87500
.14 00 00 00 .07812 50	The state of the s	.32812 50000	.94 00 00 00	.57812 50000	.D4 00 00 00	.82812 50000 .83203 12500
.15 00 00 00 .08203 12		.33203 12500 .33593 75000	.95 00 00 00 .96 00 00 00	.58203 12500 .58593 75000	.D5 00 00 00 .D6 00 00 00	.83593 75000
.16 00 00 00 .08593 75 .17 00 00 00 .08984 37		.33984 37500	.97 00 00 00	.58984 37500	.D7 00 00 00	.83984 37500
.18 00 00 00 .09375 00		.34375 00000	.98 00 00 00	.59375 00000	.D8 00 00 00	.84375 00000
.19 00 00 00 .09765 62		.34765 62500	.99 00 00 00	.59765 62500	.D9 00 00 00	.84765 62500
.1A 00 00 00 .10156 25		.35156 25000	.9A 00 00 00	.60156 25000	.DA 00 00 00	.85156 25000
.1B 00 00 00 .10546 87	•	.35546 87500	.9B 00 00 00	.60546 87500	.DB 00 00 00	.85546 87500
.1C 00 00 00 .10937 50		.35937 50000	.9C 00 00 00	.60937 50000	.DC 00 00 00	.85937 50000
.1D 00 00 00 .11328 12	2500 .5D 00 00 00	.36328 12500	.9D 00 00 00	.61328 12500	.DD 00 00 00	.86328 12500
.1E 00 00 00 .11718 75		.36718 75000	.9E 00 00 00	.61718 75000	.DE 00 00 00	.86718 75000
.1F 00 00 00 .12109 37	7500 .5F 00 00 00	.37109 37500	.9F 00 00 00	.62109 37500	.DF 00 00 00	.87109 37500
.20 00 00 00 .12500 00	00 00 00 06. 00000	.37500 00000	.A0 00 00 00	.62500 00000	.EO 00 00 00	.87500 00000
.21 00 00 00 .12890 63	2500 .61 00 00 00	.37890 62500	.A1 00 00 00	.62890 62500	.E1 00 00 00	.87890 62500
.22 00 00 00 .13281 25	.62 00 00 00	.38281 25000	.A2 00 00 00	.63281 25000	.E2 00 00 00	.88281 25000
.23 00 00 00 .13671 87		.38671 87500	.A3 00 00 00	.63671 87500	.E3 00 00 00	.88671 87500
.24 00 00 00 .14062 50	•	.39062 50000	.A4 00 00 00	.64062 50000	.E4 00 00 00	.89062 50000 .89453 12500
.25 00 00 00 .14453 13		.39453 12500	.A5 00 00 00	.64453 12500 .64843 75000	.E5 00 00 00 .E6 00 00 00	.89843 75000
.26 00 00 00 .14843 75		.39843 75000 .40234 37500	.A6 00 00 00 .A7 00 00 00	.65234 37500	.E7 00 00 00	.90234 37500
.27 00 00 00 .15234 33 .28 00 00 00 .15625 00		.40625 00000	.A8 00 00 00	.65625 00000	.E8 00 00 00	.90625 00000
.29 00 00 00 .15025 00	1	.41015 62500	.A9 00 00 00	.66015 62500	.E9 00 00 00	.91015 62500
.24 00 00 00 .16406 2		.41406 25000	.AA 00 00 00	.66406 25000	.EA 00 00 00	.91406 25000
.2B 00 00 00 .16796 8			.AB 00 00 00	.66796 87500	.EB 00 00 00	.91796 87500
.2C 00 00 00 .17187 50			.AC 00 00 00	.67187 50000	.EC 00 00 00	.92187 50000
.2D 00 00 00 .17578 1		.42578 12500	.AD 00 00 00	.67578 12500	.ED 00 00 00	.92578 12500
.2E 00 00 00 .17968 7	.6E 00 00 00		.AE 00 00 00	.67968 75000	.EE 00 00 00	.92968 75000
.2F 00 00 00 .18359 3	7500 .6F 00 00 00	.43359 37500	.AF 00 00 00	.68359 37500	.EF 00 00 00	.93359 37500
.30 00 00 00 .18750 0	0000 .70 00 00 00	.43750 00000	.BO OO OO OO	.68750 00000	.F0 00 00 00	.93750 00000
.31 00 00 00 .19140 6			.B1 00 00 00	.69140 62500	.FI 00 00 00	.94140 62500
.32 00 00 00 .19531 2			.B2 00 00 00	.69531 25000	.F2 00 00 00	.94531 25000
.33 00 00 00 .19921 8			.B3 00 00 00	.69921 87500	.F3 00 00 00	.94921 87500
.34 00 00 00 .20312 5			.B4 00 00 00	.70312 50000	.F4 00 00 00	.95312 50000
.35 00 00 00 .20703 1			.B5 00 00 00	.70703 12500	.F5 00 00 00	.95703 12500 .96093 75000
.36 00 00 00 .21093 7			.86 00 00 00 .87 00 00 00	.71093 75000 .71484 37500	.F6 00 00 00 .F7 00 00 00	.96484 37500
.37 00 00 00 .21484 3			.88 00 00 00	.71875 00000	.F8 00 00 00	.96875 00000
.38 00 00 00 .21875 0 .39 00 00 00 .22265 6			.89 00 00 00	.72265 62500	.F9 00 00 00	.97265 62500
.3A 00 00 00 .22656 2	i i		.BA 00 00 00	.72656 25000	.FA 00 00 00	.97656 25000
.3B 00 00 00 .23046 8			.BB 00 00 00	.73046 87500	.FB 00 00 00	.98046 87500
.3C 00 00 00 .23437 5			.BC 00 00 00	.73437 50000	.FC 00 00 00	.98437 50000
.3D 00 00 00 .23828 1			.BD 00 00 00	.73828 12500	.FD 00 00 00	.98828 12500
.3E 00 00 00 .24218 7			.BE 00 00 00	.74218 75000	.FE 00 00 00	.99218 75000
.3F 00 00 00 .24609 3	7500 .7F 00 00 00	.49609 37500	.BF 00 00 00	.74609 37500	.FF 00 00 00	.99609 37500

		τ		T			
Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00 00 00	.00000 00000	.00 40 00 00	.00097 65625	.00 80 00 00	.00195 31250	.00 C0 00 00	.00292 96875
.00 01 00 00	.00001 52587	.00 41 00 00	.00099 18212	.00 81 00 00	.00196 83837	.00 C1 00 00	.00294 49462
.00 02 00 00	.00003 05175	.00 42 00 00	.00100 70800	.00 82 00 00	.00198 36425	.00 C2 00 00	.00296 02050
.00 04 00 00	.00004 57763	.00 43 00 00	.00102 23388	.00 83 00 00	.00199 89013	.00 C3 00 00	.00297 54638
.00 05 00 00	.00006 10351 .00007 62939	.00 44 00 00	.00103 75976	.00 84 00 00	.00201 41601	.00 C4 00 00	.00299 07226
.00 06 00 00	.00007 82737	.00 45 00 00	.00105 28564	.00 85 00 00	.00202 94189	.00 C5 00 00	.00300 59814
.00 07 00 00	.00007 13327	.00 46 00 00	.00106 81152	.00 86 00 00	.00204 46777	.00 C6 00 00	.00302 12402
.00 08 00 00	.00010 00113	.00 48 00 00	.00108 33740 .00109 86328	.00 87 00 00	.00205 99365	.00 C7 00 00	.00303 64990
.00 09 00 00	.00012 20700	.00 49 00 00	.00107 88328	.00 88 00 00	.00207 51953	.00 C8 00 00	.00305 17578
.00 0A 00 00	.00015 25878	.00 4A 00 00	.00111 38718	.00 89 00 00 .00 8A 00 00	.00209 04541	.00 C9 00 00	.00306 70166
.00 OB 00 00	.00016 78466	.00 4B 00 00	.00114 44091	.00 8B 00 00	.00210 57128 .00212 09716	.00 CA 00 00	.00308 22753
.00 OC 00 00	.00018 31054	.00 4C 00 00	.00115 96679	.00 8C 00 00	.00213 62304	.00 CB 00 00	.00309 75341
.00 0D 00 00	.00019 83642	.00 4D 00 00	.00117 49267	.00 8D 00 00	.00215 14892	.00 CD 00 00	.00311 27929 .00312 80517
.00 OE 00 00	.00021 36230	.00 4E 00 00	.00119 01855	.00 8E 00 00	.00216 67480	.00 CE 00 00	.00314 33105
.00 OF 00 00	.00022 88818	.00 4F 00 00	.00120 54443	.00 8F 00 00	.00218 20068	.00 CF 00 00	.00314 33103
.00 10 00 00	.00024 41406	.00 50 00 00	.00122 07031	1		l .	
.00 11 00 00	.00025 93994	.00 51 00 00	.00122 07031	.00 90 00 00	.00219 72656	.00 D0 00 00	.00317 38281
.00 12 00 00	.00027 46582	.00 52 00 00	.00125 12207	.00 92 00 00	.00221 25244 .00222 77832	.00 D1 00 00	.00318 90869
.00 13 00 00	.00028 99169	.00 53 00 00	.00126 64794	.00 93 00 00	.00224 30419	.00 D2 00 00	.00320 43457
.00 14 00 00	.00030 51757	.00 54 00 00	.00128 17382	.00 94 00 00	.00224 30419	.00 D3 00 00 .00 D4 00 00	.00321 96044
.00 15 00 00	.00032 04345	.00 55 00 00	.00129 69970	.00 95 00 00	.00227 35595	.00 D5 00 00	.00323 48632 .00325 01220
.00 16 00 00	.00033 56933	.00 56 00 00	.00131 22558	.00 96 00 00	.00228 88183	.00 D6 00 00	.00325 01220
.00 17 00 00	.00035 09521	.00 57 00 00	.00132 75146	.00 97 00 00	.00230 40771	.00 D7 00 00	.00328 06396
.00 18 00 00	.00036 62109	.00 58 00 00	.00134 27734	.00 98 00 00	.00231 93359	.00 D8 00 00	.00329 58984
.00 19 00 00	.00038 14697	.00 59 00 00	.00135 80322	.00 99 00 00	.00233 45947	.00 D9 00 00	.00331 11572
.00 1A 00 00	.00039 67285	.00 5A 00 00	.00137 32910	.00 9A 00 00	.00234 98535	.00 DA 00 00	.00332 64160
.00 1B 00 00	.00041 19873	.00 5B 00 00	.00138 85498	.00 98 00 00	.00236 51123	.00 DB 00 00	.00334 16748
.00 1C 00 00	.00042 72460	.00 5C 00 00	.00140 38085	.00 9C 00 00	.00238 03710	.00 DC 00 00	.00335 69335
.00 1D 00 00	.00044 25048	.00 5D 00 00	.00141 90673	.00 9D 00 00	.00239 56298	.00 DD 00 00	.00337 21923
.00 1E 00 00 .00 1F 00 00	.00045 77636	.00 5E 00 00	.00143 43261	.00 9E 00 00	.00241 08886	.00 DE 00 00	.00338 74511
1	.00047 30224	.00 5F 00 00	.00144 95849	.00 9F 00 00	.00242 61474	.00 DF 00 00	.00340 27099
.00 20 00 00	.00048 82812	.00 60 00 00	.00146 48437	.00 A0 00 00	.00244 14062	.00 E0 00 00	.00341 79687
.00 21 00 00	.00050 35400	.00 61 00 00	.00148 01025	.00 A1 00 00	.00245 66650	.00 E1 00 00	.00343 32275
.00 22 00 00	.00051 87988	.00 62 00 00	.00149 53613	.00 A2 00 00	.00247 19238	.00 E2 00 00	.00344 84863
.00 23 00 00	.00053 40576	.00 63 00 00	.00151 06201	.00 A3 00 00	.00248 71826	.00 E3 00 00	.00346 37451
.00 24 00 00	.00054 93164	.00 64 00 00	.00152 58789	.00 A4 00 00	.00250 24414	.00 E4 00 00	.00347 90039
.00 25 00 00	.00056 45751	.00 65 00 00	.00154 11376	.00 A5 00 00	.00251 <i>7</i> 7001	.00 E5 00 00	.00349 42626
.00 26 00 00	.00057 98339	.00 66 00 00	.00155 63964	.00 A6 00 00	.00253 29589	.00 E6 00 00	.00350 95214
.00 28 00 00	.00059 50927 .00061 03515	.00 67 00 00	.00157 16552	.00 A7 00 00	.00254 82177	.00 E7 00 00	.00352 47802
.00 29 00 00	.00062 56103	.00 69 00 00	.00158 69140 .00160 21728	.00 A8 00 00	.00256 34765	.00 E8 00 00	.00354 00390
.00 2A 00 00	.00064 08691	.00 6A 00 00	.00160 21728	.00 A9 00 00 .00 AA 00 00	.00257 87353	.00 E9 00 00	.00355 52978
.00 2B 00 00	.00065 61279	.00 6B 00 00	.00163 26904	.00 AB 00 00	.00259 39941 .00260 92529	.00 EA 00 00	.00357 05566
.00 2C 00 00	.00067 13867	.00 6C 00 00	.00164 79492	.00 AC 00 00	.00260 92529	.00 EB 00 00 .00 EC 00 00	.00358 58154 .00360 10742
.00 2D 00 00	.00068 66455	.00 6D 00 00	.00166 32080	.00 AD 00 00	.00263 97705	.00 ED 00 00	.00361 63330
.00 2E 00 00	.00070 19042	.00 6E 00 00	.00167 84667	.00 AE 00 00	.00265 50292	.00 EE 00 00	.00363 15917
.00 2F 00 00	.00071 71630	.00 6F 00 00	.00169 37255	.00 AF 00 00	.00267 02880	.00 EF 00 00	.00364 68505
.00 30 00 00	.00073 24218	.00 70 00 00	.00170 89843	.00 во 00 00		i	
.00 31 00 00	.00074 76806	.00 71 00 00	.00170 67643	.00 B1 00 00	.00268 55468 .00270 08056	.00 F0 00 00 .00 F1 00 00	.00366 21093
.00 32 00 00	.00076 29394	.00 72 00 00	.00173 95019	.00 B2 00 00	.00270 08038	.00 F1 00 00	.00367 73681
.00 33 00 00	.00077 81982	.00 73 00 00	.00175 47607	.00 B3 00 00	.00271 00044	.00 F2 00 00	.00369 26269 .00370 78857
.00 34 00 00	.00079 34570	.00 74 00 00	.00177 00195	.00 B4 00 00	.00274 65820	.00 F4 00 00	.00370 78837
.00 35 00 00	.00080 87158	.00 75 00 00	.00178 52783	.00 B5 00 00	.00276 18408	.00 F5 00 00	.00372 31443
.00 36 00 00	.00082 39746	.00 76 00 00	.00180 05371	.00 B6 00 00	.00277 70996	.00 F6 00 00	.00375 36621
.00 37 00 00	.00083 92333	.00 77 00 00	.00181 57958	.00 B7 00 00	.00279 23583	.00 F7 00 00	.00376 89208
.00 38 00 00	.00085 44921	.00 78 00 00	.00183 10546	.00 B8 00 00	.00280 76171	.00 F8 00 00	.00378 41796
.00 39 00 00	.00086 97509	.00 79 00 00	.00184 63134	.00 B9 00 00	.00282 28759	.00 F9 00 00	.00379 94384
.00 3A 00 00	.00088 50097	.00 7A 00 00	.00186 15722	.00 BA 00 00	.00283 81347	.00 FA 00 00	.00381 46972
.00 3B 00 00	.00090 02685	.00 7B 00 00	.00187 68310	.00 BB 00 00	.00285 33935	.00 FB 00 00	.00382 99560
.00 3C 00 00 .00 3D 00 00	.00091 55273	.00 7C 00 00	.00189 20898	.00 BC 00 00	.00286 86523	.00 FC 00 00	.00384 52148
.00 3E 00 00	.00093 07861	.00 7D 00 00	.00190 73486	.00 BD 00 00	.00288 39111	.00 FD 00 00	.00386 04736
.00 3F 00 00	.00094 60449 .00096 13037	.00 7E 00 00	.00192 26074	.00 BE 00 00	.00289 91699	.00 FE 00 00	.00387 57324
.00 31 00 00	.00070 13037	.00 7F 00 00	.00193 78662	.00 BF 00 00	.00291 44287	.00 FF 00 00	.00389 09912
		· · · · · · · · · · · · · · · · · · ·					

Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00 00 00	.00000 00000	.00 00 40 00	.00000 38146	.00 00 80 00	.00000 76293	.00 00 C0 00	.00001 14440
.00 00 01 00	.00000 00596	.00 00 41 00	.00000 38743	.00 00 81 00	.00000 76889	.00 00 C1 00	.00001 15036
.00 00 02 00	.00000 01192	.00 00 42 00	.00000 39339	.00 00 82 00	.00000 77486	.00 00 C2 00	.00001 15633
.00 00 03 00	.00000 01788	.00 00 43 00	.00000 39935	.00 00 83 00	.00000 78082	.00 00 C3 00	.00001 16229
.00 00 04 00	.00000 02384	.00 00 44 00	.00000 40531	.00 00 84 00	.00000 78678	.00 00 C4 00	.00001 16825
.00 00 05 00	.00000 02980	.00 00 45 00	.00000 41127	.00 00 85 00	.00000 79274	.00 00 C5 00	.00001 17421
.00 00 06 00	.00000 03576	.00 00 46 00	.00000 41723	.00 00 86 00	.00000 79870	.00 00 C6 00	.00001 18017
.00 00 07 00	.00000 04172	.00 00 47 00	.00000 42319	.00 00 87 00	.00000 80466	.00 00 C7 00	.00001 18613
.00 00 08 00	.00000 04768	.00 00 48 00	.00000 42915	.00 00 88 00	.00000 81062	.00 00 C8 00	.00001 19209
.00 00 09 00	.00000 05364	.00 00 49 00	.00000 43511	.00 00 89 00	.00000 81658	.00 00 C9 00	.00001 19805
.00 00 0A 00	.00000 05960	.00 00 4A 00	.00000 44107	.00 00 8A 00	.00000 82254	.00 00 CA 00	.00001 20401
.00 00 0B 00	.00000 06556	.00 00 4B 00	.00000 44703	.00 00 8B 00	.00000 82850	.00 00 CB 00	.00001 20997
.00 00 0C 00	.00000 07152	.00 00 4C 00	.00000 45299	.00 00 8C 00	.00000 83446	.00 00 CC 00	.00001 21593
.00 00 0D 00	.00000 07748	.00 00 4D 00	.00000 45895	.00 00 8D 00	.00000 84042	.00 00 CD 00	.00001 22189
.00 00 0E 00	.00000 08344	.00 00 4E 00	.00000 46491	.00 00 8E 00	.00000 84638 .00000 85234	.00 00 CE 00 .00 00 CF 00	.00001 22785 .00001 23381
.00 00 0F 00	.00000 08940	.00 00 4F 00	.00000 47087	.00 00 8F 00	.00000 65254	.00 00 CF 00	.00001 23361
.00 00 10 00	.00000 09536	.00 00 50 00	.00000 47683	.00 00 90 00	.00000 85830	.00 00 D0 00	.00001 23977
.00 00 11 00	.00000 10132	.00 00 51 00	.00000 48279	.00 00 91 00	.00000 86426	.00 00 D1 00	.00001 24573
.00 00 12 00	.00000 10728	.00 00 52 00	.00000 48875	.00 00 92 00	.00000 87022	.00 00 D2 00	.00001 25169
.00 00 13 00	.00000 11324	.00 00 53 00	.00000 49471	.00 00 93 00	.00000 87618	.00 00 D3 00	.00001 25765
.00 00 14 00	.00000 11920	.00 00 54 00	.00000 50067	.00 00 94 00	.00000 88214	.00 00 D4 00	.00001 26361
.00 00 15 00	.00000 12516	.00 00 55 00	.00000 50663	.00 00 95 00	.00000 88810	.00 00 D5 00	.00001 26957
.00 00 16 00	.00000 13113	.00 00 56 00	.00000 51259	.00 00 96 00	.00000 89406	.00 00 D6 00	.00001 27553
.00 00 17 00	.00000 13709	.00 00 57 00	.00000 51856	.00 00 97 00	.00000 90003	.00 00 D7 00	.00001 28149
.00 00 18 00	.00000 14305	.00 00 58 00	.00000 52452	.00 00 98 00	.00000 90599 .00000 91195	.00 00 D8 00	.00001 28746
.00 00 19 00 .00 00 1A 00	.00000 14901	.00 00 59 00	.00000 53048	.00 00 94 00	.00000 91791	.00 00 DA 00	.00001 29342
	.00000 15497 .00000 16093	.00 00 5A 00 .00 00 5B 00	.00000 53644 .00000 54240	.00 00 7A 00	.00000 91791	.00 00 DA 00	.00001 27738
.00 00 1B 00 .00 00 1C 00	.00000 16689	.00 00 5C 00	.00000 54836	.00 00 75 00	.00000 72387	.00 00 DC 00	.00001 30334
.00 00 1C 00	.00000 17285	.00 00 5C 00	.00000 55432	.00 00 7C 00	.00000 72703	.00 00 DD 00	.00001 31726
.00 00 1E 00	.00000 17881	.00 00 5E 00	.00000 56028	.00 00 9E 00	.00000 94175	.00 00 DE 00	.00001 32322
.00 00 1F 00	.00000 18477	.00 00 5F 00	.00000 56624	.00 00 9F 00	.00000 94771	.00 00 DF 00	.00001 32918
.00 00 20 00	.00000 19073	.00 00 60 00	.00000 57220	.00 00 A0 00	.00000 95367	.00 00 E0 00	.00001 33514
.00 00 20 00	.00000 176/5	.00 00 61 00	.00000 57816	.00 00 A1 00	.00000 75963	.00 00 E1 00	.00001 34110
.00 00 21 00	.00000 17007	.00 00 62 00	.00000 57610	.00 00 A2 00	.00000 96559	.00 00 E2 00	.00001 34706
.00 00 23 00	.00000 20861	.00 00 63 00	.00000 59008	.00 00 A3 00	.00000 97155	.00 00 E3 00	.00001 35302
.00 00 24 00	.00000 21457	.00 00 64 00	.00000 59604	.00 00 A4 00	.00000 97751	.00 00 E4 00	.00001 35898
.00 00 25 00	.00000 22053	.00 00 65 00	.00000 60200	.00 00 A5 00	.00000 98347	.00 00 E5 00	.00001 36494
.00 00 26 00	.00000 22649	.00 00 66 00	.00000 60796	.00 00 A6 00	.00000 98943	.00 00 E6 00	.00001 37090
.00 00 27 00	.00000 23245	.00 00 67 00	.00000 61392	.00 00 A7 00	.00000 99539	.00 00 E7 00	.00001 37686
.00 00 28 00	.00000 23841	.00 00 68 00	.00000 61988	.00 00 A8 00	.00001 00135	.00 00 E8 00	.00001 38282
.00 00 29 00	.00000 24437	.00 00 69 00	.00000 62584	.00 00 A9 00	.00001 00731	.00 00 E9 00	.00001 38878
.00 00 2A 00	.00000 25033	.00 00 6A 00	.00000 63180	.00 00 AA 00∙	.00001 01327	.00 00 EA 00	.00001 39474
.00 00 2B 00	.00000 25629	.00 00 6B 00	.00000 63776	.00 00 AB 00	.00001 01923	.00 00 EB 00	.00001 40070
.00 00 2C 00	.00000 26226	.00 00 6C 00	.00000 64373	.00 00 AC 00	.00001 02519	.00 00 EC 00	.00001 40666
.00 00 2D 00	.00000 26822	.00 00 6D 00	.00000 64969	.00 00 AD 00	.00001 03116	.00 00 ED 00	.00001 41263
.00 00 2E 00	.00000 27418	.00 00 6E 00	.00000 65565	.00 00 AE 00	.00001 03712	.00 00 EE 00	.00001 41859
.00 00 2F 00	.00000 28014	.00 00 6F 00	.00000 66161	.00 00 AF 00	.00001 04308	.00 00 EF 00	.00001 42455
.00 00 30 00	.00000 28610	.00 00 70 00	.00000 66757	.00 00 во 00	.00001 04904	.00 00 F0 00	.00001 43051
.00 00 31 00	.00000 29206	.00 00 71 00	.00000 67353	.00 00 B1 00	.00001 05500	.00 00 F1 00	.00001 43647
.00 00 32 00	.00000 29802	.00 00 72 00	.00000 67949	.00 00 B2 00	.00001 06096	.00 00 F2 00	.00001 44243
.00 00 33 00	.00000 30398	.00 00 73 00	.00000 68545	.00 00 B3 00	.00001 06692	.00 00 F3 00	.00001 44839
.00 00 34 00	.00000 30994	.00 00 74 00	.00000 69141	.00 00 B4 00	.00001 07288	.00 00 F4 00	.00001 45435
.00 00 35 00	.00000 31590	.00 00 75 00	.00000 69737	.00 00 B5 00	.00001 07884	.00 00 F5 00	.00001 46031
.00 00 36 00	.00000 32186	.00 00 76 00	.00000 70333	.00 00 B6 00	.00001 08480	.00 00 F6 00	.00001 46627
.00 00 37 00	.00000 32782	.00 00 77 00	.00000 70929	.00 00 B7 00	.00001 09076	.00 00 F7 00	.00001 47223
.00 00 38 00	.00000 33378	.00 00 78 00	.00000 71525	.00 00 B8 00	.00001 09672	.00 00 F8 00	.00001 47819
.00 00 39 00	.00000 33974	.00 00 79 00	.00000 72121	.00 00 B9 00	.00001 10268	.00 00 F9 00	.00001 48415
.00 00 3A 00	.00000 34570	.00 00 7A 00	.00000 72717	.00 00 BA 00	.00001 10864	.00 00 FA 00	.00001 49011
.00 00 3B 00	.00000 35166	.00 00 7B 00	.00000 73313	.00 00 BB 00	.00001 11460	.00 00 FB 00	.00001 49807
.00 00 3C 00	.00000 35762	.00 00 7C 00	.00000 73909	.00 00 BC 00	.00001 12056	.00 00 FC 00	.00001 50203
.00 00 3D 00							
00 00 00 00	.00000 36358	.00 00 7D 00	.00000 74505	.00 00 BD 00	.00001 12652	.00 00 FD 00	
.00 00 3E 00 .00 00 3F 00	.00000 36358 .00000 36954 .00000 37550	.00 00 7D 00 .00 00 7E 00 .00 00 7F 00	.00000 74505 .00000 75101 .00000 75697	.00 00 BD 00 .00 00 BE 00 .00 00 BF 00	.00001 12652	.00 00 FE 00 .00 00 FF 00	.00001 51395

		T					
Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal	Hexadecimal	Decimal
.00 00 00 00	.00000 00000	.00 00 00 40	.00000 00149	.00 00 00 80	.00000 00298	.00 00 00 C0	.00000 00447
.00 00 00 01	.00000 00002	.00 00 00 41	.00000 00151	.00 00 00 81	.00000 00300	.00 00 00 C1	.00000 00449
.00 00 00 02	.00000 00004	.00 00 00 42	.00000 00153	.00 00 00 82	.00000 00302	.00 00 00 C2	.00000 00451
.00 00 00 03	.00000 00006	.00 00 00 43	.00000 00155	.00 00 00 83	.00000 00305	.00 00 00 C3	.00000 00454
.00 00 00 04	.00000 00009	.00 00 00 44	.00000 00158	.00 00 00 84	.00000 00307	.00 00 00 C4	.00000 00454
.00 00 00 05	.00000 00011	.00 00 00 45	.00000 00160	.00 00 00 85	.00000 00309	.00 00 00 C5	.00000 00458
.00 00 00 06	.00000 00013	.00 00 00 46	.00000 00162	.00 00 00 86	.00000 00311	.00 00 00 C6	.00000 00458
.00 00 00 07	.00000 00016	.00 00 00 47	.00000 00165	.00 00 00 87	.00000 00314	.00 00 00 C8	.00000 00461
.00 00 00 08	.00000 00018	.00 00 00 48	.00000 00167	.00 00 00 88	.00000 00314	.00 00 00 C8	
.00 00 00 09	.00000 00020	.00 00 00 49	.00000 00169	.00 00 00 89	.00000 00318	.00 00 00 C9	.00000 00465
A0 00 00 0A	.00000 00023	.00 00 00 4A	.00000 00172	.00 00 00 8A	.00000 00313	.00 00 00 C7	.00000 00467
.00 00 00 ов	.00000 00025	.00 00 00 4B	.00000 00174	.00 00 00 88	.00000 00321	.00 00 00 CA	.00000 00470 .00000 00472
.00 00 00 0C	.00000 00027	.00 00 00 4C	.00000 00176	.00 00 00 8C	.00000 00325	.00 00 00 CS	
.00 00 00 0D	.00000 00030	.00 00 00 4D	.00000 00179	.00 00 00 8D	.00000 00323	1	.00000 00474
.00 00 00 0E	.00000 00032	.00 00 00 4E	.00000 00177	.00 00 00 8E	.00000 00328	.00 00 00 CD	.00000 00477
.00 00 00 0F	.00000 00034	.00 00 00 4F	.00000 00183	.00 00 00 8E		.00 00 00 CE	.00000 00479
		100 00 00 41	.00000 00103	.00 00 00 8F	.00000 00332	.00 00 00 CF	.00000 00481
.00 00 00 10	.00000 00037	.00 00 00 50	.00000 00186	.00 00 00 90	.00000 00335	.00 00 00 D0	.00000 00484
.00 00 00 11	.00000 00039	.00 00 00 51	.00000 00188	.00 00 00 91	.00000 00337	.00 00 00 D1	.00000 00486
.00 00 00 12	.00000 00041	.00 00 00 52	.00000 00190	.00 00 00 92	.00000 00339	.00 00 00 D2	.00000 00488
.00 00 00 13	.00000 00044	.00 00 00 53	.00000 00193	.00 00 00 93	.00000 00342	.00 00 00 D3	.00000 00491
.00 00 00 14	.00000 00046	.00 00 00 54	.00000 00195	.00 00 00 94	.00000 00344	.00 00 00 D4	.00000 00493
.00 00 00 15	.00000 00048	.00 00 00 55	.00000 00197	.00 00 00 95	.00000 00346	.00 00 00 D5	.00000 00495
.00 00 00 16	.00000 00051	.00 00 00 56	.00000 00200	.00 00 00 96	.00000 00349	.00 00 00 D6	.00000 00498
.00 00 00 17	.00000 00053	.00 00 00 57	.00000 00202	.00 00 00 97	.00000 00351	.00 00 00 D7	.00000 00500
.00 00 00 18	.00000 00055	.00 00 00 58	.00000 00204	.00 00 00 98	.00000 00353	.00 00 00 D8	.00000 00502
.00 00 00 19	.00000 00058	.00 00 00 59	.00000 00207	.00 00 00 99	.00000 00356	.00 00 00 D9	.00000 00505
.00 00 00 1A	.00000 00060	.00 00 00 5A	.00000 00209	.00 00 00 9A	.00000 00358	.00 00 00 DA	.00000 00507
.00 00 00 1B	.00000 00062	.00 00 00 5B	.00000 00211	.00 00 00 9B	.00000 00360	.00 00 00 DB	.00000 00509
.00 00 00 IC	.00000 00065	.00 00 00 5C	.00000 00214	.00 00 00 9C	.00000 00363	.00 00 00 DC	.00000 00512
.00 00 00 1D	.00000 00067	.00 00 00 5D	.00000 00216	.00 00 00 9D	.00000 00365	.00 00 00 DD	.00000 00514
.00 00 00 1E	.00000 00069	.00 00 00 5E	.00000 00218	.00 00 00 9E	.00000 00367	.00 00 00 DE	.00000 00516
.00 00 00 1F	.00000 00072	.00 00 00 5F	.00000 00221	.00 00 00 9F	.00000 00370	.00 00 00 DF	.00000 00519
.00 00 00 20	.00000 00074	.00 00 00 60	.00000 00223	.00 00 00 A0	.00000 00372	.00 00 00 E0	.00000 00521
.00 00 00 21	.00000 00076	.00 00 00 61	.00000 00225	.00 00 00 A1	.00000 00374	.00 00 00 E1	.00000 00523
.00 00 00 22	.00000 00079	.00 00 00 62	.00000 00228	.00 00 00 A2	.00000 00377	.00 00 00 E2	.00000 00526
.00 00 00 23	.00000 00081	.00 00 00 63	.00000 00230	.00 00 00 A3	.00000 00379	.00 00 00 E3	.00000 00528
.00 00 00 24	.00000 00083	.00 00 00 64	.00000 00232	.00 00 00 A4	.00000 00381	.00 00 00 E4	.00000 00530
.00 00 00 25	.00000 00086	.00 00 00 65	.00000 00235	.00 00 00 A5	.00000 00384	.00 00 00 E5	.00000 00533
.00 00 00 26	.00000 00088	.00 00 00 66	.00000 00237	.00 00 00 A6	.00000 00386	.00 00 00 E6	.00000 00535
.00 00 00 27	.00000 00090	.00 00 00 67	.00000 00239	.00 00 00 A7	.00000 00388	.00 00 00 E7	.00000 00537
.00 00 00 28	.00000 00093	.00 00 00 68	.00000 00242	.00 00 00 A8	.00000 00391	.00 00 00 E8	.00000 00540
.00 00 00 29	.00000 00095	.00 00 00 69	.00000 00244	.00 00 00 A9	.00000 00393	.00 00 00 E9	.00000 00542
.00 00 00 2A	.00000 00097	.00 00 00 6A	.00000 00246	.00 00 00 AA	.00000 00395	.00 00 00 EA	.00000 00544
.00 00 00 2B	.00000 00100	.00 00 00 6B	.00000 00249	.00 00 00 AB	.00000 00398	.00 00 00 EB	.00000 00547
.00 00 00 2C	.00000 00102	.00 00 00 6C	.00000 00251	.00 00 00 AC	.00000 00400	.00 00 00 EC	.00000 00549
.00 00 00 2D	.00000 00104	.00 00 00 6D	.00000 00253	.00 00 00 AD	.00000 00402	.00 00 00 ED	.00000 00551
.00 00 00 2E	.00000 00107	.00 00 00 6E	.00000 00256	.00 00 00 AE	.00000 00405	.00 00 00 EE	.00000 00554
.00 00 00 2F	.00000 00109	.00 00 06 6F	.00000 00258	.00 00 00 AF	.00000 00407	.00 00 00 EF	.00000 00556
.00 00 00 30	.00000 00111	.00 00 00 70	.00000 00260	.00 00 00 во	.00000 00409	.00 00 00 F0	.00000 00558
.00 00 00 31	.00000 00114	.00 00 00 71	.00000 00263	.00 00 00 B1	.00000 00412	.00 00 00 F1	.00000 00561
.00 00 00 32	.00000 00116	.00 00 00 72	.00000 00265	.00 00 00 B2	.00000 00414	.00 00 00 F2	.00000 00563
.00 00 00 33	.00000 00118	.00 00 00 73	.00000 00267	.00 00 00 B3	.00000 00416	.00 00 00 F3	.00000 00565
.00 00 00 34	.00000 00121	.00 00 00 74	.00000 00270	.00 00 00 B4	.00000 00419	.00 00 00 F4	.00000 00568
.00 00 00 35	.00000 00123	.00 00 00 75	.00000 00272	.00 00 00 B5	.00000 00421	.00 00 00 F5	.00000 00570
.00 00 00 36	.00000 00125	.00 00 00 76	.00000 00274	.00 00 00 B6	.00000 00423	.00 00 00 F6	.00000 00570
.00 00 00 37	.00000 00128	.00 00 00 77	.00000 00277	.00 00 00 B7	.00000 00426	.00 00 00 F7	.00000 00575
.00 00 00 38	.00000 00130	.00 00 00 78	.00000 00279	.00 00 00 B8	.00000 00428	.00 00 00 F8	.00000 00577
.00 00 00 39	.00000 00132	.00 00 00 79	.00000 00281	.00 00 00 B9	.00000 00420	.00 00 00 F9	.00000 00579
.00 00 00 3A	.00000 00135	.00 00 00 7A	.00000 00284	.00 00 00 BA	.00000 00433	.00 00 00 FA	.00000 00582
.00 00 00 3B	.00000 00137	.00 00 00 7B	.00000 00286	.00 00 00 BB	.00000 00435	.00 00 00 FB	.00000 00584
.00 00 00 3C	.00000 00139	.00 00 00 7C	.00000 00288	.00 00 00 BC	.00000 00437	.00 00 00 FC	.00000 00586
.00 00 00 3D	.00000 00142	.00 00 00 7D	.00000 00291	.00 00 00 BD	.00000 00437	.00 00 00 FD	.00000 00589
.00 00 00 3E	.00000 00144	.00 00 00 7E	.00000 00293	.00 00 00 BE	.00000 00442	.00 00 00 FE	.00000 00591
.00 00 00 3F	.00000 00146	.00 00 00 7F	.00000 00295	.00 00 00 BF	.00000 00444	.00 00 00 FF	.00000 00571
					.30000 00777	.00 00 00 11	.50000 00575

MATHEMATICAL CONSTANTS

<u>2ⁿ n</u>	2 ⁻ⁿ	Constant Decimal Value	Hexadecimal Value
1 0	1.0	π 3.14159 26535 89793	3.243F 6A89
	0.5 0.25	π-1 0.31830 98861 83790	0.517C C1B7
	0.125	$\sqrt{\pi}$ 1.77245 38509 05516	1.C5BF 891C
16 4	0.062 5	Inπ 1.14472 98858 49400	1.250D 048F
32 5	0.031 25	e 2.71828 18284 59045	2.87E1 5163
64 6 128 7	0.015 625 0.007 812 5	e ⁻¹ 0.36787 94411 71442	0.5E2D 58D9
		√e 1.64872 12707 00128	1.A612 98E2
256 8 512 9		log ₁₀ e 0.43429 44819 03252	0.6F2D EC55
	0.000 976 562 5	log ₂ e 1.44269 50408 88963	1.7154 7653
2 048 11	0.000 488 281 25	Y 0.57721 56649 01533	0.93C4 67E4
4 096 12 8 192 13	0.000 244 140 625 0.000 122 070 312 5	InY -0.54953 93129 81645	-0.8CAE 9BC1
16 384 14	0.000 061 035 156 25	$\sqrt{2}$ 1.41421 35623 73095	1.6A09 E668
32 768 15	0.000 030 517 578 125	In 2 0.69314 71805 59945	0.B172 17F8
		log ₁₀ 2 0.30102 99956 63981	0.4D10 4D42
	0.000 007 629 394 531 25 0.000 003 814 697 265 625	√10 3.16227 76601 68379	3.298B 075C
	0.000 001 907 348 632 812 5	In 10 2.30258 40929 94046	2.4D76 3777
1 048 576 20	0.000 000 953 674 316 406 25		
	0.000 000 476 837 158 203 125		
	0.000 000 238 418 579 101 562 5 0.000 000 119 209 289 550 781 25		
14 777 214 24	0,000 000 059 604 644 775 390 625		
33 554 432 25	0.000 000 029 802 322 387 695 312 5		
	0.000 000 014 901 161 193 847 656 25 0.000 000 007 450 580 596 923 828 125		
268 435 456 28 536 870 912 29	0.000 000 003 725 290 298 461 914 062 5 0.000 000 001 862 645 149 230 957 031 25		
1 073 741 824 30	0.000 000 000 931 322 574 615 478 515 625	£	
2 14/ 483 648 31	0.000 000 000 465 661 287 307 739 257 812	3	
	0.000 000 000 232 830 643 653 869 628 906 0.000 000 000 116 415 321 826 934 814 453		
17 179 869 184 34	0.000 000 000 058 207 660 913 467 407 226	562 5	
34 359 738 368 35	0.000 000 000 029 103 830 456 733 703 613	281 25	
	0.000 000 000 014 551 915 228 366 851 806		
	0.000 000 000 007 275 957 614 183 425 903 0.000 000 000 003 637 978 807 091 712 951		
	0.000 000 000 001 818 989 403 545 856 475		
1 099 511 627 776 40	0.000 000 000 000 909 494 701 772 928 237	915 039 062 5	
2 199 023 255 552 41	0.000 000 000 000 454 747 350 886 464 118 0.000 000 000 000 227 373 675 443 232 059	957 519 531 25	
	0.000 000 000 000 227 373 675 443 232 039 0.000 000 000 000 113 686 837 721 616 029		
17 592 186 044 416 - 44	0.000 000 000 000 056 843 418 860 808 014	869 689 941 406 25	
35 184 372 088 832 45	0.000 000 000 000 028 421 709 430 404 007	434 844 970 703 125	
	0.000 000 000 000 014 210 854 715 202 003 0.000 000 000 000 007 105 427 357 601 001		
201 4/4 Y/0 /1U 636 48	0.000 000 000 000 003 552 713 678 800 500	727 333 021 337 890 023	

APPENDIX B. ANSI CHARACTER SET

ANSI Hex Code	Character	Гeletype Key	Teletype/ Printer Graphic	Hollerith Card Code	ANSI Hex Code	Character	Teletype Key	Teletype/ Printer Graphic	Hollerith Card Code
00	NUL	$\mathbf{P^{cs}}$		12-0-9-8-1	20	Blank	Space		
01	SOH or DEL	A ^C		12-9-1			Bar		
02	STX	$\mathbf{B}^{\mathbf{c}}$		12-9-2	21	!	18	!	12-8-7
03	ETX	$\mathbf{C}^{\mathbf{c}}$		12-9-3	22	11	$2^{\mathbf{s}}$	11	8-7
04	EOT	$\mathbf{D}_{\mathbf{C}}$		9-7	23	#	3 s	#	8-3
05	ENQ	$\mathbf{E}^{\mathbf{c}}$		0-9-8-5	24	\$	₄ s	\$	11-8-3
06	ACK	$\mathbf{F}^{\mathbf{C}}$		0-9-8-6	25	%	$5^{\mathbf{S}}$	%	0-8-4
07	\mathbf{BEL}	$\mathbf{G}^{\mathbf{c}}$		0-9-8-7	26	&	$6^{\mathbf{S}}$	&	12
08	BS	$\mathbf{H}^{\mathbf{c}}$		11-9-6	27	*	7 ⁸	1	8-5
09	нт	$\mathbf{I}^{\mathbf{c}}$		12-9-5	28	($8^{\mathbf{S}}$	(12-8-5
0A	LF	Line Feed		0-9-5	29)	9 s)	11-8-5
0B	VT	$K^{\mathbf{c}}$		12-9-8-3	2A	*	;s	*	11-8-4
0 C	FF	$\mathbf{L}^{\mathbf{c}}$		12-9-8-4	2B	+	;s	+	12-8-6
0D	CR	Return		12-9-8-5	2C	•	,	•	0-8-3
0E	so	$N^{\mathbf{c}}$		12-9-8-6	2D	-	-	-	11
$0\mathbf{F}$	SI	$O^{\mathbf{c}}$		12-9-8-7	2E	•	•	•	12-8-3
10	DLE	$\mathbf{P}^{\mathbf{c}}$		12-11-9-8-1	2 F	/	/	/	0-1
11	DC1	$\mathbf{Q}^{\mathbf{c}}$		11-9-1	30	0	0	0	0
12	DC2	$\mathbf{R}^{\mathbf{c}}$		11-9-2	31	1	1	1	1
13	DC3	$\mathbf{s}^{\mathbf{c}}$		11-9-3	32	2	2	2	2
14	DC4	$\mathbf{T}^{\mathbf{C}}$		9-8-4	33	3	3	3	3
15	NAK	$^{\Pi_{\mathbf{c}}}$		9-8-5	34	4	4	4	4
16	SYN	$\mathbf{v}^{\mathbf{c}}$		9-2	35	5	5	5	5
17	ETB	$\mathbf{w^c}$		0-9-6	36	6	6	6	6
18	CAN	$\mathbf{x}^{\mathbf{c}}$		11-9-8	37	7	7	7	7
19	EM	$\mathbf{Y}^{\mathbf{c}}$		11-9-8-1	38	8	8	8	8
1A	SUB	$\mathbf{z}^{\mathbf{c}}$		9-8-7	39	9	9	9	9
1B	ESC	Kcs		0-9-7	3A	:	:	:	8-2
1C	FS	$_{ m L^{cs}}$		11-9-8-4	3B	;	;	;	11-8-6
1D	GS	M^{CS}		11-9-8-5	3C	<	,s	<	12-8-4
1E	RS	N^{cs}		11-9-8-6	3D	=	_S	=	8-6
1F	US	Ocs		11-9-8-7	3E	>	, s	>	0-8-6
					3F	?	/ ^S	?	0-8-7

ANSI Hex Code	Character	Teletype Key	Teletype/ Printer Graphic	Hollerith Card Code	ANSI Hex Code	Character	Teletype Key	Teletype/ Printer Graphic	Hollerith Card Code
40	0	Ps	0	8-4	60	or¢		0	8-1
41	Α	Α	Α	12-1	61	a		Α	12-0-1
42	В	В	В	12-2	62	b		В	12-0-2
43	С	С	C	12-3	63	c		C	12-0-3
44	D	D	D	12-4	64	d		D	12-0-4
45	E	E	E	12-5	65	е		E	12-0-5
46	F	F	F	12-6	66	f		F	12-0-6
47	G	G	G	12-7	67	g		G	12-0-7
48	Н	Н	Н	12-8	68	h		H	12-0-8
49	I	I	I	12-9	69	i		I	12-0-9
4A	J	J	J	11-1	6A	j		J	12-11-1
4B	K	K	K	11-2	6B	k		K	12-11-2
4C	L	${f L}$	L	11-3	6C	1		${f L}$	12-11 -3
4D	M	M	\mathbf{M}	11-4	6D	m		M	12-11-4
4E	N	N	N	11-5	6E	n		N	12-11-5
4F	0	О	О	11-6	6F	o		О	12-11-6
50	P	P	P	11-7	70	p		P	12-11-7
51	Q	Q	Q	11-8	71	q		Q	12-11-8
52	R	R	R	11-9	72	r		R	12-11-9
53	S	S	S	0-2	73	s		S	11-0-2
54	T	T	T	0-3	74	t		T	11-0-3
55	U	U	U	0-4	75	u		U	11-0-4
56	V	V	v	0-5	76	v		V	11-0-5
57	w	W	W	0-6	77	w		W	11-0-6
58	X	X	X	0-7	78	x		X	11-0-7
59	Y	Y	Y	0-8	79	y		Y	11-0-8
5A	${f z}$	${f z}$	\mathbf{z}	0-9	7A	\mathbf{z}		Z	11-0-9
5B	l	Ks	E .	12-8-2	7B	{			12-0
5C	\	$\mathbf{L}^{\mathbf{S}}$	\	0-8-2	7C				12-11
5D]	$M^{\mathbf{S}}$]	11-8-2	7D	}			11-0
5 E	t	Ns	•	11-8-7	7E	or ·	~		11-0-1
$5\mathbf{F}$	-	$\mathbf{o}^{\mathbf{s}}$	-	0-8-5	7F	RUBOUT	ľ		12-9-7

APPENDIX C. OPERATION CODE ASSIGNMENTS

		-	I	Γ	ĭ	1		LEAST	SIGNI	FICAN'	T DIGI'	r I			Т	ï	
_	Hex	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
	0				TRB				TRBR				TRBS				STRB
	1	-	Т	 'B 	>	~	T.	 BR 	-	—	T	 BS 	-	—	S'	 ТВ 	-
	2	SLL	SLLD	SLR	SLRD	SUN	SUND	FRB	FRBD	SAL	SALD	SAR	SARD	SCL	SCLD	SCR	SCRD
	3	AW	sw	STW	LW	ANDW	ORW	EORW	CW	ISW		MW	DW	LWD		MD	DD
	4	AM	SM	xw	ILW	ANDM	ORM	EORM		AF	AFA	STF	DFP	LF	LFA	CF	CFA
	5	AD	SD	STD	LD				CD	SF	SFA	STFI	IFP	LFI	LFAI	CFI	CFAI
MOST SIGNIFICANT DIGIT	6	AIM	SIM	STIM		CAIM			CIM	ISF	ISFA	STIF				CIF	
ICANT	7	AI	SUBI		LI	ANDI	ORI	EORI	CI	ISI		MI	DI	MOVI	MOVD		
SIGNIF	8	BRCR	BRCS	BIR	BDR	BCR	BCS	BAL	BAC								EXEC
MOST	9	IOFF	ION		PAUS	PPS	POPS	STCR	LCR	XPS	LPS	IOC		LMS	LM	STMS	LAA
	A									STG	LG	STPS		LAS	LCI	STSR	LVA
	В	FAL	FSL	FML	FDL	FAS	FSS	FMS	FDS	FISL	FISS	FIDL	FIDS				
	С							(HOBA	L PINS							-
	D	—							LOCAI	ı PINS							-
	E	~							LOCAI	. PINS							
	F	-							LOCAI	L PINS							—

APPENDIX D. BASIC OPERATION CODES- NUMERIC LISTING

Code	Mnemonic	Instruction Name	Туре	Page
00				
01				
02				
03	TRB	Test Register Designated Bit	Register Designated Bit	30
04		•		
05				
06			_	
07	TRBR	Test Register Designated Bit and Reset	Register Designated Bit	30
08				
09				
0A				
0B	\mathtt{TRBS}	Test Register Designated Bit and Set	Register Designated Bit	30
0C				
0D				
0E		Cl. D. tot. Dept. marks 1 Dtt	Deviates Designated Dit	20
$\mathbf{0F}$	STRB	Store Register Designated Bit	Register Designated Bit	30
10-13	$^{\mathrm{TB}}_{}$	Test Bit	Test Bit	28
14-17	TBR	Test Bit and Reset	Test Bit	28
18-1B	TBS	Test Bit and Set	Test Bit	28
1C-1F	STB	Store Bit	Test Bit	29
20	SLL	Shift Logical Left	Shift Shift	23
21	SLLD	Shift Logical Left Double	Shift	24
22	SLR	Shift Logical Right		24
23	SLRD	Shift Logical Right Double	Shift	$\begin{array}{c} 24 \\ 25 \end{array}$
24	SUN	Shift Until Normalized	Shift	
25	SUND	Shift Until Normalized Double	Shift Register Degistrated Bit	25 30
26	FRB	Find and Reset Bit	Register Designated Bit	30 30
27	FRBD	Find and Reset Bit Double	Register Designated Bit Shift	30 22
28	SAL	Shift Arithmetic Left	Shift	22 22
29	SALD	Shift Arithmetic Left Double	Shift	23
2A	SAR	Shift Arithmetic Right	Shift	23 23
2B	SARD	Shift Arithmetic Right Double	Shift	$\frac{23}{24}$
2C	SCL	Shift Circular Left	Shift	$\frac{24}{24}$
2D	SCLD	Shift Circular Left Double Shift Circular Right	Shift	$\frac{24}{24}$
2E	$rac{ ext{SCR}}{ ext{SCRD}}$	Shift Circular Right Double	Shift	24
2F	AW	Add Word	Word	15
$\begin{array}{c} 30 \\ 31 \end{array}$	SW	Subtract Word	Word	15
31 32	STW	Store Word	Word	15
33	LW	Load Word	Word	15
34	ANDW	AND Word	Word	15
35	ORW	OR Word	Word	16
36	EORW	Exclusive OR Word	Word	16
37	CW	Compare Word	Word	16
38	ISW	Inverse Subtract Word	Word	15
39				
3A	MW	Multiply Word	Word	15
3B	DW	Divide Word	Word	15
3C	LWD	Load Word Doubled	Word	16
3D				
3E	MD	Multiply Doubleword	Doubleword	17
3F	DD	Divide Doubleword	Doubleword	18
40	AM	Add to Memory	Memory	18
41	SM	Subtract from Memory	Memory	18
42	XW	Exchange Word	Word	16
43	ILW	Increment and Load Word	Memory	19

Code	Mnemonic	Instruction Name	Туре	Page
44	ANDM	AND to Memory	Memory	19
45	ORM	OR to Memory	Memory	19 19
46	EORM	Exclusive OR to Memory	Memory	19
47			niemory	10
48	\mathbf{AF}	Add Field Logical	Field	34
49	AFA	Add Field Arithmetic	Field	34
4A	STF	Store Field	Field	32
4B	\mathbf{DFP}	Decrement Field Pointer	Field	32
4C	LF	Load Field Logical	Field	32
4D	LFA	Load Field Arithmetic	Field	32
4E	CF CFA	Compare Field Logical	Field	33
4F 50	AD	Compare Field Arithmetic Add Doubleword	Field Doubleword	33
50 51	SD	Subtract Doubleword	Doubleword	17 17
52	STD	Store Doubleword	Doubleword	39
53	LD	Load Doubleword	Doubleword	16
54				10
55				
56				
57	CD	Compare Doubleword	Doubleword	18
58	SF	Subtract Field Logical	Field	34
59	SFA	Subtract Field Arithmetic	Field	34
5A	STFI	Store Field after Increment	Field	33
5B 5C	IFP LFI	Increment Field Pointer Load Field Logical after Increment	Field Field	32
5D	LFAI	Load Field Arithmetic after Increment	Field	$\begin{array}{c} 32 \\ 32 \end{array}$
5E	CFI	Compare Field Logical after Increment	Field	32 33
5 F	CFAI	Compare Field Arithmetic after Increment	Field	33
60	AIM	Add Immediate to Memory	Memory	20
61	SIM	Subtract Immediate from Memory	Memory	20
62	STIM	Store Immediate to Memory	Memory	20
63				
64	CAIM	Complement and Add Immediate to Memory	Memory	19
65				
66 67	CIM	Company Immediate with Memowy	Mamany	20
68	ISF	Compare Immediate with Memory Inverse Subtract Field Logical	Memory Field	$\frac{20}{34}$
69	ISFA	Inverse Subtract Field Arithmetic	Field	34 34
6A	STIF	Store Immediate to Field	Field	33
6B				33
6C				
6D				
$\mathbf{6E}$	CIF	Compare Immediate to Field	Field	33
6 F				
70	AI	Add Immediate	Immediate	21
71 72	SUBI	Subtract Immediate	Immediate	21
73	LI	Load Immediate	Immediate	21
74	ANDI	AND Immediate	Immediate	21
75	ORI	OR Immediate	Immediate	21
76	EORI	Exclusive OR Immediate	Immediate	21
77	CI	Compare Immediate	Immediate	22
7 8	ISI	Inverse Subtract Immediate	Immediate	22
79				
7A	MI	Multiply Immediate	Immediate	21
7B	DI	Divide Immediate	Immediate	21
7C 7D	MOVI MOVD	Move with Incrementing Pointer Move with Decrementing Pointer	Unprivileged Control Unprivileged Control	36 36
7D 7E	MOAD	Move with Decrementing Lounter	oubitanesed control	36
7E 7F				
80	BRCR	Branch on Register Conditions Reset	Branch	27
81	BRCS	Branch on Register Conditions Set	Branch	25
82	BIR	Branch on Incrementing Register	Branch	28
83	BDR	Branch on Decrementing Register	Branch	28
84	BCR	Branch on Conditions Reset	Branch	27
85	BCS	Branch on Conditions Set	Branch	25

Code	Mnemonic	Instruction Name	Туре	Page
86	BAL	Branch and Link	Branch	25
87	BAC	Branch on Arithmetic Conditions	Branch	25
88				
89				
8A				
8B				
8 C				
8D				
8E		Describe	Unprivileged Control	35
8 F	EXEC	Execute System Interrupts OFF	Privileged Control	38
90	IOFF	System Interrupts OF F	Privileged Control	38
91	ION	System mierrupts ON	Tivilogoa comitor	50
92 93	PAUS	Pause	Privileged Control	38
93 94	PPS	Push Program Status	Privileged Control	39
9 4 95	POPS	Pop Program Status	Privileged Control	39
96	STCR	Store Control Register	Privileged Control	39
97	LCR	Load Control Register	Privileged Control	39
98	XPS	Exchange Program Status	Privileged Control	37
99	LPS	Load Program Status	Privileged Control	37
9A	IOC	Input/Output Control	Input/Output	49
9B	100			
9C	LMS	Load Map Status	Privileged Control	38
9D	LM	Load Map Segment	Privileged Control	38
9E	STMS	Store Map Status	Privileged Control	38
9F	LAA	Load Actual Address	Privileged Control	39
A0				
A1				
A2				
A3				
A4				
A5				
A6				
A7			Ilmmuissile and Control	2.5
A 8	STG	Store Register Group	Unprivileged Control Unprivileged Control	35 35
A9	LG	Load Register Group	Unprivileged Control	34
AA	STPS	Store Program Status	Onprivileged Control	34
AB		T -1 1 G-4	Unprivileged Control	35
AC	LAS	Load and Set	Unprivileged Control	34
AD	LCI	Load Condition Indicators Store Switch Register	Unprivileged Control	36
AE	STSR	Load Virtual Address	Unprivileged Control	36
AF	$f LVA \ FAL$	Floating Add Long	Floating Point	43
B0	FSL	Floating Subtract Long	Floating Point	44
B1 B2	FML	Floating Multiply Long	Floating Point	44
B2 B3	FDL	Floating Divide Long	Floating Point	44
B4	FAS	Floating Add Short	Floating Point	43
B5	FSS	Floating Subtract Short	Floating Point	44
B6	FMS	Floating Multiply Short	Floating Point	44
B7	FDS	Floating Divide Short	Floating Point	44
B8	FISL	Floating Inverse Subtract Long	Floating Point	44
B9	FISS	Floating Inverse Subtract Short	Floating Point	44
BA	FIDL	Floating Inverse Divide Long	Floating Point	45
BB	FIDS	Floating Inverse Divide Short	Floating Point	45
BC		-		
BD				
$^{-}$ BE				
$_{ m BF}$				4.0
C0-C				40
D0- F	F Local Pins			40

APPENDIX E. INSTRUCTION MNEMONICS - ALPHABETIC LISTING

Mnemonic	Code-R field	Instruction Name	Type	Page
AD	50	Add Doubleword	Doubleword	17
AF	48	Add Field Logical	Field	34
AFA	49	Add Field Arithmetic	Field	34
AI	70	Add Immediate	Immediate	21
AIM	60	Add Immediate to Memory	Memory	20
AM	40	Add to Memory	Memory	18
ANDI	74	AND Immediate	Immediate	21
ANDM	44	AND to Memory	Memory	19
ANDW	34	AND Word	Word	15
AW	30	Add Word	Word	15
BAC	87	Branch on Arithmetic Conditions	Branch	25
В	87-0	→	Branch	25
BNO	87-1		Branch	25
BNC	87-2	!	Branch	25
BNCO	87-3	Extended BAC	Branch	25
NOP	87-4	1	Branch	25
BOV	87-5		Branch	25
BCRY	87-6		Branch	25
BCO	87-7	•	Branch	25
BAL	86	Branch and Link	Branch	25
BCR	84	Branch on Conditions Reset	Branch	27
_	84-0	†	Branch	-,
\mathbf{BGE}	8 4-1		Branch	2 7
$_{ m BLE}$	84-2	i	Branch	27
BE	84-3	Extended BCR	Branch	27
BNMO, BBR	8 4-4	Extended BCR	Branch	27
	84-5	i	Branch	
_	84-6		Branch	
	84-7	↓	Branch	
BCS	85	Branch on Conditions Set	Branch	25
_	85-0	†	Branch	
$_{ m BL}$	85-1		Branch	27
BG	85-2		Branch	27
BNE	85-3	Extended BCS	Branch	27
BMO, BBS	85-4	•	Branch	27
	85-5		Branch	
-	85-6		Branch	
	85-7	↓	Branch	
BDR	83	Branch on Decrementing Register	Branch	28
BIR	82	Branch on Incrementing Register	Branch	28
BRCR	80	Branch on Register Conditions Reset	Branch	27
_	80-0	A	Branch	
BRGE	80-1		Branch	28
BRLE	80-2		Branch	28
BRE	80-3	Extended BRCR	Branch	28
BREV	80-4	1	Branch	28
	80-5		Branch	
	80-6	1	Branch	
_	80-7	↓	Branch	
BRCS	81	Branch on Register Conditions Set	Branch	27
_	81-0	<u> </u>	Branch	
BRL	81-1	i	Branch	27
BRG	81-2	Extended BRCS	Branch	27
BRNE	8 1- 3	1	Branch	27
BROD	81-4	♦	Branch	2 7

Mnemonic	Code-R field	Instruction Name	Type	Page
	81-5	A	Branch	
	81-6	Extended BRCS cont.	Branch	
	81-7	▼	Branch	
CAIM	64	Complement and Add Immediate to Mer	mory Memory	19
CAIM CD	57	Compare Doubleword	Doubleword	18
CF CF	4E	Compare Field Logical	Field	33
CFA	4F	Compare Field Arithmetic	Field	3 3
CFAI	5F	Compare Field Arithmetic after Incren		33
CFI	5E	Compare Field Logical after Incremen		33
CI	77	Compare Immediate	Immediate	22
CIF	6E	Compare Immediate to Field	Field	33
CIM	67	Compare Immediate with Memory	Memory	20
CW	37	Compare Word	Word	16
DD	3F	Divide Doubleword	Doubleword	18
DFP	4B	Decrement Field Pointer	Field	32
DI	7 B	Divide Immediate	Immediate	21
DW	3B	Divide Word	Word	15
EORI	76	Exclusive OR Immediate	Immediate	21
EORM	46	Exclusive OR to Memory	Memory	19
EORW	36	Exclusive OR Word	Word	16
EXEC	8F	Execute	Unprivileged Control	35
\mathtt{FAL}	$\mathbf{B0}$	Floating Add Long	Floating Point	43
FAS	B4	Floating Add Short	Floating Point	43
${f FDL}$	B3	Floating Divide Long	Floating Point	44
FDS	B 7	Floating Divide Short	Floating Point	44
\mathbf{FIDL}	$\mathbf{B}\mathbf{A}$	Floating Inverse Divide Long	Floating Point	45
FIDS	${f BB}$	Floating Inverse Divide Short	Floating Point	45
FISL	$\mathbf{B}8$	Floating Inverse Subtract Long	Floating Point	44
FISS	В9	Floating Inverse Subtract Short	Floating Point	44
\mathbf{FML}	$\mathbf{B2}$	Floating Muptiply Long	Floating Point	44
FMS	$\mathbf{B}6$	Floating Multiply Short	Floating Point	44
FRB	26	Find and Reset Bit	Register-Designated Bit	
FRBD	27	Find and Reset Bit Double	Register-Designated Bit	
FSL	B1	Floating Subtract Long	Floating Point	44 44
FSS	B 5	Floating Subtract Short Floating Point		
\mathbf{IFP}	5B	Increment Field Pointer	Field	32
ILW	43	Increment and Load Word	Memory	19
IOC	9A	Input/Output Control	Input/Output	40,49
IOFF	90	System Interrupt OFF	Privileged Control	38
ION	91	System Imterrupts ON	Privileged Control	38
ISF	6 8	Inverse Subtract Field Logical	Field	34
ISFA	69	Inverse Subtract Field Arithmetic	Field	34
ISI	7 8	Inverse Subtract Immediate Inverse Subtract Word	Immediate Word	$\begin{array}{c} 22 \\ 15 \end{array}$
ISW	38	mverse subtract word		
LAA	9F	Load Actual Address	Privileged Control	39
LAS	\mathbf{AC}	Load and Set	Unpriveleged Control	35
LCI	$\mathbf{A}\mathbf{D}$	Load Condition Indicators	Unprivileged Control	34
LCR	97	Load Control Register	Privileged Control	39
LD	53	Load Doubleword	Doubleword	16
\mathbf{LF}	4C	Load Field Logical	Field	32
\mathbf{LFA}	4 D	Load Field Arithmetic	Field	32
\mathbf{LFAI}	5D	Load Field Arithmetic after Incremen		32
\mathbf{LFI}	5C	Load Field Logical after Increment	Field	32
LG	A9	Load Register Group	Unprivileged Control	35
LI	73	Load Immediate Immediate		21
$\mathbf{L}\mathbf{M}$	9D	Load Map Segment	Privileged Control	38
LMS	9C	Load Map Status	Privileged Control	38
LPS	99	Load Program Status	Privileged Control	37
LVA	AF	Load Virtual Address	Unprivileged Control	36
LW	33	Load Word	Word	15

Mnemonic	Cø de	Instruction Name	Type	Page
LWD	3 C	Load Word Doubled	Word	16
MD	3E	Multiply Doubleword	Doubleword	17
MI	7A	Multiple Immediate	Immediate	21
MOVD	7D	Move with Decrementing Pointer	Unprivileged Control	36
MOVI	7C	Move with Incrementing Pointer	Unprivileged Control	
MW MW	3A	Multiply Word	Word	36
IVI VV	JA	Multiply Word	Word	15
ORI	75	OR Immediate	Immediate	21
ORM	45	OR to Memory	Memory	19
ORW	35	OR Word	Word	16
PAUS	93	Pause	Privileged Control	38
PIN	C0-FF	Programmed Instruction	Unprivileged Control	40
POPS	95	Pop Program Status	Privileged Control	39
PPS	94	Push Program Status	Privileged Control	39
			_	
SAL	28	Shift Arithmetic Left	Shift	22
\mathbf{SALD}	29	Shift Arithmetic Left Double	Shift	22
SAR	2A	Shift Arithmetic Right	Shift	23
\mathbf{SARD}	$2\mathrm{B}$	Shift Arithmetic Right Double	Shift	23
SCL	2C	Shift Circular Left	Shift	24
SCLD	2D	Shift Circular Left Double	Shift	24
SCR	2E	Shift Circular Right	Shift	24
SCRD	$2\mathbf{F}$	Shift Circular Right Double	Shift	24
SD	51	Subtract Doubleword	Doubleword	17
\mathbf{SF}	58	Subtract Field Logical	Field	34
SFA	59	Subtract Field Arithmetic	Field	34
SIM	61	Subtract Immediate from Memory	Memory	20
SLL	20	Shift Logical Left	Shift	23
SLLD	21	Shift Logical Left Double	Shift	24
SLR	22	Shift Logical Right	Shift	24
\mathbf{SLRD}	23	Shift Logical Right Double	Shift	24
\mathbf{SM}	41	Subtract from Memory	Memory	18
STB	1C	Store Bit	Test Bit	29
STCR	96	Store Control Register	Privileged Control	29
STD	52	Store Doubleword	Doubleword	39
\mathtt{STF}	4 A	Store Field	Field	32
STFI	5A	Store Field after Increment	Field	33
\mathbf{STG}	A 8	Store Register Group	Unprivileged Control	35
STIF	6A	Store Immediate to Field	Field	33
STIM	62	Store Immediate to Memory	Memory	20
STMS	9E	Store Map Status	Privileged Control	38
STPS	AA	Store Program Status	Unprivileged Control	34
STRB	$\mathbf{0F}$	Store Register-Designated Bit	Register-Designated Bit	30
STSR	\mathbf{AE}	Store Switch Register	Unprivileged Control	36
STW	32	Store Word	Word	15
SUBI	71	Subtract Immediate	Immediate	21
SUN	24	Shift until Normalized	Shift	25
SUND	25	Shift until Normalized Double	Shift	25
SW	31	Subtract Word	Word	15
тв	14	Test Bit	Test Bit	28
TBR	16	Test Bit and Reset	Test Bit	28
TBS	18	Test Bit and Set	Test Bit	28
TRB	03	Test Register-Designated Bit	Register-Designated Bit	30
TRBR	03 07	Test Register-Designated Bit and Reset	Register-Designated Bit	30
TRBS	0B	Test Register-Designated Bit and Set	Register-Designated Bit	30
INDO	VD	Tobi Rogistor Designated Dit and Set	Register Designated Dit	50
XPS	98	Exchange Program Status	Privileged Control	3 7
XW	42	Exchange Word	Word	16
		-		

APPENDIX F. INSTRUCTION TIMING

This appendix shows the timing (in microseconds) for executing individual TENET 210 computer instructions. All of the times are based on the assumption that whenever the CPU requests a service cycle from a particular memory bank, it never has to wait for such service due to other devices (such as IOPs) that may be currently accessing that memory bank.

Execution times depend not only on the nature of the specific instructions, but also on the configuration of memory banks.

The Basic Instruction Timing Table assumes complete memory overlap, no indexing, no indirect addressing,

and no mapping. The instruction time for the basic instruction should be increased according to the following conditions:

Each map reference	.2 µs
Indexing	.4 µs
Indirect from register	.2 µs
Indirect from memory	.8 µs
Operand and instruction in the same memory bank (no memory overlap)	.4 µs


BASIC INSTRUCTION TIMING

Instruction	Direct from Register	Direct from Memory	Comments
WORD			
LW	1.0	1.4	
STW	1.0	1.4	
AW	1.0	1.4	
SW	1.0	1.4	
ISW	1.0	1.4	
MW	1.6 + n * .2	2.0 + n * .2	n = number of shifts required to perform multiplication where $4 \le n \le 16$
DW	9.4	9.8	
ANDW	1.0	1.4	
ORW	1.0	1.4	
EORW	1.0	1.4	
CW	1.0	1.4	
XW	1.4	2.2	
LWD	1.0	1.4	
DOUBLEWORD			
LD	1.6	2.4	
STD	2.0	2.4	
AD	2.0	2.8	
SD	2.0	2.8	
CD	1.8	2.6	
DD	9.4	9.8	
MD	1.6 + n * .2	2.0 + n * .2	n = number of shifts required to perform multiplication where $4 \le n \le 16$
MEMORY			
AM	1.2	2.0	
SM	1.2	2.0	
ANDM	1.2	2.0	
ORM	1.2	2.0	
ILW	1.2	2.0	
EORM	1.2	2.0	
CAIM	1.2	2.0	
AIM	1.2	2.0	
SIM	1.2	2.0	
STIM	1.0	1.4	
CIM	1.0	1.4	
SHIFT			
SAL	1.6 to 3.0	NA	
SAR	1.6 to 3.0	NA	
SALD	2.0 to 4.2	NA	
SARD	2.0 to 4.2	NA	

Instruction	Direct from Register	Direct from Memory	Comments
SHIFT (Continu	ed)		
SLL	1.6 to 3.0	NA	
SLR	1.6 to 3.0	NA	
SLLD	2.0 to 4.2	NA	
SLRD	2.0 to 4.2	NA	
SCL	1.6 to 2.6	NA	
SCR	1.6 to 2.6	NA	
SCLD	2.0 to 3.4	NA	
SCRD	2.0 to 3.4	NA	
SUN	1.8 to 3.2	NA	
SUND	2.2 to 4.4	NA	
FIELD			
DFP	1.8	2.2	Decrements within word
	2.2	2.6	Decrements to next word
IFP	1.8 2.2	2.2 2.6	Increments within word Increments to next word
AFA	2.4 to 3.4 2.8 to 3.8	2.6 to 3.6 3.0 to 4.0	Pointer in register Pointer in memory
AF	2.2 to 3.2 2.6 to 3.6	2.4 to 3.4 2.8 to 3.8	Pointer in register Pointer in memory
SFA	2.4 to 3.4 2.8 to 3.8	2.6 to 3.6 3.0 to 4.0	Pointer in register Pointer in memory
SF	2. 2 to 3. 2 2. 6 to 3. 6	2.4 to 3.4 2.8 to 3.8	Pointer in register Pointer in memory
ISFA	2.4 to 3.4 2.8 to 3.8	2.6 to 3.6 3.0 to 4.0	Pointer in register Pointer in memory
ISF	2. 2 to 3. 2 2. 6 to 3. 6	2.4 to 3.4 2.8 to 3.8	Pointer in register Pointer in memory
LF	2. 2 to 3. 2 2. 6 to 3. 6	2.4 to 3.4 2.8 to 3.8	Pointer in register Pointer in memory
LFI	2.6 to 3.6 3.0 to 4.0 3.0 to 4.0 3.4 to 4.4	3. 2 to 4. 2 3. 6 to 4. 6 3. 6 to 4. 6 4. 0 to 5. 0	Pointer in register; increments within word Pointer in register; increments to next word Pointer in memory; increments within word Pointer in memory; increments to next word
LFA	2.4 to 3.4 2.8 to 3.8	2.6 to 3.6 3.0 to 4.0	Pointer in register Pointer in memory
LFAI	2.8 to 3.8 3.2 to 4.2 3.2 to 4.2 3.6 to 4.6	3.4 to 4.4 3.8 to 4.8 3.8 to 4.8 4.2 to 5.2	Pointer in register; increments within word Pointer in register; increments to next word Pointer in memory; increments within word Pointer in memory; increments to next word
STF	3.2 to 4.2	4.0 to 5.0	
STFI	3.6 to 4.6 4.0 to 5.0	4. 8 to 5. 8 5. 2 to 6. 2	Increments within word Increments to next word
STIF	3.2 to 4.2	4.0 to 5.0	
CF	2.2 to 3.2 2.6 to 3.6	2.4 to 3.4 2.8 to 3.8	Pointer in register Pointer in memory

Instruction	Direct from Register	Direct from Memory	Comments
FIELD (Continu	ıed)		
CFI	2.8 to 3.6 3.0 to 4.0 3.0 to 4.0 3.4 to 4.4	3.2 to 4.2 3.6 to 4.6 3.6 to 4.6 4.0 to 5.0	Pointer in register; increments within word Pointer in register; increments to next word Pointer in memory; increments within word Pointer in memory; increments to next word
CFA	2.4 to 3.4 2.8 to 3.8	2.6 to 3.6 3.0 to 4.0	Pointer in register Pointer in memory
CFAI	2.8 to 3.8 3.2 to 4.2 3.2 to 4.2 3.6 to 4.6	3. 4 to 4. 4 3. 8 to 4. 8 3. 8 to 4. 8 4. 2 to 5. 2	Pointer in register; increments within word Pointer in register; increments to next word Pointer in memory; increments within word Pointer in memory; increments to next word
CIF	2.2 to 3.2 2.6 to 3.6	2.4 to 3.4 2.8 to 3.8	Pointer in register Pointer in memory
PRIVILEGED C	ONTROL		
LPS	8.6 1.6	9.4 2.0	Load registers No load registers
XPS	9.4 3.0	9.8 3.4	Registers No registers
LCR	1.0	1.4	
PPS	9.4 3.0	10.2 3.8	Registers No registers
STCR	1.0	1.4	
POPS	9. 2 2. 6	9.6 3.0	Registers No registers
PAUS	NA	NA	
ION	1.0	1.0	
IOFF	1.0	1.0	
LM	8.0	8.4	
LMS	2.6	3.4	
LAA	2.2 + x	2.6 + x	x = additional time for address modification in calculating actual address
STMS	3.6	4.6	
INPUT/OUTPU	\mathbf{T}		
IOC	NA	NA	
UNPRIVILEGEI	OCONTROL		
STSR	1.0	1.4	
STPS	1.0	1.4	
LCI	1.0	1. 2	
EXEC	0.4	0.8	
LG	6.4	7. 2	
STG	7.0	7.0	
MOVI	1.4 + n * 2.8	1.4 + n * 2.8	n = number of words moved
MOVD	1.4 + n * 2.8	1.4 + n * 2.8	n = number of words moved
LAS	1.2	1. 2	
LVA	2.2 + x	2.2 + x	x = additional time for address modification in calculating virtual address

Instruction	Direct from Register	Direct from Memory	Comments
UNPRIVILEGE	ED CONTROL (Conti	nued)	
PIN	NA	2.0	
BRANCH			-
BAC	NA	0.8	Branch
	NA	1.0	No branch
BCS	NA NA	0.8 1.0	Branch No branch
BCR	NA NA	0.8 1.0	Branch No branch
BRCS	NA	1.2	
BRCR	NA	1.2	
BIR	NA	1.6	
BDR	NA	1.6	
BAL	NA	0.8	
TEST REGIST	ER DESIGNATED B	IT	
TRB	1.4	1.8	
STRB	1.4 1.4	2.0 2.4	Bit tested for is already correct state Bit tested for must be changed
TRBS	1.4 1.4	2.0 2.4	Bit tested for is already correct state Bit tested for must be changed
TRBR	1.4 1.4	2.0 2.4	Bit tested for is already correct state Bit tested for must be changed
FRB	1.8 to 8.0	2.4 to 8.6	
FRBD	1.8 to 15.4	2.4 to 15.8	
TEST BIT			
ТВ	1.4	1.8	
STB	1.4	2.0	Bit tested for is already correct state
	1.4	2.4	Bit tested for must be changed
TBS	1. 4 1. 4	2.0 2.4	Bit tested for is already correct state Bit tested for must be changed
TBR	1. 4 1. 4	2.0 2.4	Bit tested for is already correct state Bit tested for must be changed
IMMEDIATE		,	
LI	1.0	NA	
AI	1.0	NA	
SUBI	1.0	NA	
MI	1.6 + n * .2	NA	$n = number of shifts required to perform multiplication where 4 \le n \le 16$
DI	9.4	NA	
ANDI	1.0	NA	
ORI	1.0	NA	
EORI	1.0	NA	
CI	1.0	NA	
ISI	1.0	NA	



APPENDIX G. INTERVAL TIMER

The Interval Timer is an optional feature of the TENET 210 System which consists of two parts: a time out counter (TOC) and a real time clock (RTC).

The TOC is a 24-bit register (counter) into which a value is loaded and subsequently decremented every 40 system clocks. When the value of the TOC is decremented to zero, an interrupt to memory location 801 will occur. The TOC may only be loaded with an initial value and cause an interrupt when it is counted down to zero; it may not be read. If initially loaded with zero, it will count to its maximum count (2^{24}) back to zero.


The RTC is a 32-bit register (counter) which is continually incremented every 40 system clocks counting through 2^{32} and starting over again. The RTC may be read only; it may not be loaded, nor will it cause any interrupt.

For a 5 MHz system clock, there is a resolution of 8µs and a timer capacity of approximately 9.5 hours for the RTC and 2 minutes for the TOC.

The Interval Timer is addressed as an IO device and the instruction and commands which reference it are the same as for input/output. The TOC and RTC share the same device address.

INTERVAL TIMER INSTRUCTION


The Interval Timer instruction is the same as the standard IOC instruction used for all input/output operations. After indexing and/or indirect address modification, its format is:



Only bit positions 15 through 31 are used. Interval Timer Command (bits 15-23) is the command to be executed; Interval Timer Address (bits 24-31) is the address of the Interval Timer.

I/O Data Transfer Commands

SI - Start Input




SI copies the contents of the Interval Timer's RTC into CPU general register R. The condition codes will be set as follows:

> 000 Device not implemented

Command rejected. This will occur only 010 if the command was issued at exactly the same system-clock time when the RTC was being decremented - 1 chance in 40.

100 Command accepted

SO - Start Output



SO transfers the least significant 24 bits of CPU general register R into the Interval Timer's TOC. Bit 7 of register R designates the following:

- The TOC is continually decremented independent of the interrupt enable/disable state.
- The TOC is continually decremented only 1 while its interrupt level is enabled. Thus, the TOC may be stopped/started by disabling/enabling its interrupt level. Any partial count of the 40 system clocks is lost when the TOC is stopped.


The condition codes will be set as follows:

Device not implemented 000

Command accepted 100


I/O Control Commands

PION - Processor Interrupts On



PION enables the TOC interrupt when it counts down from one to zero.

PIOFF - Processor Interrupts Off



PIOFF disables TOC interrupts.

IXIT - Interrupt Routine Exit



IXIT signals the interrupt system that interrupt processing for the TOC has been completed.

INDEX

3210 characteristics 2	Bit Instructions 28, 29
411 14 10	BL 27
Abbreviations 13	BLE 27
Access protection 47	BMO 27
Acknowledge Input/Output Interrupt 56	BNC 25
Actual Address 11, 47	BNCO 25
Actual Page 9	BNE 27
AD 17	
Add Doubleword 17	BNMO 27
Add Field 34	BNO 25
Add Field Arithmetic 34	Bootstrap Switch 67
Add Immediate 21	BOV 25
Add Immediate to Memory 20	Branch and Link 25
Add to Memory 18	Branch if Carry 25
Add Word 15	Branch if Carry or Overflow 25
Address	Branch if No Carry 25
	Branch if No Carry and No Overflow 25
actual 47	Branch if No Overflow 25
generation 47	Branch if Overflow 25
modification 10	Branch Instructions 25-28
virtual 47	B 25
0 through 7 10	BAC 25
AF 34	BAL 25
AFA 34	BBS 25
AI 21	BCO 25
AIM 20	
AIO 56	BCRY 25
Allocated memory locations 9	BCS 25
Altered Page Flag 48	BDR 28
Altered Page Status 47	BG 25
AM 18	BIR 28
AMC 11	BL 25
	BMO 25
Analyzed Map Control Flag 11	BNC 25
AND Immediate 21	BNCO 25
AND to Memory 19	BNE 25
AND Word 15	BOV 25
ANDI 21	Branch and Link 25
ANDM 19	Branch on Arithmetic Conditions 25
ANDW 15	Branch on Conditions Reset 27
ANSI character set 83	Branch on Conditions Set 25
Applications 3	Branch on Decrementing Register 28
AW 15	Branch on Incrementing Register 28
	Branch on Register Conditions Reset 27
B 25	
BAC 25	Branch on Register Conditions Set 27
BAL 25	BRCR 27
BASIC 3	BRCS 27
Basic operation codes, numeric listing 87	BRE 27
BBR 27	BREV 27
BBS 27	BRG 27
BCO 25	BRGE 27
BCR 27	BRL 27
BCRY 25	BRLE 27
	BRNE 27
BCS 25	BROD 27
BDR 28	Extended BAC 25
BE 27	Extended BCR 27
BG 27	Extended BCS 27
BGE 27	Extended BRCR 27
BIR 28	

Extended BRCS 27	Data tuangmission 40
	Data transmission 49
NOP 25	DD 18
Timing 99	DEBUG 3
Branch on Arithmetic Conditions 25	Decrement Field Pointer 32
Branch on Conditions Reset 27	Device command 49
Branch on Conditions Set 25	DFP 32
Branch on Decrementing Register 28	DI 21
Branch on Incrementing Register 28	Diagnostics 3
Branch on Register Conditions Reset 27	Disc
Branch on Register Conditions Set 27	
	average access time 4
BRCR 27	byte capacity 3
BRCS 27	orders 54
BRE 27	positioning times 4
BREV 28	rotational time 4
BRG 27	Selector IOP 3, 49
BRGE 28	· · · · · · · · · · · · · · · · · · ·
	transfer rate 3
BRL 27	Divide Doubleword 18
BRLE 28	Divide Immediate 21
BRNE 27	Divide Word 15
BROD 27	Double-precision floating-point numbers 41
	Double register 12
CATM 10	
CAIM 19	Doubleword 5
Card reader IOP 4, 49	Doubleword Instructions 16-18
Card reader orders 54	AD 17
Carry flag 8, 11	Add Doubleword 17
CD 18	CD 18
Central Processing Unit 2, 5	Compare Doubleword 18
CF 33	DD 18
CFA 33	Divide Doubleword 18
CFAI 33	LD 16
CFI 33	Load Doubleword 16
Character set, ANSI 83	MD 17
CI 22	Multiply Doubleword 17
CIF 33	SD 17
CIM 20	STD 17
Clock switch 67	Store Doubleword 17
CM 12	Subtract Doubleword 17
	the state of the s
Command Field 6	timing 96
Communications multiplexer IOP 4, 49	DW 15
Compare Doubleword 18	
Compare Field 33	EA 12
Compare Field after Increment 33	EB 12
Compare Field Arithmetic 33	EDITOR 3
Compare Field Arithmetic after Increment 33	EDL 12
Compare Immediate 22	EDW 12
Compare Immediate to Field 33	EFA 12,30
Compare Immediate with Memory 20	Effective Address 12
Compare Word 16	Effective Bit 12
Complement and Add Immediate to Memory 19	Effective Doubleword 12
Compute switch 67	
<u> -</u>	Effective Field Address 12, 30
Computer instructions 11	Effective Field Word 12
Condition codes 7, 12	Effective Value 12
Control panel 65, 66	Effective Word 12
Control registers 5, 12	EFW 12
Core memory 2, 9	EIG 61
CPU 2, 3, 5	EORI 21
control panel 65, 66	EORM 19
features 2	EORW 16
memory access indicator 67	EV 12
mode bits 12	EW 12
Reset switch 67	EWL 12
	Exchange Program Status 7, 38
CR 12	
CSP 12	Exchange Word 16
Current Stack Pointer 12	Exclusive OR Immediate
CW 16	Exclusive OR to Memory 19
	Exclusive OR Word 16
Data chaining 53, 54	EXEC 35
Data Exchange 2, 3, 12	Execute 35
Data formats 5	Execution times 2, 95

EXECUTIVE 7	Floating-point
External Interrupt Group 61	conversions 42
	divide by zero 8, 12, 62
FAL 43	error conditions 42, 43
FAS 43	instructions 41-45
FD 8, 12	numbers 41
FDL 44	overflow 8, 12
FDS 44	overflow/underflow 62
FIDL 45	representation 43
FIDS 45	underflow 8, 12
Field Instructions 6, 30-34	unnormalized value 42
Add Field 34	Floating-Point Instructions 41-45
Add Field Arithmetic 34	FAL 43
AF 34	FAS 43
AFA 34	FDL 44
CF 33	FDS 44
CFA 33	FIDL 45
CFAI 33	FIDS 45
CFI 33	FISL 44
CIF 33	FISS 44
Compare Field 33	Floating Add Long 43
Compare Field after Increment 33	Floating Add Short 43
Compare Field Arithmetic 33	Floating Divide Long 44
Compare Field Arithmetic after Increment 33	Floating Divide Short 44
Compare Immediate to Field 33	Floating Inverse Divide Long 45
Decrement Field Pointer 32	Floating Inverse Divide Short 45
DFP 32	Floating Inverse Subtract Long 44
IFP 32	Floating Inverse Subtract Short 44
Increment Field Pointer 32	Floating Multiply Long 44
Inverse Subtract Field 34	Floating Multiply Short 44
Inverse Subtract Field Arithmetic 34	Floating Subtract Long 44
ISF 34	Floating Subtract Short 44
ISFA 34	FML 44
$ ext{LF}$ 32	FMS 44
LFA 32	FSL 44
LFAI 32	FSS 44
LFI 32	Floating Subtract Long 44
Load Field 32	Floating Subtract Short 44
Load Field after Increment 32	FML 44
Load Field Arithmetic 32	F'MS 44
Load Field Arithmetic after Increment 32	FO 8, 12
SF 34	FORTRAN IV 3
SFA 34	FRB 30
STF 32	FRBD 30
STFI 33	FSL 44
STIF 33	FSS 44
Store Field 32	FU 8, 12
Store Field after Increment 33	
Store Immediate to Field 33	General registers 5, 12
Subtract Field 34	Global PINS 40
Subtract Field Arithmetic 34	Glossary of Terms 11
timing 97	t .
Field Pointer 6, 30	Halt Input/Output 55
Find and Reset Bit 30	Hexadecimal arithmetic conversion 69
Find and Reset Bit Double 30	addition table 70
FISL 44	multiplication table 70
FISS 44	powers of 10 (hexadecimal) 71
Floating Add Long 43	powers of 16 (decimal) 71
Floating Add Short 43	Hexadecimal—binary—decimal table 5
Floating Divide Long 44	Hexadecimal—decimal fraction conversion table 78
Floating Divide Short 44	Hexadecimal—decimal integer conversion table 72
Floating Inverse Divide Long 45	HIO 55
Floating Inverse Divide Short 45	
Floating Inverse Subtract Long 44	Idle indicator 67
Floating Inverse Subtract Short 44	IE 8, 13
Floating Multiply Long 44	IFP 32
Floating Multiply Short 44	ILW 19

IMC 12	SO 52, 101
Immediate Instructions 6, 20-22	SOI 52
Add Immediate 21	Start Input 52, 101
AI 21	Start Input/Output 55
AND Immediate 21	Start Output 52, 101
ANDI 21	STI 51
CI 22	TDV 1 57
Compare Immediate 22	TDV2 57
DI 21	Terminate Interrupt On SIO Acceptable 56
Divide Immediate 21	Test Device Status 1 57
EORI 21	Test Device Status 2 57
Exclusive OR Immediate 21	Test Input 52
Inverse Subtract Immediate 22	Test Input/Output 55
ISI 22	Test Output 52
LI 22	TI 52
Load Immediate 21	TIO 55
MI 21	TISIO 56
Multiply Immediate 21	TO 52
OR Immediate 21	Instruction descriptions 14
ORI 21	Instruction formats 11
SUBI 21	Instruction mnemonics, alphabetic listing 91
Subtract Immediate 21	Instruction register 13
timing 99	Instruction Repeat switch 67
Increment and Load Word 19	Instruction timing 95
Increment Field Pointer 32	Instructions
Indirect Addressing 10	Add Doubleword 17
Indirect Map Control Flag 12	Add Field 34
Information formats 3, 5	Add Field Arithmetic 34
Input/output	Add Immediate 21
commands 50-57	Add Immediate to Memory 20
control doublewords 52	Add to Memory 18
control instruction 6, 49	Add Word 15
control word 13, 40	AF 34
instruction 6, 40	AFA 34
instruction timing 98	AIM 20
operation sequence 53	AM 18
operations 49	AND to Memory 19
processors 3, 13, 49	AND Word 18
Input/output commands 50-57	ANDM 19
Acknowledge I/O Interrupt 56	ANDW 15
AIO 56	AW 15
Halt Input/Output 55	B 25
HIO 55	BAC 25
Interrupt Exit 50, 55	BAL 25
Interrupt on SIO Acceptable 56	BBR 27
ISIO 56	BBS 25
IXIT 50, 55, 102	BCO 25
PIOFF 50, 55, 102	BCR 27
PION 50, 55, 102	BCRS 27
POFF 51	BCRY 25
PON 51	BCS 25
Power Off 51	BDR 28
Power On 51	BE 27
Processor Interrupts Off 50, 55, 102	BG 25
Processor Interrupts On 50, 55, 102	BGE 27
RDS 51	BIR 28
Read Device Status 51	BL 25
Read Input Status 51	BLE 27
Read Output Status 51	BMO 25
-	BNC 25
Reset Output Interrupt 52 Reset Transition Interrupt 51	BNCO 25
	BNE 25
RIS 51	BNMO 27
ROI 52	BNO 25
ROS 51	BOV 25
RTI 51	Branch and Link 25
Set Output Interrupt 55 Set Transition Interrupt 51	Branch on Arithmetic Conditions 25
Set Transition Interrupt 51	Branch on Conditions Reset 27
SI 52, 101 SIO 55	Branch on Conditions Set 25
OIO 00	Diamon on Conditions sor at

Branch on Decrementing Register 28	FML 44
Branch on Incrementing Register 28	FMS 44
Branch on Register Condition Reset 27	FRB 30
Branch on Register Condition Set 27	FRBD 30
BRCR 27	FSL 44
BRCS 27	FSS 43
BRE 27	IFP 32 ILW 19
BREV 27	Increment and Load Word 19
BRG 27 BRGE 27	Increment Field Pointer 32
BRLE 27	Interrupt Off 38
BRNE 27	Interrupt On 38
BROD 27	Inverse Subtract Field 34
CAIM 19	Inverse Subtract Field Arithmetic 34
CF 33	Inverse Subtract Immediate 22
CFA 33	Inverse Subtract Word 15
CFAI 33	IOFF 38
CFI 33	ION 38
CI 22	ISF 34 ISFA 34
CIF 33 CIM 20	ISI 22
Compare Doubleword 18	ISW 15
Compare Field 33	LAA 39
Compare Field after Increment 33	LAS 35
Compare Field Arithmetic 33	LCI 34
Compare Field Arithmetic after Increment 33	LCR 39
Compare Immediate 22	LF 32
Compare Immediate to Field 33	LFA 32
Compare Immediate with Memory 20	LFAI 32
Compare Word 16	LFI 32
Complement and Add Immediate to Memory 19	LG 35 LM 38
CW 16 Decrement Field Pointer 32	LMS 38
DFP 32	Load Actual Address 39
DFS 44	Load and Set 35
Divide Doubleword 18	Load Condition Indicators 34
Divide Immediate 21	Load Control Register 39
Divide Word 15	Load Doubleword 16
DW 15	Load Field 32
EORM 19	Load Field after Increment 32
EORW 16	Load Field Arithmetic 32 Load Field Arithmetic after Increment 32
Exchange Program Status 37	Load Immediate 21
Exchange Word 16 Exclusive OR Immediate 21	Load Map 38
Exclusive OR to Memory 19	Load Map Status 38
Exclusive OR Word 16	Load Program Status 37
EXEC 35	Load Register Group 35
Execute 35	Load Virtual Address 36
FAL 43	Load Word 15
FAS 43	Load Word Doubled 16
FDL 44	LPS 37
FIDL 45	LVA 36 LW 15
FIDS 45 Find and Paget Pit 30	LWD 16
Find and Reset Bit 30 Find and Reset Bit Double 30	MOVD 36
FISL 44	Move with Decrementing Pointer 36
FISS 44	Move with Incrementing Pointer 36
Floating Add Long 43	MOVI 36
Floating Add Short 43	Multiply Doubleword 17
Floating Divide Long 44	Multiply Immediate 21
Floating Divide Short 44	Multiply Word 15
Floating Inverse Divide Long 45	MW 15
Floating Inverse Divide Short 45	NOP 25 OR Immediate 21
Floating Inverse Subtract Long 44 Floating Inverse Subtract Short 44	OR to Memory 19
Floating Multiply Long 44	OR Word 16
Floating Multiply Short 44	ORM 19
Floating Subtract Long 44	ORW 16
Floating Subtract Short 44	PAUS 38

Pop Program Status 39	TBS 28
POPS 39	Test Bit 28
PPS 39	Test Bit and Reset 28
Push Program Status 39	Test Bit and Set 29
SAL 22	Test Register Designated Bit 30
SALD 22	Test Register Designated Bit and Reset 30
SAR 23	Test Register Designated Bit and Set 30
SARD 23	TRB 30
SCL 24	TRBR 30
SCLD 24	TRBS 30
SCR 24	XPS 37
SCRD 24	XW 16
SF 34	Interrupt Enable 8, 13
Shift Arithmetic Left 22	Interrupt Off 38
Shift Arithmetic Left Double 22	Interrupt On 38
Shift Arithmetic Right 23	Interrupt On Start I/O Acceptable 56
Shift Arithmetic Right Double 23	Interrupts 59
Shift Circular Left 24	at a program halt 60
Shift Circular Left Double 24	between instructions 60
Shift Circular Right 24	between iterations 60
Shift Circular Right Double 24	causes 60
Shift Logical Left 23	exit 102
Shift Logical Left Double 24	'levels 59
Shift Until Normalized 25	locations 60
Shift Until Normalized Double 25	operational states 59
SIM 20	processing 59
SLL 23	routine exit 102
SLLD 24	system 59
SLR 24	time of occurrence 60
SLRD 24	types 60
SM 18	Interval Timer 101
STB 29	instruction 101
STCR 39	I/O control commands 102
STF 32	I/O data transfer commands 101
STFI 33	Inverse Subtract Field 34
STG 35	Inverse Subtract Field Arithmetic
STIF 33	Inverse Subtract Immediate 22
STIM 20	Inverse Subtract Word 15
STMS 38	IO Reset switch 67
Store Bit 29 Store Gentual Register, 20	IOC 6, 40, 49
Store Control Register 39	IOCD 13, 52, 53
Store Doubleword 17 Store Field 32	IOFF 38 ION 38
Store Field after Increment 33	ION 36 IOP 3, 10, 49
	card reader 4, 49
Store Immediate to Field 33	communications multiplexer 4, 49
Store Immediate to Memory 20 Store Map Status 38	disc 3, 49
Store Panel Switch Register 36	line printer 4, 49
Store Program Status 34	magnetic tape 4, 49
Store Register Designated Bit 30	IR 13
Store Register Group 35	ISF 34
Store Word 15	ISFA 34
STPS 34	ISI 22
STRB 30	ISIO 56
STSR 36	ISW 15
STW 15	IXIT 50, 55, 102
Subtract Doubleword 17	
Subtract Field 34	LAA 39
Subtract Field Arithmetic 34	Lamp Test switch 67
Subtract from Memory 18	LAS 35
Subtract Immediate 21	LCI 34
Subtract Immediate from Memory 20	LCR 5, 39
Subtract Word 15	LD 16
SUN 25	LF 32
SUND 25	LFA 32
SW 15	LFAI 32
TB 28	LFI 32
TBR 28	LG 35

LI 21	Memory Map 9, 13, 47
Library 3	address generation 43
Line Printer IOP 4	Memory modules 9
Linking Loader 3	Memory system 2
LM 38	Meta Assembler 3
LMS 38	MI 21
Load Actual Address 39	Model 33 Teletypewriter Terminals 4
Load and Set 35	MOVD 36
Load Condition Indicators 34	Move with Decrementing Pointer 36
Load Control Register 39	Move with Incrementing Pointer 36
Load Doubleword 16	MOVI 36
Load Field 32	Multiplexer IOP 4, 49-52
Load Field after Increment 32	Multiplexer IOP Commands 50-52
Load Field Arithmetic 32	Interrupt Routine Exit 50
Load Field Arithmetic after Increment 32	IXIT 50
Load Immediate 21	PIOFF 50
Load Map 38	PION 50
Load Map Status 38	POFF 51
Load Procedure 68	PON 51
Load Program Status 37	Power Off 51
Load Register Group 35	Power On 51 Processor Interrupts Off 50
Load Virtual Address 36	
Load Word 15	Processor Interrupts On 50 RDS 51
Load Word Doubled 16	Read Device Status 51
Load, normal procedure 68	Read Input Status 51
Local PINs 40	Read Output Status 51
Locations, interrupt 60	Reset Output Interrupt 52
LPS 37	Reset Transition Interrupt 51
LVA 36	RIS 51
LWD 16	ROI 52
TMD 10	ROS 51
Machine Modes 6	RTI 51
master 6	Set Output Interrupt 52
slave 6	Set Transition Interrupt 51
Magnetic Tape IOP 4, 49	SI 52
Map Words 9	SO 52
Mapping	SOI 52
control 47	Start Input 52
mode 9	Start Output 52
selective 48	STI 51
unconditional 47	Test Input 52
Master Mode 6, 7	Test Output 52
Mathematical constants 82	TI 52
MD 17	TO 52
Memory Instructions 6, 18-20	Multiplexer IOP condition code responses 50
Add Immediate to Memory 20	Multiplexer IOP interrupts 50
Add to Memory 18	Multiply Doubleword 17
AIM 20	Multiply Immediate 21
AM 18	Multiply Word 15
AND to Memory 19	MW 15
ANDM 19	Never Branch 27
CAIM 19	No Operation 25
CIM 20	Non-mapping mode 9
Compare Immediate with Memory 20	NOP 25
Complement and Add Immediate 19	Normal load procedure 68
EORM 19	Not mat load procedure 00
Exclusive OR to Memory 19	OC 54
ILW 19 Increment and Load Word 19	OF 7, 16
	Operation code assignments 85
OR to Memory 19	Operation codes, numeric listing 87
ORM 19	Operational states 59
SIM 20 SM 18	Operator controls 65
STIM 20	OR Immediate 21
Store Immediate to Memory 20	OR to Memory 19
Subtract Immediate from Memory 20	OR Word 16
timing 96	Order chaining 53, 54
Memory locations, allocated 9	Order Code 53
The state of the s	

Orders	timi n g 98				
card reader 54	Processor Interrupt Off 50, 55, 102				
disc 54	Processor Interrupt On 50, 55, 102				
interval timer 101	Program counter 9, 13				
magnetic tape 54	Program fragmentation 47				
printer 53	Program Status Word 7, 13				
ORI 21	Programmed Instructions 40				
ORM 19	PSW 7, 13				
ORW 16	Push Program Status 39				
Overflow 7					
flag 7, 13	R Field 6, 12				
	R, R' Definition 12				
P Field 6	RDS 51				
Page 13	Read Device Status 51				
Page Protect Override 8, 13, 62	Read Input Status 51				
Panel Status indicator 67	Read Output Status 51				
Parity	Real Time Clock 101				
indicator 67	Real time features 3				
switch 67	Recovery for addressing error 62				
PAUS 38	Reference Address Field 6				
Pause 38	Register Designated Bit Instructions 29-30				
PC 9, 13	Find and Reset Bit 30				
PINs 40	Find and Reset Bit Double 30				
global 40	FRB 30				
local 40	FRBD 30				
PIOFF 50, 55, 102	Store Register Designated Bit 30				
PION 50, 55, 102	STRB 30				
PO 8, 13	Test Register Designated Bit 30				
POFF 51	Test Register Designated Bit and Reset 30				
PON 51	Test Register Designated Bit and Set 30				
Pop Program Status 39	timing 99				
POPS 39	TRB_30				
Post indexing 10	TRBR 30				
Power indicator 65	TRBS 30				
Power Off 51	Register Display A 65				
Power On 51	Register Display B 65				
Power switch 67	Register Transfer flag 49				
Powers of two 82	Registers Stored flag 8, 13				
PPS 39	Relocatable Linking Loader 3				
Pre-indexing 10	Reset Output Interrupt 52				
Printer orders 53	Reset Transition Interrupt 51				
Printer Selector IOP 49	RIS 51				
Privileged Control Instructions 37-39	ROI 52				
Exchange Program Status 37	ROS 51				
Interrupt Off 38	RS 8, 13				
Interrupt On 38	RTC 101				
IOFF 38	RTI 51				
ION 38	GAT 00				
LAA 39	SAL 22				
LCR 39	SALD 22				
LM 38	SAR 23				
LMS 38	SARD 23				
Load Actual Address 39	SCL 24				
Load Control Register 39	SCLD 24				
Load Map 38	SCR 24				
Load Map Status 37	SCRD 24				
LPS 37	SD 17				
PAUS 38	Selective Mapping 48				
Pause 38	Selector IOP 49, 52, 53				
Pop Program Status 39	Selector IOP Commands 55-57				
POPS 39	Acknowledge IO Interrupt 56				
PPS 39	AIO 56				
Push Program Status 39	Halt Input/Output 55				
STCR 39	HIO 55				
STMS 38	Interrupt Routine Exit 55				
Store Control Register 39	Interrupt On SIO Acceptable 56				
Store Map Status 38	ISIO 56				
XPS 37	IXIT 55				

timi**n**g 98

PIOFF 55	Slave mode 6, 7				
PION 55	${\rm SLL} \ \ 23$				
Processor Interrupts Off 55	SLLD 24				
Processor Interrupts On 55	SLM 13				
SIO 55	SLR 24				
Start Input/Output 55	SLRD 24				
TDV1 57	SM 18				
TDV2 57	SO 52, 101				
Terminate Interrupt On SIO Acceptable					
Test Device Status 1 57 SOI 52 That Paries Status 2 57 Special Instruction Recovery 6					
Test Device Status 2 57	Special Instruction Recovery flag 8, 10 Stack Limit 13				
Test Input/Output 55	Start Input 52, 101				
TIO 55	Start Input 52, 101 Start Input/Output 55				
TISIO 56	Start Output 52, 101				
Set Interrupt Status 61	Status indicators 65				
Set Output Interrupt 52	STB 29				
Set Transition Interrupt 51	STCR 39				
SF 34 SFA 34	STD 17				
SFP 32	STF 32				
Shift Arithmetic Left 22	STFI 33				
Shift Arithmetic Left Double 22	STG 35				
Shift Arithmetic Right 23	STI 51				
Shift Arithmetic Right Double 23	STIF 33				
Shift Circular Left 24	STIM 20				
Shift Circular Left Double 24	STMS 38				
Shift Circular Right 24	Store Bit 29				
Shift Circular Right Double 24	Store Control Register 5, 39				
Shift Instructions 22-25	Store Doubleword 17				
SAL 22	Store Field 32				
SALD 22	Store Field after Increment 33				
SAR 23	Store Immediate to Field 33				
SARD 23	Store Immediate to Memory 20				
SCL 24	Store Panel Switch Register 36				
SCLD 24	Store Program Status 34				
SCR 24	Store Register Designated Bit 30				
SCRD 24	Store Register Group 35				
Shift Arithmetic Left 22	Store Word 15				
Shift Arithmetic Left Double 22	STPS 34				
Shift Arithmetic Right 23	STRB 30				
Shift Arithmetic Right Double 23	STSR 36				
Shift Circular Left 24	STW 15				
Shift Circular Left Double 24	SUBI 21				
Shift Circular Right 24	Subsystems 3				
Shift Circular Right Double 24	Subtract Doubleword 17				
Shift Logical Left 23	Subtract Field 34				
Shift Logical Left Double 24	Subtract Field Arithmetic 34				
Shift Logical Right 24	Subtract from Memory 18				
Shift Logical Right Double 24	Subtract Immediate 21 Subtract Immediate from Memory 20				
Shift Until Normalized 25					
Shift Until Normalized Double 25	Subtract Word 15 SUN 25				
SLL 23					
SLLD 24	SUND 25 Super Debug 3				
SLR 24					
SLRD 24	SW 15 Switch register 65				
SUN 25	Switches 67				
SUND 25	Symbols used in documentation 11				
timing 96	System architecture 1				
Shift Logical Left 23	description 1				
Shift Logical Left Double 24	general characteristics 2				
Shift Logical Right 24	organization 5				
Shift Logical Right Double 24 Shift Until Normalized 25	reserved memory locations 9				
Shift Until Normalized 25 Shift Until Normalized Double 25	10001104 Montoly locations of				
Shift Until Normalized Double 25	Tape Orders 54				
SI 52, 101	TB 28				
SIM 20 Single-precision floating-point numbers 41					
	TBS 29				
SIO 55 SIR 8, 13	TDV1 57				
DITE O, TO					

TDV2 57	Unconditional Branch 25
Tenet 210	Unconditional mapping 47
control panel 66	Unmapped mode 47
input/output system 3	Unprivileged Control Instructions 34-36
system 2	EXEC 35
system architecture 1	Execute 35
system elements 1	LAS 35
trap system summary 63	LCI 34
word 5	LG 35
Terminate Interrupt on Start Input/Output Acceptable 56	Load and Set 35
Test Bit 28	Load Condition Indicators 34
Test Bit and Reset 28	Load Register Group 35
Test Bit and Set 29	Load Virtual Address 36
Test Bit Instructions 6, 28-29	LVA 36
STB 29	MOVD 36
Store Bit 29	Move with Decrementing Pointer 36
TB 28	Move with Incrementing Pointer 36
TBR 28	MOVI 36
TBS 29	STG 35
Test Bit 28	Store Panel Switch Register 36
Test Bit and Reset 28	Store Program Status 34
Test Bit and Set 29	Store Register Group 35
timing 99	STPS 34
Test Device Status 1 57	STSR 36
Test Device Status 2 57	timing 98
Test Input 52	
Test Input/Output 55	Virtual Address 13, 47
Test Interrupt Status 61	Virtual pages 9
Test Output 52	
Test Register Designated Bit 30	
Test Register Designated Bit and Reset 30	Word Instructions 14-16
Test Register Designated Bit and Set 30	Add Word 15
TI 52	AND Word 15
Time Out Counter 101	ANDW 15
Timer, Interval 101	AW 15
Timesharing Features 3	Compare Word 16
Timing 95	CW 16
Branch Instructions 99	Divide Word 15
Field Instructions 97 Immediate Instructions 99	DW 15
Input/Output Instruction 98	EORW 16
Memory Instructions 96	Exchange Word 16 Exclusive OR Word 15
Privileged Control Instructions 98	Inverse Subtract Word 15
Shift Instructions 96	ISW 15
Test Bit Instructions 99	Load Word 15
Test Register Designated Bit Instructions 99	Load Word Doubled 16
Unprivileged Control Instructions 98	LW 15
Doubleword Instructions 96	LWD 16
Word Instructions 96	Multiply Word 15
TIO 55	MW 15
TISIO 56	ORW 16
TO 52	Store Word 15
TOC 101	STW 15
Transfer Direction flag 49	Subtract Word 15
Trap 59, 61, 63	SW 15
conditions 61	timing 96
masks 62	XW 16
recovery for addressing error 62	Write Protect flag 48
special instruction cases 62	-
trap masks 62	X _D field 6
TRB 30	XI field 6
TRBR 30	XPS 37
TRBS 30	XW 16

DOCUMENT REVIEW FORM

TENET 210 COMPUTER Reference Manual

Your comments concerning this document help us produce better documentation for you.

General Comments			Yes	<u>No</u>
	Is the material	easy to read? well organized? accurate? complete? well illustrated? suitable for your needs?		00000
	How do you use	this document?		
		As an introduction to the sul For additional knowledge For continual reference Other	bject	
Specific Clarifications and/or	Corrections			
	Reference		Page No.	
-				

This form should not be used as an order blank. Requests for copies of publications should be directed to the TENET sales office serving your locality.

FOLD

FIRST CLASS PERMIT NO. 480 SUNNYVALE, CA.

BUSINESS REPLY MAIL

NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A

POSTAGE WILL BE PAID BY

TENET

927 THOMPSON PLACE SUNNYVALE, CA. 94086

ATTENTION: SOFTWARE PUBLICATIONS

FOLD

POSITION_____

ADDRESS_____

TENET 210 INSTRUCTION SET (Continued)

Code	<u>Mnemonic</u>	<u>Name</u>	<u>Page</u>
	· · · · · · · · · · · · · · · · · · ·	BRANCH (extended Mnemonics)	
87-0) В	Branch	25
87-	I BNO	Branch if No Overflow	25
87-2	2 BNC	Branch if No Carry	25
87-3	3 BNCO	Branch if No Carry and No Overflow	25
87-4	4 NOP	No Operation	25
87-5	5 BOV	Branch if Overflow	25
87-6	BCRY	Branch if Carry	25
87-		Branch if Carry or Overflow	25
85 - '		Branch if Less	27
85-2	2 BG	Branch if Greater	27
85-:	3 BNE	Branch if Not Equal	27
85-4	L BMO	Branch if Any Matching Ones	27
-	BBS	Branch if Bit Set	27
84-		Branch if Greater or Equal	27
	2 BLE	Branch if Less or Equal	27
84-1	3 BE	Branch if Equal	27
84-	BNMO	Branch if No Matching Ones	27
	BBR	Branch if Bit Reset	27
81-		Branch if Register Less Than Zero	27
	2 BRG	Branch if Register Greater Than Zero	27
	BRNE	Branch if Register Not Equal Zero	27
	# BROD		27
80-	1 BRGE	Branch if Register Greater Than or	28
90 /		Equal Zero	-0
80-2	2 BRLE	Branch if Register Less Than or Equal Zero	28
80-	3 BRE	Branch if Register Equal Zero	28
80-		Branch if Register Even	28
		•	20
		TEST REGISTER-DESIGNATED BIT	
03	TRB	Test Register-Designated Bit	30
07	TRBR	Test Register-Designated Bit and Reset	
OB	TRBS	Test Register-Designated Bit and Set	30
0F	STRB	Store Register-Designated Bit	30
26	FRB	Find and Reset Bit	30
27	FRBD	Find and Reset Bit Double	30

Test Bit

COMMA	AND		IT ITION	I XD			REFERENCE ADDRESS		
0	5	6	10	11	12	1314	15		. 3
04 ¹ 05 ¹ 06 ¹ 07 ¹	ТВ		Test I	B i	t				28
05	TB	R	Test I	Вi	t an	d Res	et		28
06	TB	S	Test I	3 i	t an	d Se	t		29 29
07 ¹	ST	В	Store	В	it				29
1 Value in bits 0-5									

Immediate

COMM	AND	R	R SIGNED, TWO'S COMPLEMENT IMMEDIATE VALUE					
0	7	8 10	11	31				
73 70 71 7A 7B 74 75	LI AI SUBI MI DI ANDI ORI EORI	Add I Subtr Multi Divid AND I OR Im	Immediate mmediate act Immediate ply Immediate e Immediate mmediate mmediate sive OR Immediate	21 21 21 21 21 21 21 21				
77 78	CI ISI		re Immediate se Subtract Immediate	22 22				

FIELD POINTER FORMAT

М	FIELD LENGTH	FIELD POSITION			REFERENCE ADDRESS	
0	1 5	6 10	11	14 15	· · ·	31

ALLOCATED MEMORY LOCATIONS

LC	CATION	
<u>Decimal</u>	<u>Hexadecimal</u>	FUNCTION
0-7	0-7	General Registers
8	8	Trap location defined by control register 5
9	9	Power failure trap location
10	A	Parity failure trap location
11-15	B-F	Unused trap locations
16-47	10-2F	Bootstrap load area
48-63	30-3F	Unimplemented instruction PINs (floating-point)
64-79	40-4F	Global PINs (op codes CO-CF)
80-127	50-7F	Local PINs (op codes DO-FF)
128-143	80-8F	Interrupt locations

UNIVERSAL TRAP

Trap to location 8 sets control register 5

Bit	Position	<u>Condition</u>
	0	Not used.
	1	Unimplemented instruction.
	2	Privileged instruction in slave mode.
	3	Attempt to execute another EXEC instruction.
	4	Unimplemented memory.
	3 4 5 6	Write protect violation.
	6	Unassigned virtual page.
	7	Branch to locations 0-7 (register address).
	7 8 9	Unassigned op code.
	9	Unassigned IOC command field.
	10	Floating-point overflow.
	11	Floating-point divide by zero.
	12	Floating-point underflow.
	13	Stack overflow.
	14	Set if conditions 4 and 6 are caused by an
		illegal instruction fetch.
1	5-31	Offending virtual address for conditions 4 , 5 , and 6 .

Control Register	Use
0-3	Reserved by the system for use during instruction execution.
4	Reserved for trap information.
5	Defines conditions for trap to location 8.
6	Bits 15-31 = Current Stack Pointer (CSP).
7	Bits 15-31 = Stack Limit (SLM).

PROGRAM STATUS WORD

	C C C M 1	C C 2	C C 3	0 F		I E	Ľ	I R	F 0	D		S					РС			
	012	3	4	5	6	7	8	9	10	11	12	13	14 1	5						31
Ì	Bit	t											Mea	ning						
ı												1	00	Mas	ter/	/Unma	apped	ı		

Bit		Meaning
0-1	СМ	CPU Mode $\begin{cases} 00 & \texttt{Master/Unmapped} \\ 01 & \texttt{Master/Selective} \\ 10 & \texttt{Master/Mapped} \\ 11 & \texttt{Slave/Mapped} \end{cases}$
2-4 5 6	CC1-3	Condition Code
5	OF	Overflow Flag
6	CF	Carry Flag
7 8 9	1 E	Interrupt Enable
8	P0	Page Protect Override
9	SIR	Special Instruction Recovery Flag
10	F0	Floating-point Overflow/Underflow
11	FD	Floating-point Divide by Zero
12	FU	Floating-point Unnormalized Value
13	RS	Registers Stacked Flag
14		Not Assigned
15-31	PC	Program Counter (17 Bit Address)

TENET, Inc. / 927 Thompson Place / Sunnyvale, California 94086 / (408) 245-8751