

# TEXAS INSTRUMENTS

*Improving Man's Effectiveness Through Electronics*

## Block Transfer Controller Maintenance Manual

MANUAL NO. 240802-9701  
ORIGINAL ISSUE 1 NOVEMBER 1971  
REVISED AND REISSUED 1 NOVEMBER 1976

**Digital Systems Division**



The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the materials, methods, techniques or apparatus described herein are the exclusive property of Texas Instruments Incorporated.

## LIST OF EFFECTIVE PAGES

INSERT LATEST CHANGED PAGES DESTROY SUPERSEDED PAGES

Note: The portion of the text affected by the changes is indicated by a vertical bar in the outer margins of the page.

Block Transfer Controller Maintenance Manual (240802-9701)

Original Issue . . . . . 1 November 1971  
 Revised and Reissued . . . . . 15 May 1974 (ECN's 284408, 38442, and 394013)  
 Revised and Reissued . . . . . 1 August 1975 (ECN 393173)  
 Revised and Reissued . . . . . 1 November 1976 (ECN 415076)

Total number of pages in this publication is 128 consisting of the following:

PAGE NO.	CHANGE NO.	PAGE NO.	CHANGE NO.	PAGE NO.	CHANGE NO.
Cover . . . . .	0				
Eff. Pages . . . . .	0				
iii - vii . . . . .	0				
1-0 - 1-4 . . . . .	0				
2-1 - 2-4 . . . . .	0				
3-1 - 3-8 . . . . .	0				
4-1 - 4-22 . . . . .	0				
5-1 - 5-2 . . . . .	0				
6-1 - 6-26 . . . . .	0				
7-1 - 7-46 . . . . .	0				
Alphabetical Index Div. . . . .	0				
Index-1 - Index-2 . . . . .	0				
User's Response . . . . .	0				
Business Reply . . . . .	0				
Cover Blank . . . . .	0				
Cover . . . . .	0				



## PREFACE

This manual provides information and instructions necessary to enable maintenance personnel to install, operate and maintain peripheral device controllers that use the Block Transfer Controller (BTC). This manual consists of seven sections and an Alphabetical Index. A brief description of each section follows.

**Section I General Description**—This section contains a brief functional and physical description of the BTC and its relationship to a device controller and a CPU.

**Section II Installation**—This section contains a general installation procedure. Address information and preliminary testing information is also given.

**Section III Operation and Programming**—This section contains general information about the instructions and list words used for communication. Programming examples are also given.

**Section IV Theory of Operation**—This section contains detailed interface data and the theory of operation of the BTC.

**Section V Maintenance**—This section contains a fault isolation technique to aid in isolating problems within the BTC.

**Section VI Parts List**—This section contains assembly drawings and parts lists for the BTC circuit boards.

**Section VII Diagrams**—This section contains the logic diagrams for the BTC circuit boards. Integrated circuit data for the individual circuits used is also contained in this section.

**Reference Documents**—The following documents supplement the information contained in this manual.

<b>Title</b>	<b>Part Number</b>
<i>Model 960/980 Computers Direct Memory Access Channel Manual</i>	966312-9701
<i>Model 960/980 Computers Direct Memory Access Channel Controller Manual</i>	966312-9702



## TABLE OF CONTENTS

Paragraph	Title	Page
<b>SECTION I. GENERAL DESCRIPTION</b>		
1.1	General . . . . .	1-1
1.2	Functional Description . . . . .	1-1
1.3	Physical Description . . . . .	1-1
1.4	Characteristics . . . . .	1-1
1.4.1	Data Transfer Rate . . . . .	1-1
<b>SECTION II. INSTALLATION</b>		
2.1	General . . . . .	2-1
2.2	Installation Procedure . . . . .	2-1
2.3	Testing . . . . .	2-3
2.4	Channel Address Data . . . . .	2-3
<b>SECTION III. OPERATION AND PROGRAMMING</b>		
3.1	General . . . . .	3-1
3.2	Channel Addressing . . . . .	3-1
3.3	ATI and ADAC Format . . . . .	3-1
3.3.1	First Instruction Word . . . . .	3-1
3.3.2	Second Instruction Word . . . . .	3-1
3.4	Initialization/Chain List Word . . . . .	3-1
3.4.1	List Word 1 . . . . .	3-2
3.4.2	List Word 2 . . . . .	3-2
3.4.3	List Word 3 . . . . .	3-3
3.4.4	List Word 4 . . . . .	3-3
3.5	Status/Interrupts . . . . .	3-3
3.5.1	Status Storage Sequence . . . . .	3-3
3.5.2	Reserved Status Locations . . . . .	3-3
3.6	Status Word . . . . .	3-4
3.7	Programming Examples . . . . .	3-4
3.7.1	Model 980 Computer Example . . . . .	3-4
3.7.2	Model 960 Computer Example . . . . .	3-6
<b>SECTION IV. THEORY OF OPERATION</b>		
4.1	General . . . . .	4-1
4.2	Interface Signals . . . . .	4-1
4.3	Interface Signal Tables . . . . .	4-1
4.4	BTC to Device Controller Signals . . . . .	4-1
4.5	Device Controller to BTC Signals . . . . .	4-6
4.6	Theory of Operation . . . . .	4-7
4.7	Initialization Subcontroller . . . . .	4-7
4.8	List Subcontroller . . . . .	4-11
4.9	Memory Subcontroller . . . . .	4-14
4.9.1	Memory Read—Data and List Words . . . . .	4-17
4.9.2	Memory Write—Data . . . . .	4-17
4.9.3	Memory Write Status . . . . .	4-17
4.10	Memory Data Subcontroller . . . . .	4-18
4.11	Device Data Subcontroller . . . . .	4-18
4.12	Status Subcontroller . . . . .	4-21




---

**TABLE OF CONTENTS (Continued)**

Paragraph	Title	Page
<b>SECTION V. MAINTENANCE</b>		
5.1	General . . . . .	5-1
5.2	Fault Isolation . . . . .	5-1
<b>SECTION VI. PARTS LIST</b>		
6.1	General . . . . .	6-1
<b>SECTION VII. DIAGRAMS</b>		
7.1	General . . . . .	7-1
7.2	Integrated Circuit Data . . . . .	7-1
7.3	List of Drawings . . . . .	7-1


**LIST OF ILLUSTRATIONS**

Figure	Title	Page
1-1	Block Transfer Controller . . . . .	1-0
1-2	Typical Peripheral Controller . . . . .	1-2
1-3	Block Transfer Controller Applications . . . . .	1-2
2-1	Standard DMA Chassis Configurations . . . . .	2-2
2-2	Wire Wrap Circuit Board Address Data . . . . .	2-3
2-3	Multilayer Circuit Board Address Data . . . . .	2-4
3-1	ATI or ADAC Instruction Format . . . . .	3-2
3-2	List Word Format . . . . .	3-2
3-3	Model 980 Computer Programming Example . . . . .	3-5
3-4	Model 960 Computer Programming Example . . . . .	3-7
4-1	BTC Interface Signals . . . . .	4-2
4-2	BTC Block Diagram . . . . .	4-8
4-3	ATI Timing Diagram . . . . .	4-9
4-4	Initialization Subcontroller Flowchart . . . . .	4-10
4-5	List Acquisition Timing Diagram . . . . .	4-12
4-6	List Subcontroller Flowcharts . . . . .	4-13
4-7	Memory Subcontroller Flowchart . . . . .	4-15
4-8	Memory Data Subcontroller Flowchart . . . . .	4-19
4-9	Device Data Subcontroller Flowchart . . . . .	4-20
4-10	Status Subcontroller Flowchart . . . . .	4-22
7-1	Integrated Circuit Diagrams . . . . .	7-2




LIST OF TABLES


Table	Title	Page
1-1	BTC Characteristics . . . . .	1-3
2-1	Standard Device Addresses . . . . .	2-3
3-1	Reserved Status Locations . . . . .	3-4
4-1	CPU to BTC Signals . . . . .	4-3
4-2	BTC to CPU Signals . . . . .	4-3
4-3	BTC to Device Controller Signals . . . . .	4-4
4-4	Device Controller to BTC Signals . . . . .	4-4
4-5	Register File Storage . . . . .	4-18
5-1	Potential Problem Areas . . . . .	5-1



BTC 1




BTC 2




BTC 3


MULTILAYER PRINTED  
CIRCUIT BOARDS



BTC 1



BTC 2



BTC 3

WIRE WRAP  
CIRCUIT BOARDS

131410 (DSD-575-14-1)

Figure 1-1. Block Transfer Controller



## SECTION I

### GENERAL DESCRIPTION

#### 1.1 GENERAL

This section provides a brief functional and physical description of the Block Transfer Controller (BTC) shown in figure 1-1. The relationship of the BTC to other components of a Direct Memory Access (DMA) system for either a Model 960 or 980 computer is shown. Characteristics for the BTC are also given.

#### 1.2 FUNCTIONAL DESCRIPTION

The BTC provides direct access to CPU memory for high-speed peripheral devices. The BTC is part of a peripheral controller which consists of a BTC for CPU interface and a device controller for peripheral interface. A block diagram of a typical peripheral controller is shown in figure 1-2. The BTC performs routine tasks such as CPU command and monitoring, list acquisition, memory management, status storage, interrupt control, data word counting, and data buffering as directed by the device controller. Figure 1-3 illustrates the use of a BTC in single controller and multiple controller applications.


#### 1.3 PHYSICAL DESCRIPTION

A BTC consists of either three multilayer printed circuit boards or three wire wrap circuit boards as shown in figure 1-1. The two types are directly interchangeable. All interface signal lines to and from the BTC come through 80-pin connectors at the bottom of the circuit boards.

#### 1.4 CHARACTERISTICS


The characteristics of a BTC are summarized in table 1-1.

**1.4.1 DATA TRANSFER RATE.** The maximum data transfer rate through a BTC is 500,000, 16-bit words per second. During a list acquisition the BTC takes four sequential memory cycles. During block transfers of data the BTC will allow the device controller to request only every other memory cycle. Consequently, only half of the CPU DMAC interface data transfer rate of 1,000,000 words per second can be used by a single peripheral controller. Typically, the data transfer rate of a peripheral controller will be less than 500,000 words per second due to other considerations such as memory refresh, list acquisitions for chaining, and initialization and memory cycle requirements of other peripherals. When two or more peripheral controllers are attached to the DMAC interface through the DMAC expander, the maximum data transfer rate of the CPU is reduced to approximately 800,000 words per second, effectively reducing the data transfer of the BTC in each peripheral controller to 400,000 words per second. When two or more peripheral controllers are attached to the DMAC expander and data transfer rates approach 800,000 words per second, CPU memory cycles will not be granted and will result in CPU lockout.



(A)131411

Figure 1-2. Typical Peripheral Controller



(A)131412

Figure 1-3. Block Transfer Controller Applications



Table 1-1. BTC Characteristics

Characteristic	Specification
Available Channels	Any one of eight DMA channel addresses.
Data Transfer Rate	500,000, 16-bit words per second maximum (see text)
Logic Type	Series 74N TTL integrated circuits.
Logic Levels	Logic low = 0.0 – 0.8 Volts Logic high = 2.4 – 5.0 Volts
Output Signal Drive Capabilities	All output signals can drive a maximum of four, series 74 or 74H TTL loads.
Input Signal Requirements	Input signals to the BTC shall be generated by open-collector devices. Loads (pull-up resistors) for these devices are on the BTC circuit boards.
Environmental:	
Temperature	Operating range = 0° to 70°C Storage range = -40° to 100°C
Humidity (No condensation)	Operating range = 5 to 85% Storage range = 5 to 95%
Pressure	Operating and storage range = 20 to 32 in. Hg.
Power Requirement	5.0 ±0.1 Volts dc at 2 Amperes.



## SECTION II

### INSTALLATION


#### 2.1 GENERAL

The BTC cannot operate independently and is always part of a peripheral controller. Peripheral controllers can be implemented as single controllers, either internal or external to the CPU chassis. Multiple controllers are contained in an external expansion chassis. Figure 2-1 illustrates these standard DMA configurations. All circuit boards are installed in their associated chassis during system test. When system test is complete, all cables are disconnected and the circuit boards are left in place for shipment. For shipping, a piece of filament tape may be put across the top of all circuit boards in a chassis.

#### 2.2 INSTALLATION PROCEDURE


Perform the following general procedure to install a DMA system. Since the BTC is installed at the factory, this installation procedure describes general DMA installation rather than specific BTC installation. Proceed as follows:

1. Unpack all system components.
2. Set up all peripheral equipment as outlined in vendor manuals.
3. Verify that the circuit boards of all peripheral controllers are installed in the locations specified in the DMA chassis configuration chart. Configuration charts showing standard chassis motherboard layouts are located in the applicable DMAC Maintenance Manual. Refer to the *DMA Port Expander Maintenance Manual*, part number 216759-9701 for standard, multiple port, chassis configuration charts. Refer to the *Single Controller DMAC Maintenance Manual*, part number 961741-9701, for standard chassis configuration charts of single port DMAC controllers. Configuration charts showing layouts of nonstandard (custom) chassis are found in an accessory kit drawing. An accessory kit drawing describes the layout of the chassis, motherboard, installation of the motherboard in the chassis and placement of the circuit boards and interconnecting cables. An accessory kit drawing accompanies all non-standard hardware.
4. Verify that the channel address on each BTC No. 1 circuit board (PWB assembly part number 966466-0001, or wire wrap board part number 240656-0001) in each peripheral controller is the address required by the driving software. Standard channel assignments are shown in table 2-1. Refer to paragraph 2.4 for address information.
5. Interconnect all peripheral devices to their associated controllers. Refer to *Model 960/980 Computers Direct Memory Access Channel Controller Manual*, part number 966312-9702, for the interconnecting diagrams of standard peripheral devices.
6. Interconnect the DMAC interface circuit board and either the DMAP/BTC adapter circuit board or the expander interface circuit boards as shown in figure 2-1.
7. Verify that ac power is available and confirm that the voltage and frequency are correct. Power up the computer and the external expansion chassis, if applicable. The computer ac power is turned on by the power switch at the rear of the machine. The DMAC expansion chassis is turned on by a power switch at the rear of the chassis. A single DMAC expansion chassis is turned on when the power cable is plugged into an ac source. Turn on the peripherals as described in the vendor manuals.




NOTE: CHASSIS CONFIGURATION CHARTS ARE SHOWN IN SINGLE CONTROLLER DMAC MAINTENANCE MANUAL 961741-9701

**SINGLE DMA CONTROLLER IN CPU MOUNTED EXPANSION CHASSIS**



NOTE. CHASSIS CONFIGURATION CHARTS ARE SHOWN IN SINGLE CONTROLLER DMAC MAINTENANCE MANUAL 961741-9701

**SINGLE DMA CONTROLLER IN EXTERNAL EXPANSION CHASSIS**



(A)131413

**DMA CONTROLLER IN LARGE EXPANSION CHASSIS**

Figure 2-1. Standard DMA Chassis Configurations



Table 2-1. Standard Device Addresses


Device	Channel Number
Fixed-Head Disc	0
Moving-Head Disc	1
Magnetic Tape Transport	2

2.3 TESTING

Individual BTC testing is done by performing the Performance Demonstration Test (PDT) for the connected devices. A program description, paper tape object code, and operating instructions for each PDT is contained in a documentation kit included with the system. A documentation kit lists all documents to be shipped with a system and references other useful and relevant documents. These documents may include drawings, manuals, program media, program descriptions, flow charts and listings. Systems with card reader or cassette input devices also have complete card or cassette libraries of PDTs.

2.4 CHANNEL ADDRESS DATA


The channel address is defined on the wire wrap circuit boards by a wired, 14-pin platform. Refer to figure 2-2 for address data. Channel address for the multilayer printed wiring circuit boards is entered into the circuitry using either a rocker or a slide switch mounted on the circuit board. Refer to figure 2-3 for address data.



CHANNEL NO.	CONNECTIONS		
0	1-14	3-12	5-10
1	1-2	3-12	5-10
2	1-14	3-4	5-10
3	1-2	3-4	5-10
4	1-14	3-12	5-6
5	1-2	3-12	5-6
6	1-14	3-4	5-6
7	1-2	3-4	5-6

(A)131414

Figure 2-2. Wire Wrap Circuit Board Address Data



CHANNEL NUMBER	SWITCH SETTINGS				
	1	2	3	4	5
0	OFF	OFF	OFF		
1	OFF	OFF	ON		
2	OFF	ON	OFF	DON'T CARE	DON'T CARE
3	OFF	ON	ON		
4	ON	OFF	OFF	DON'T CARE	DON'T CARE
5	ON	OFF	ON		
6	ON	ON	OFF		
7	ON	ON	ON		

NOTE : OFF = LOGIC 1 ; ON = LOGIC 0

(A)131415

Figure . Multilayer Circuit Board Address Data



## SECTION III

### OPERATION AND PROGRAMMING

#### 3.1 GENERAL

This section contains general information about the instructions and list words used for communication between the CPU and the BTC, and between the BTC and a device controller. Operation of the BTC is dependent upon instructions from the CPU and enabling signals from the device controller. Specific information about the 980 computer Automatic Transfer Instructions (ATI) or the 960 computer Activate Direct Access Channel (ADAC) and the list words is given in *960/980 Computers Direct Memory Access Channel Controller Manual*, part number 966312-9702.

#### 3.2 CHANNEL ADDRESSING

The BTC may be assigned any channel address from channel 0 through channel 7. Circuitry within the BTC uses the assigned channel address to determine when to respond to the ATI or ADAC instruction from the computer. The assigned channel is entered into the BTC circuitry as outlined in Section II.

#### 3.3 ATI AND ADAC FORMAT

Transfer of data and commands between the CPU and the BTC of a peripheral controller are initiated by execution of either an ATI or ADAC instruction from the computer. This instruction consists of two, 16-bit words as shown in figure 3-1.


**3.3.1 FIRST INSTRUCTION WORD.** The first 8 bits are dedicated to the CPU and are not used by the peripheral controller. Bits 8 through 12 are used by the device controller. This field usually contains command and unit selection information (for daisy-chained devices). However, no action will be taken unless bits 13 through 15 contain the correct channel address. For some device controllers, such as the magnetic tape controller, a reset or rewind command in this field may cause the second instruction word to be ignored. The second instruction word is always sent by the CPU and the specific device controller decides whether to accept or ignore it.

Bits 13 through 15 are the channel address for the peripheral device. When the bits agree with the switch-selected or wired address, the BTC generates a one-clock time strobe (ATI1) which indicates to the device controller that the information on data lines 8 through 12 is for this channel. If the instruction is received while the device controller is not busy, this instruction word will be stored in BTC register file 1 (RF1) and instruction word 2 will be stored in RF3. If the instruction is received while the device controller is busy, the two instruction words are not stored in the register file. The first instruction word is presented to the device controller during the ATI1 strobe. The next action is dependent upon the device controller. It may, for instance, check to see if a reset function is to be performed to abort the present operation.

**3.3.2 SECOND INSTRUCTION WORD.** The 16 bits of the second instruction word are the starting address location in CPU memory of a 4-word list used for either initialization or for channel operations. If the instruction is received when the device controller is not busy, the BTC stores the word in RF3. If the instruction is received when the device controller is busy, the word is not stored in the register file.


#### 3.4 INITIALIZATION/CHAIN LIST WORD

For data transfers, more information is usually required by the device controller than can be supplied in the 2-word, ATI or ADAC instruction. Therefore, a 4-word list is used. Figure 3-2 illustrates a typical set of list words and the following paragraphs explain the content of each word. The list words may be used for purposes other than described in the following paragraphs.



(A)131416

Figure 3-1. ATI or ADAC Instruction Format



(A)131417

Figure 3-2. List Word Format

**3.4.1 LIST WORD 1.** List word 1 contains the starting address in CPU memory that data will either be read from or written into. This word is stored in RF2. After the last list word is fetched from memory this address information is transferred to the memory address register in the BTC. The list word is on the data lines to the device controller during the one clock time list 1 strobe (LIST1).

**3.4.2 LIST WORD 2.** List word 2 usually contains a count which is to be decremented by the device controller. The count usually specifies the number of words, sectors or bytes to be transferred by the device controller. This list word is on the data lines to the device controller during the one-clock time, list 2 strobe (LIST2).



**3.4.3 LIST WORD 3.** List word 3 usually contains command, interrupt, chain operation and address information for the device controller. This word is applied to the device controller after all the list words have been fetched and is on the data lines to the device controller during the one-clock time, list 3 strobe (LIST3).

**3.4.4 LIST WORD 4.** List word 4 contains the starting address in CPU memory of another set of list words to be used for chained operations. During the initial list acquisition, list word 4 is placed in register file 4 (RF4). If chaining is selected, list word 4 will be stored in RF3 during the first chain list acquisition. In subsequent chain list acquisitions, list word 4 will be stored alternately in RF3 and RF4.

### 3.5 STATUS/INTERRUPTS

Status information is transferred to the CPU from a peripheral controller through direct memory access of the reserved status locations. Two memory locations are reserved for each of the eight DMA channels. Status storage may consist of one or two memory accesses depending upon the device controller requirements. An interrupt may, or may not, accompany the status storage operation. When the device controller requests a status cycle, it must also select whether an interrupt is to occur. The capability of the device controller to enable or disable interrupts permits interrupts from one peripheral controller to be disabled while the other peripheral controllers continue to present interrupts to the CPU. When DMAC interrupts are disabled by the CPU, no interrupt requests are acknowledged. Interrupts within the device controller are usually controlled by a bit in one of the list words.

When interrupts are enabled within the device controller, DMAC interrupts are enabled within the CPU and a status storage is requested by the device controller, a DMAC interrupt occurs. The program being executed by the CPU is interrupted and the active program address register is set to  $92_{16}$  on a Model 960 computer or location  $4_{16}$  on a Model 980 computer. Locations  $92_{16}$  and  $93_{16}$  on the Model 960 computer and  $4_{16}$  and  $5_{16}$  on the Model 980 computer are referred to as the DMAC trap locations. These trap locations usually contain a Store Status Block (SSB) instruction which stores the status of the CPU the instant before the interrupt was recognized, and then transfers program control to the interrupt processing routine. When interrupts are enabled by the device controller, the status storage cycle requested by the device controller is not accomplished until the accompanying interrupt is recognized. A status storage sequence is explained in the following paragraph.

**3.5.1 STATUS STORAGE SEQUENCE.** The Status Enable pulse (STATEN $-$ ) from the device controller initiates the status storage sequence. If the Interrupt Enable signal (INTEN $-$ ) is high when STATEN $-$  is presented, the BTC will request the next available memory cycle. If INTEN $-$  is low when STATEN $-$  is presented, the BTC issues an interrupt request to the CPU. The BTC waits for an interrupt recognition from the CPU before proceeding. An Interrupt Recognized (INTRECDEV, N $-$ ) signal is sent from the CPU when the DMAC interrupt bit in the CPU status register is set and an SSB instruction has been executed. Receipt of the interrupt recognition signal enables the BTC to proceed by requesting the next available memory cycle. If the interrupt has been disabled by the device controller, the BTC proceeds with status storage as soon as STATEN $-$  is received. If interrupts have been disabled in the CPU, status storage is delayed until the device controller interrupt is recognized.

**3.5.2 RESERVED STATUS LOCATIONS.** The locations shown in table 3-1 are reserved for DMAC status storage in both Model 960 and 980 computers.

Location  $96_{16}$  is reserved for the DMAC expander interrupt status word. This word indicates which of the eight expander peripheral controllers have interrupts pending. A logic 1 appears in the bit position corresponding to the channels that have registered interrupt requests (e.g., DMAC channel number 2 will set bit 2 of location  $96_{16}$ ). This word is applicable only to DMA expander interfaces



and not single controller configurations through the BTC/DMAC adapter card. Only bits 0 through 7 (corresponding to the eight expander chassis channels) are used, and bits 8 through 15 are written as zeros when expander status is stored. The channel address switches (or wire jumpers) on each BTC card number 1 establish the memory address used for status storage. One or two status words may be stored.

**Table 3-1. Reserved Status Locations**

DMAC Channel	Location (Hex)
Expander	96
0	98, 99
1	9A, 9B
2	9C, 9D
3	9E, 9F
4	A0, A1
5	A2, A3
6	A4, A5
7	A6, A7

### 3.6 STATUS WORD

The BTC stores either one or two status words depending on the device controller. The first status word is taken from the device controller data bus (RFOUT) and applied to the CPU. The second status word (if used) is taken from either the register file (RF3 or RF4) or the data counter circuit. The register file contains the list in progress starting address, and the data counter circuit contains the remaining data count. The number of status words and the origin of the second status word is directly controlled by the device controller. The store status cycle has memory access priority over data transfers within the BTC.

### 3.7 PROGRAMMING EXAMPLES

The following program examples are given to point out general techniques and considerations of DMAC programming. The examples include brief descriptions of the tasks being performed. Refer to the applicable *Assembly Language Programmers Reference Manual* for programming details.

**3.7.1 MODEL 980 COMPUTER EXAMPLE.** The following programming example (figure 3-3) writes a 500 character record on magnetic tape unit 1 from reserved memory named BUFFER. Following the write, a check is made to determine if the operation is complete. Chaining is not used but the magnetic tape unit will issue an interrupt when the write is complete. This sequence implies that DMAC interrupts are inhibited and that the progress of the specified operation is being followed by monitoring the status register. Typically, when operating with interrupts, the ATI would be followed by an idle (IDL) instruction to await completion of the operation.



240802-9701

TI 960/980 ASSEMBLY CODING FORM

LABEL		OPER		OPERAND				COMMENTS											
1	6	8	11	13	17	21	25	26	30	35	40	45	50	55	60				
		LDA	= 0																
		STA	* STATUS																
*	>CA	SELECTS	LIST ACQUISITION,	TAPE	UNIT 1	AND	BTC	CHANNEL	2										
		ATI	>CA																
		DATA	LIST																
		LDA	* STATUS																
		SNZ	A																
		BRU	\$ - 2																
		CPL	LEGAL																
		SEQ																	
		BRU	ERROR																
		BRU	CONT																
	STATUS	DATA	>9C																
	LIST	DATA	BUFFER, 500, >9000, 0																
*	LIST	WORD	1 =	STARTING	ADDRESS	OF	DATA												
*	LIST	WORD	2 =	CHARACTER	COUNT														
*	LIST	WORD	3 =	WRITE	COMMAND	WITH	INTERRUPTS	ENABLED											
*	LIST	WORD	4 =	CHAIN	LIST	ADDRESS													
	LEGAL	EQU	>8000																
	BUFFER	BSS	250																
PROGRAM				PROGRAMMED BY				CHARGE				PAGE							

(A)131418

Figure 3-3. Model 980 Computer Programming Example



**3.7.2 MODEL 960 COMPUTER EXAMPLE.** The programming example in figure 3-4 reads a 500 character record from magnetic tape unit 1 and stores the data in memory starting at location BUFFER. Following the read, a check is made to determine whether the operation is completed without error. Chaining is not selected. The program assumes that DMAC interrupts are enabled by the CPU and that the data and procedure registers were previously initialized.







## SECTION IV

### THEORY OF OPERATION

#### 4.1 GENERAL

This section contains detailed interface data and theory of operation information.

#### 4.2 INTERFACE SIGNALS

The BTC interfaces with the DMA port of either a 960 or 980 computer and with one of four peripheral devices. Interface signals at these interfaces are shown in figure 4-1 and summarized in the following tables. Additional data about these interface signals between the BTC and the device controller is given in the paragraphs following the tables to assist in interfacing a BTC with a device controller other than the four standard controllers. Additional data about the signals between the CPU and BTC is given in *Model 960/980 Computers Direct Memory Access Channel Manual*, part number 966312-9701.


#### 4.3 INTERFACE SIGNAL TABLES

Tables 4-1 through 4-4 provide a brief description of the interface signals shown in figure 4-1. The circuit board that receives an input or is the source of an output signal is given in the Input/Source column.

#### 4.4 BTC TO DEVICE CONTROLLER SIGNALS

The following signals are generated by the BTC for use by a device controller:

- ATI1.** This signal is a one clock time signal generated from the ATI or ADAC word 1 strobe (DEVATI1-). This pulse is generated when an ATI or ADAC command is addressing the selected device address. MRD(08-12)/Q contains the device field of instruction word 1 during this pulse. Word 1 data will be stored in RF2.
- ATI2.** This signal is a one clock time signal generated from the ATI or ADAC instruction word 2 strobe (DEVATI2-). This signal is generated only if the ATI or ADAC command is received while the device controller is not busy (BUSY-). The RFOUT lines contain word 2 data during this pulse. Word 2 data is stored in RF3.
- MRD(08-12)/Q.** These signals are the memory read data register output bits 8 through 12. The MRD register is loaded with every ATI, ADAC or data available pulse generated by the CPU; therefore, these bits should be decoded for the instruction word 1 device field only during the ATI1 pulse. The BTC MRD register outputs, MRD(08-12)/Q, must be sampled by the device controller at either the trailing edge of the ATI1 pulse or at system clock "true" in order to assure stability of the MRD data.
- LIST,N(N=1,2,3 or 4).** One clock time signals that indicate list word N is on the RFOUT lines.
- RFOUT.N-(N=00-15).** These signals represent a bi-directional data bus. The device controller receives and sends all data by these lines. The device controller can place data or a status word on this bus only when READY is true. RF1 will be on the bus unless some other register file has been selected or unless READY is true. The signals on these lines are inverted logic. Signal sources must be open collector.



(A)131420

Figure 4-1. BTC Interface Signals



Table 4-1. CPU to BTC Signals

Signal Name	Input/Source		Description
	Board No.	Pins	
AGDEV, N-	3	5-12	Indicates that CPU has granted access to device N. (N = 0 through 7)
CLOCK-	1	8	CPU clock signals: 960 = 3 MHz 960A, 960B } = 4 MHz 980, 980A, 980B
DATAV-	1	9	Indicates solid data on DEVMRD (00-15) lines
DEVATI1	1	15	Indicates that data on DEVMRD (00-15) lines is a valid first ATI or ADAC word
DEVATI2	1	16	Indicates that data on DEVMRD (00-15) lines is a valid second ATI or ADAC word
DEVMRD (00-16)	1	17-33	Data lines to BTC
INCOG, N-	3	41-48	Indicates that CPU has recognized the interrupt from device N. (N = 0 through 7)
PARERR-	1	47	Indicates a parity error in the data from the CPU.
RESET-	1	48	Signal to reset the BTC.

Table 4-2. BTC to CPU Signals

Signal Name	Input/Source		Description
	Board No.	Pins	
ARDEV, N-	3	14-21	Indicates that device N is requesting access to CPU memory. (N = 0 through 7)
DEVADD (00-15)	3	7- 22	Address lines to the CPU.
DEVFETCH-	2	25	Command to initiate a fetch cycle.
DEVMWD (00-16)	2	26-42	Data lines to the CPU. Bit 16 is parity bit.
DEVSTORE-	2	44	Command to initiate a store cycle.
INTDEV, N-	3	32 -39	Indicates that device N is requesting an interrupt of the program being executed. (N = 0 through 7).



Table 4-3. BTC to Device Controller Signals

Signal Name	Input/Source		Description
	Board No.	Pins	
ATI1	1	4	Indicates that device controller is being addressed.
ATI2	1	5	Indicates that ATI or ADAC word 2 is stored in BTC.
RFOUT (00-15)	1	50–65	Bi-directional data bus.
LIST, N	3	52–55	Indicates that list word N is on the RFOUT lines. (N = 1, 2, 3 or 4)
MRD08-12/Q	1	41–45	Data lines to apply ATI or ADAC word 1 data to the device controller.
MREST	1	76	Reset signal.
PARER	1	46	Indicates a parity error in the data or the RF OUT lines.
READY	3	60	Indicates origin of next data word.
SCLOCK	1	69	CPU clock to device controller (Ref. CLOCK–, table 4-1)
STATBUSY	3	70	Indicates that BTC has CPU memory access.
ZERO8	2	74	Indicates that low order 8 bits of data counter equal zero.
ZERO16	2	73	Indicates that all 16 bits of data counter equal zero.

Table 4-4. Device Controller to BTC Signals

Signal Name	Input/Source		Description
	Board No.	Pins	
ACK–	3	3	Indicates that data is ready for the BTC or accepted from the BTC.
BTCLR	1	6	Signal to clear all BTC controllers and flip flops.
BUSY–	1	7	Indicates that device controller is busy.
COUNT	2	5	Determines data for second status word.
DECOUNT–	3	26	Decrements data counter in BTC.



Table 4-4. Device Controller to BTC Signals (Continued)

Signal Name	Input/Source		Description
	Board No.	Pins	
DEVREAD	3	30	Indicates whether device controller is reading or writing.
INTEN-	3	40	Indicates that interrupt is enabled.
LISTEN-	3	51	Starts list subcontroller in BTC.
MEMEN-	3	58	Initializes data control flip flop and starts data subcontrollers in BTC.
RF4EN	3	65	Indicates the register file containing list starting address.
STATEN-	3	71	Initiates status subcontroller in BTC.
TWOSC	3	73	Indicates number of status cycles for the status subcontroller.

**READY.**

This signal indicates that either the device controller shall place the next data word or the first status word on the RFOUT lines, or that the BTC is ready to put the next write data word on the RFOUT lines. If STATBUSY and READY are true, the device controller places the first status word on the RFOUT lines. READY will be true for over four clock times.

If READY is true, STATBUSY false, and DEVREAD from the device controller true, the device controller places the next data word on the RFOUT lines. READY will be true for one clock time.

If READY is true, STATBUSY false, and DEVREAD false, the next data is ready to be placed on the RFOUT. The data word is placed on the RFOUT lines when ACK- from the device controller is true. READY will be true as long as there are data words in the register file. The device controller can place data on the RFOUT lines only when READY is true.

**PARER.**

This signal indicates that the data transfer between the BTC and the CPU did not have correct parity. The action to be taken about this signal is left to the device controller. PARER will remain true until the next status cycle or BTCLR.

**STATBUSY.**

This signal indicates that the status subcontroller in the BTC has access granted from the CPU for storing the status word or words into memory and has interrupt recognized if interrupts are enabled. This signal will remain true until the status word or words have been stored.



- MCOMP.** This one clock time signal indicates that a memory cycle has been completed by the BTC.
- ZERO8,ZERO16.** These signals indicate that the low order 8 bits of the data counter (ZERO8) or all 16 bits of the data counter (ZERO16) are equal to zero. The signals come true during the decrement pulse (DECOUNT-) and remain true until the next list initiation (LISTEN-).
- MREST.** This signal indicates that the CPU master reset switch or the power clear has been actuated. This signal may have a maximum of 10 standard TTL H or N series loads.
- SCLOCK.** This signal is the CPU system clock. The early 960 computer has a 3 MHz clock rate. 960/980 A and B models have a 4 MHz clock rate. The BTC uses the clock signals generated by the device controller without buffering. Therefore, the device controller must use clocks with the same delays as those used by the BTC. This signal is capable of supporting a maximum of 10 standard TTL H or N series loads.

#### 4.5 DEVICE CONTROLLER TO BTC SIGNALS

The following signals are generated by the device controller for BTC control and data inputs. All signal sources are open collector and synchronized with SCLOCK.

- LISTEN-.** This one clock time signal starts the list subcontroller in the BTC. The list subcontroller will fetch four list words. There are some restrictions on the use of this signal while storing status. Refer to the STATEN- signal description.
- RF4EN.** This signal indicates which register file contains the starting list address. When true (high), the address is in RF4. When false (low), the address is in RF3. This signal must be set with or before LISTEN- and not be changed until the next list enable pulse. The ATI or ADAC word 2 is always put into RF3. Therefore, before the LISTEN- signal is given (after the ATI or ADAC command), RF4EN must be reset or in the false state. This signal is also used by the status subcontroller to designate the register file containing the current list starting address.
- MEMEN-.** This one clock time signal starts the data subcontrollers. Once activated, the subcontrollers continue fetching or storing to, or from, sequential memory locations until the next LISTEN- signal is received. MEMEN- is used to initialize the data control flip flop. Therefore, it should be sent only once for each list.
- DEVREAD.** This signal indicates whether the device controller is reading or writing data. When true, the device is reading data. When false, the device is writing data. DEVREAD must be set with or before MEMEN- and stay set until the next LIST3 pulse.
- ACK-.** This signal indicates that data is ready to be transferred to the register file in device read mode (DEVREAD true) or that data has been taken from the data bus (RFOUT lines) in the device write mode (DEVREAD false). In the device read mode, this signal remains true until the READY signal is received. In the device write mode, this signal is a one clock time signal and can be set only if READY is true.




- DECOUNT-**. This one clock time signal decrements the data counter in the BTC by one. The signal shall not come true while STATBUSY is true if the data counter is to be stored as the second status word.
- STATEN-**. This one clock time signal starts the status subcontroller. One or two status words are stored, depending on the logic level of TWOSC. The following restrictions must be observed when generating STATEN- and LISTEN-.
1. Do not initiate STATEN- and LISTEN- at the same time.
  2. If LISTEN- has been issued, do not issue STATEN- until all list words have been fetched (LIST4).
- INTEN-**. This signal indicates that the interrupt is enabled and is usually controlled by a list word bit assignment. INTEN- must be true before and during STATEN- if an interrupt is to accompany status storage.
- TWOSC**. This signal indicates two status cycles. TWOSC, when true, indicates that two status words are to be stored. TWOSC, when false, indicates one status word is to be stored. This signal must stay set as long as STATBUSY is true.
- COUNT**. This signal, when true, indicates that the data counter data will be stored as the second status word. When false, this signal indicates that the starting list address will be stored as the second status word. COUNT false and RF4EN true indicate that RF4 data will be stored as the second status word. COUNT false and RF4EN false indicate that RF3 data will be stored as the second status word. COUNT must stay set as long as STATBUSY is true.
- BUSY-**. This signal indicates that the device subcontroller is busy. It is used to inhibit storing ATI1 and ATI2 instructions in the register file and also inhibits generation of the ATI2 strobe.
- BTCLR-**. This signal resets all active subcontrollers and flip-flops in the BTC. It is ORed with MREST in the BTC; therefore, it has the same effect as pushing the reset pushbutton. This signal may cause data parity errors if sent while the BTC is addressing the CPU memory.

#### 4.6 THEORY OF OPERATION

Figure 4-2 is a detailed block diagram of the BTC. Refer to this diagram and the referenced figures within the subcontroller descriptions to aid in understanding the operation of the BTC.

#### 4.7 INITIALIZATION SUBCONTROLLER


The initialization subcontroller monitors the ATI or the ADAC instruction from the CPU. When executing the ATI or ADAC instruction, the CPU sends out two strobe signals (DEVATI1 and DEDATI2), one for each word. With each strobe the DEVMRD bus data is clocked into the MRD register. Each strobe is also latched in the control section. When the first strobe is latched, the next system clock (CLOCK-) advances the subcontrollers to state 1 (IN1/Q). ATI timing is shown in figure 4-3. Figure 4-4 is a flowchart of the initialization subcontroller.



NOTE 1 NUMBER IN SYMBOL INDICATES CIRCUIT BOARD LOGIC DIAGRAM  
 EX12--BTC BOARD NO. 2, SHEET 2 OF THE LOGIC DIAGRAM  
 2 IN CONTROL OUT AND CONTROL IN SIGNALS N=ANY CHANNEL NUMBER  
 OF 0 THROUGH 7


(B)131421

Figure 4-2. BTC Block Diagram



(A)131422

Figure 4-3. ATI Timing Diagram



(A)131423

Figure 4.4. Initialization Subcontroller Flowchart



In state 1, MRD bits 13 through 15 are compared with the address assigned to the controller. If a comparison is found, an AT11 signal is sent to the device controller. If a comparison is found and the BUSY $\bar{}$  signal is high, the subcontroller returns to state 0. Any action to be taken is up to the device controller. If a comparison is found and the BUSY $\bar{}$  signal is low, MRD is clocked into RF1 and the subcontroller advances to state 2 (IN2/Q).

The subcontroller waits in state 2 until DEVATI2 strobe is latched and then advances to state 3 (IN3/Q). In state 3, MRD register data is transferred to RF3 and the subcontroller advances to state 4 (IN4/Q). In state 4, RF3 is selected to the RFOUT data bus, an AT12 signal is sent to the device controller to transfer the data to the controller, and the subcontroller returns to state 0.

#### 4.8 LIST SUBCONTROLLER

The list subcontroller is activated and advanced to state 1 by the list enable (LISTEN $\bar{}$ ) signal from the device controller. List acquisition timing is shown in figure 4-5. Figure 4-6 is the flowchart for the list subcontroller.

In state 1 (LC1/Q), a check for the three following conditions is made:

1. A memory cycle is not in progress (MCIP $\bar{}$ ), and one is not about to start. The signal MCIP $\bar{}$  indicates that memory cycle request AR/Q is not set and is not imminent due to a status subcontroller state (STATBUSY or SC3/Q).
2. If DEVREAD is false, the memory data subcontroller is not about to start a memory cycle request due to MD2/Q or MD2/D.
3. If DEVREAD is true, all data transferred to the BTC from the previous list acquisition has been stored in the CPU memory. This is indicated by the buffer empty (BUFRMTY $\bar{}$ ) signal.


When these conditions are met, the subcontroller advances to state 2 on the next system clock. As the subcontroller advances to state 2, AR/Q is set, the memory data and device data subcontrollers are set to their state 0, and the register file flip-flops RF1/Q and RF2/Q are reset. The signal AR/Q causes the memory access request AR,N- signal to be sent to the CPU memory controller.

In state 2 (LC2/Q), the list starting address is loaded into the address register and the subcontroller is advanced to state 3. If register file 4 enable (RF4EN) is high, the list starting address is loaded in RF4. If RF4EN is low, it is loaded in RF3. Also, in state 2 the list counter is set to logic 1 (LCNT1).

The list counter is a 4-bit shift register that is loaded with logic 1 in the low order bit position in state 2 and shifted each time the subcontroller is in state 4.


The subcontroller waits in state 3 (LC3/Q) until the data available latch (DATAVL) is set by the DATAV $\bar{}$  signal from the CPU memory controller. When memory is available, the CPU memory controller sends access granted (AGDEV,N $\bar{}$ ) in response to the ARDEV,N $\bar{}$  sent to it when the subcontroller was advancing to state 2. The symbol, N, denotes one of the BTC channel addresses, 0 through 7. Access granted initiates the memory subcontroller which starts fetching the four list words. The first DATAVL indicates that list word 1 is in the MRD register.

In state 3, list word 1 is transferred from the MRD register to RF2. The next system clock steps the subcontroller to state 4.



(A)131424

Figure 4-5. List Acquisition Timing Diagram



(A) 131425




Figure 4-6. List Subcontroller Flowcharts



In state 4 (LC4/Q), RF2 is selected to the RFOUT lines and the LIST1 signal is sent to the device controller. On the next system clock, the list counter is shifted one time and the subcontroller returns to state 3 to wait for the next DATAVL. The subcontroller continues alternating between state 3 and state 4 transferring the list words to the register file in state 3 and sending the LIST signals to the device controller in state 4.

The second list word is the data count. The data count is transferred to the data counter in state 4 when LCNT2 is high. To make it easier to decode data counter zero (ZERO8 or ZERO16), the data counter is initialized with a two's complement number by loading a one's complement number and then incrementing once. Data counter incrementing is accomplished in state 4 when LCNT3 is high. With the data counter loaded with a two's complement number and incremented with each decrement counter (DECOUNT-) pulse from the device controller, the carry out of the counter indicates data counter zero.

When in state 3 with LCNT4 high, the data starting address (first list word), which was transferred to RF2, is now transferred to the address register (ADDR). The fourth list word, which is the chain address, is transferred from the MRD register to either RF3 or RF4 depending on the logic level of RF4EN.

When the subcontroller is in state 4 and LCNT4 is high, the next clock pulse returns the subcontroller to state 0.

In summary, a list acquisition places list word 1 in the BTC memory address register, list word 2 in the data counter register (in two's complement form), and list word 4 into register file location 3 or 4. List word 3 is not used by the BTC controller. All list words are presented to the device interface. When a list word is on the device interface bi-directional bus, a signal (LIST N, where N=1 to 4) is sent to indicate that list word N is available. During initialization list acquisition, register file four should receive the chain address, list word four. Thereafter, the chain list acquisitions should alternately place the chain address in register files three and four. The destination is controlled by the device controller signal RF4EN which points to the starting data address. Note it is necessary for the BTC to maintain the present list address and next list address.

#### 4.9 MEMORY SUBCONTROLLER


Memory requests in the BTC are initiated by the individual subcontrollers. The subcontroller requiring memory sets the memory access-request flip-flop which causes signal AR,N- to be sent to the CPU memory controller. When memory is available, the CPU sends access granted (AGDEV,N-) which activates the memory subcontroller. The memory subcontroller manages data flow between the CPU memory and the BTC. The memory subcontroller is divided into three sections as follows:

Memory read—States 1, 2 and 3

Memory write—States 4 and 5


Status—States 6, 7 and 3

The memory controller flowchart is presented in figure 4-7.



(A)131426 (1/2)

Figure 4-7. Memory Subcontroller Flowchart (Sheet 1 of 2)



(A)131426 (2/2)

Figure 4-7. Memory Subcontroller Flowchart (Sheet 2 of 2)



**4.9.1 MEMORY READ—DATA AND LIST WORDS.** Memory read (MEMREAD) is high if the list subcontroller is active, or if the device read (DEVREAD) signal is low and status busy (STATBUSY) is low. The device address lines (DEVADD) are enabled to the CPU memory controller as soon as AGDEV,N— is low. They stay enabled through the next two complete clock cycles. The DEVADD lines can be fed either address register data (ADDR) or status address data by use of the status address enable (STADDEN—) signal.

When AGDEV,N— is high, STATBUSY low, and MEMREAD high, the memory subcontroller advances to state 1 (MC1/Q). In state 1, the fetch pulse (DEVFETCH—) is sent to the CPU memory controller and the subcontroller advances to state 2 (MC2/Q). Also in state 1, AR,N— is reset if the memory cycle was for fetching data, or if it is the fourth memory cycle during a list acquisition.

During list acquisition, memory is not released until all four list words have been accessed. In state 2, the address register is incremented and a memory complete (MCOMP) signal is sent to the device controller. There is only one data available line coming from the CPU memory controller. The BTC must select the DATAV pulses that are for fetch cycles it initiated. The data available flip-flop (DATAVEN) is set in state 2 and is used to enable the data available latch (DATAVL). DATAVL resets DATAVEN. The subcontroller advances through state 3 (MC3/Q) to state 0. State 3 provides a 1-microsecond delay between consecutive fetch pulses.

**4.9.2 MEMORY WRITE—DATA.** When AGDEV,N— is high, STATBUSY low, and MEMREAD low, the subcontroller will be storing data and will advance to state 4. The device address lines (DEVADD) and the device data lines (DEVMWD) are enabled to the CPU when memory access is granted. In state 4 (MC4/Q), the store pulse (DEVSTORE—) is sent to the CPU memory controller and AR/Q is reset. The data to be stored is in either RF1 or RF2. The state of the register file control flip-flop (DRF1/Q) indicates which register file the data is stored in. If DRF1/Q is high, data is in RF1. If DRF1/Q is low, data is in RF2. The appropriate register file is selected to the RFOUT lines. The register file flip-flop (RF1/Q or RF2/Q) is reset when data is taken out of that register file and the subcontroller advances to state 5.

The register file flip-flops (RF1/Q and RF2/Q) outputs are used by the data subcontrollers (memory and device) to indicate where the next data word is to be stored or read from, and whether or not the register file is empty or full. In state 5 (MC5/Q), the address register is incremented, the DRF1/Q flip-flop toggled, and the subcontroller returns to state 0.

**4.9.3 MEMORY WRITE STATUS.** When AG is high, and STATBUSY high, the subcontroller will be storing status and will advance to state 6 (MC6/Q). When storing status, there may be one or two words to be stored as indicated by the two store cycles (TWOSC) signal from the device controller. The second word will be either the remaining data count in the data counter circuit or the starting address of the list that was being executed when the store status was requested. The count signal from the device controller selects the source of the second status word. The list address can be in either RF3 or RF4; RF4EN high indicates it is in RF4, and RF4EN low indicates it is in RF3. The second status word is being stored when status controller state 5 (SC5/Q) is high.

The first status word always comes from the device controller. The device controller puts this word on the RFOUT lines when STATBUSY and READY are both high. The first status word is not stored in the register file but goes directly to the DEVMWD lines. When two status words are to be stored (TWOSC) and the remaining data count is to be selected as the second status word (COUNT), then the data counter output (DCOUT) is gated onto the memory data input (DEVMWD) lines.



#### 4.10 MEMORY DATA SUBCONTROLLER

The memory data subcontroller uses register file locations 1 and 2 as a 2-word buffer for data being transferred to or from memory. The memory data subcontroller starts a memory cycle (sets AR/Q) when the device is writing data and the register file is not full or if the device is reading data and the register file has data in it. AR/Q cannot be set if there is a memory cycle in progress. Figure 4-8 is a flowchart of the memory data subcontroller.

The register file that data will be stored in depends on the states of the DRF1/Q, RF1/Q and RF2/Q flip-flops. Table 4-5 illustrates the file that data will be stored in. Note that control flip-flop DRF1/Q is set to the true state when the memory data subcontroller enters the state MD1/Q. Subsequent control of the DRF1/Q flip-flop, until the next list is acquired, will be steered by the device data subcontroller. DRF1/Q will indicate to the device data subcontroller which register file location contains the next word to be written by the device, or the register file destination of the data read by the device.

**Table 4-5. Register File Storage**

Signal State			Storage File	Access File
DRF1/Q	RF1/Q	RF2/Q		
H	L	X	RF1	RF1
H	H	X	RF2	RF1
L	X	H	RF1	RF2
L	X	L	RF2	RF2

Note: X = don't care


When the device is reading data and the BTC is transferring data to memory, the memory data subcontroller requests a memory cycle each time the register file buffer contains data [BUFRMTY (low), buffer empty false]. The memory data subcontroller selects the appropriate register file location for data to be transferred to memory. The device data subcontroller selects the appropriate register file location as destination for device data.

If the device is writing data, as soon as the memory enable (MEMEN $\bar{}$ ) signal is received from the device controller, the subcontroller issues requests for two words to fill the buffer (register file locations 1 and 2). After the buffer is full, the subcontroller initiates a memory cycle request every time a word is taken by the device controller. When the device is writing data, READY stays set as long as the buffer is not empty or status busy is not high.

If the BTC is fetching data from memory, the subcontroller advances to state 2 when AR/Q is set and waits for the DATAVL signal from the memory subcontroller. When DATALL is high, the data in the MRD register will be stored in RF1 or RF2.


#### 4-11. DEVICE DATA SUBCONTROLLER

The device data subcontroller is the data interface with the device controller. Figure 4-9 is a flowchart for the device data subcontroller. The device data subcontroller supplies data when the device is writing and takes data when the device is reading. The MEMEN $\bar{}$  signal enables the subcontroller and advances it to state 1 (DD1/Q). It will remain in state 1 until the next list



(A)131427

Figure 4-8. Memory Data Subcontroller Flowchart



(A)131428

Figure 4-9. Device Data Subcontroller Flowchart



actuation (LC2/D + ATI2), and BTC clear (BTCLR–), or a reset (RESET–) occurs and then it will return to state 0. As the subcontroller advances, the register file 1 control flip-flop (DRF1/Q) is set. This flip-flop controls which register file (RF1 or RF2) the next data word will be taken from. Register file locations 1 and 2 have associated flip-flops (RF1/Q or RF2/Q) that are set when that register file contains a data word. DRF1/Q is toggled each time a word is taken from either RF1 or RF2. The device data subcontroller toggles DRF1/Q when the device is writing data; the memory subcontroller toggles DRF1/Q when the device is reading data.

When the device is writing data, DEVREAD is low. The memory data subcontroller sends the READY signal to the device controller when write data is available in the register file buffer. The device controller responds with the signal ACK– when it is ready to receive the data on the RFOUT bus. The device data subcontroller waits for the data request signal ACK–. The ACK– signal is low for one clock time. With these signal conditions set, DRF1/Q is checked for its state. If DRF1/Q is set, RF1 is selected to the RFOUT lines and RF1/Q is reset. If DRF1/Q is not set, RF2 is selected to the RFOUT lines and RF2/Q is reset. RF1 and RF2 are loaded and their flip-flops are set by the memory data subcontroller.

When the device is reading data, the ACK– signal remains high until the READY signal is sent to the device and the subcontroller advances to state 2, if the status subcontroller is not activated and the register file is not full. The register file full (BUFRFULL) signal is generated when both RF1 and RF2 contain data.

In state 2 (MC2/Q), data is clocked into RF1 or RF2 according to the signal levels on the DRF1/Q, RF1/Q, and RF2/Q signal lines. Table 4-5 illustrates the file that data is stored in for the specific states of DRF1/Q, RF1/Q, and RF2/Q.

#### 4-12. STATUS SUBCONTROLLER


The status subcontroller is activated by the status enable (STATEN–) signal from the device controller. Figure 4-10 is a flowchart of the status subcontroller. If interrupt enable (INTEN–) is low, the subcontroller advances to state 2 (SC2/Q) with the next system clock. If INTEN– is high, it advances to state 3 (SC3/Q).

In state 2, the interrupt device (INTDEV,N–) signal for the selected channel (N = 0–7) to the CPU is enabled. The subcontroller remains in state 2 and INTDEV,N– remains low until interrupt recognized (IRECOG–) for the requesting channel is received from the CPU. IRECOG,N– and system clock advance the subcontroller to state 3.

In state 3, the subcontroller sets AR/Q if it is not already set and if ACK– is not high. AR/Q set means that some other subcontroller is using memory. ACK– low means that the device controller has data to transfer to or from the RFOUT bus. The access granted (AGDEV–) signal from the CPU activates the memory subcontroller. The memory subcontroller stores the status words.

In state 4 (SC4/Q) the subcontroller waits for a memory complete (MCOMP) signal from the memory subcontroller. If the two status cycles (TWOSC) signal is high, the data counter is decremented, and the subcontroller advances to state 5. If TWOSC is low, the data counter is not decremented, and the subcontroller returns to state 0. Status cycle busy (STATBUSY) will be high as long as the subcontroller is in state 4 or 5.

The data counter was loaded with a two's complement number. Therefore, when storing the data counter as the second status word, it must first be decremented and then inverted to store the correct count. At the end of the second status cycle, the data counter is incremented to get the counter back to a two's complement number. In state 5 (SC5/Q), the subcontroller waits for state 7 of the memory controller (MC7/Q), increments the data counter, and returns to state 0.



(A)131429

Figure 4-10. Status Subcontroller Flowchart



## SECTION V

### MAINTENANCE

#### 5.1 GENERAL

This section contains maintenance information for circuit board isolation and replacement. Preventive maintenance is not required for the block transfer controller circuit boards.

#### 5.2 FAULT ISOLATION

Fault isolation in any direct memory access system is complicated by the number of interfaces involved. A general list of the potential problem areas is given in table 5-1.

**Table 5-1. Potential Problem Areas**

<b>System Area</b>	<b>Possible Component</b>
CPU	<ol style="list-style-type: none"><li>1. AU circuit board.</li><li>2. Memory controller circuit board.</li><li>3. DMAC interface circuit board.</li></ol>
Internal Expansion	<ol style="list-style-type: none"><li>1. Cable—DMAC interface circuit board to BTC/DMAP adapter circuit board.</li><li>2. BTC/DMAP adapter board.</li><li>3. BTC circuit boards (3).</li><li>4. Device controller boards.</li></ol>
External Expansion	<ol style="list-style-type: none"><li>1. Cable—DMAC interface circuit board to expander circuit boards.</li><li>2. Expander circuit boards (4).</li><li>3. Expansion chassis power source and internal power supplies.</li><li>4. BTC circuit boards.</li><li>5. Device controller circuit boards.</li></ol>
Peripheral Device	<ol style="list-style-type: none"><li>1. Device controller circuit board to peripheral cable.</li><li>2. Peripheral device power source and internal power supplies.</li><li>3. Daisy-chain cabling to additional devices.</li><li>4. Cable terminators (if required).</li></ol>

Review the following suggestions to help isolate the cause of a system failure.

1. Visually inspect the system for the following conditions:
  - a. AC power available and power switches turned on.
  - b. Circuit boards oriented correctly and in correct locations (refer to Section II Installation).
  - c. Peripheral devices are powered correctly and on line.



- d. All connecting cables in place and secure.
- e. Line terminators installed in peripherals (if required).
- 2. Check the channel address on BTC No. 1 circuit card and ensure that it agrees with the requirements of the software being executed. Ensure that no other BTC No. 1 circuit card has the same channel address.
- 3. Perform the device performance demonstration test (PDT). PDT kits are provided with each DMA peripheral. The kit includes object code in the appropriate media, and operating instructions which include the source listings and flowcharts. Again, ensure that the channel address on BTC No. 1 circuit card is the address required by the PDT, and that following testing, it is returned to the address required by the system software.
- 4. If the PDT fails to execute properly, check for a device failure. The peripheral is the most likely failure due to its mechanical nature. Test the device offline, if possible. Inspect and clean read or write mechanisms where applicable.
- 5. Perform the PDTs of other devices in the system to verify that the CPU to DMA interface is operating correctly.
- 6. Exchange the block transfer controller circuit cards of the failed device with the block transfer controller circuit cards of a device that is operating properly. Ensure that the channel address is changed when interchanging boards. The circuitry on the individual circuit cards is as follows:

<b>Board Name</b>	<b>Circuits on Board</b>
BTC No. 1	Initialization subcontroller, Memory read data, and Register files.
BTC No. 2	Memory subcontroller, Data subcontroller, Address register, and Memory write data.
BTC No. 3	Device data subcontroller, Memory data subcontroller, List subcontroller, and Status subcontroller.

- 7. Verify that the CPU is functioning properly by performing the CPU Performance Assurance Tests contained in the documentation kit.
- 8. Remove all other device controllers and their associated block transfer controller circuit cards to eliminate any possible interaction between the failing controller and the other controllers in the system. Perform the PDT for the device associated with the failing controller.

**SECTION VI****PARTS LIST****6.1 GENERAL**

This section contains assembly drawings and parts lists for the block transfer controller circuit boards. The block transfer controller is implemented on both multilayer and wire wrap circuit boards. The drawings for both types of circuit boards are included in this section.

<b>Name</b>	<b>Drawing Number :</b>	<b>Page</b>
BTC No. 1 Assembly Drawing (Multilayer)	966466	6-3
BTC No. 2 Assembly Drawing (Multilayer)	966464	6-7
BTC No. 3 Assembly Drawing (Multilayer)	966462	6-11
BTC No. 1 Assembly Drawing (Wire Wrap)	240656	6-15
BTC No. 2 Assembly Drawing (Wire Wrap)	240658	6-19
BTC No. 3 Assembly Drawing (Wire Wrap)	240660	6-23





240802-9701

TEXAS INSTRUMENTS INCORPORATED		DATE 05/01/75		LIST of MATERIAL		PAGE 1 of		PART NUMBER LM 966466-0001		REV J		
PART ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0001	00001.000	EA		966467-0001	PW RD-BTC 1							
0002	00003.000	EA		222222-7400	NETWORK SN7400N	-SN7400N						
0002A					Z10, Z28, Z31							
0003	00001.000	EA		222222-7402	NETWORK SN7402N	TI--SN7402N						
0003A					Z8							
0004	00003.000	EA		222222-7404	NETWORK SN7404N							
0004A					Z4, Z6, Z7							
0005	00001.000	EA		222222-7408	NETWORK-SN7408N							
0005A					Z27							
0006	00002.000	EA		222222-7410	NETWORK SN7410N	-SN7410N						
0006A					Z12, Z23							
0007	00002.000	EA		222222-7437	NETWORK SN7437N							
0007A					Z1, Z13							
0008	00003.000	EA		222222-7474	NETWORK SN7474N	-SN7474N						
0008A					Z15, Z29, Z32							
0009	00002.000	EA		222222-7486	NETWORK-SN7486N							
0009A					Z24, Z33							
0010	00004.000	EA		222222-7170	NETWORK SN74170N							
0010A					Z9, Z19, Z25, Z26							
0011	00004.000	EA		222222-7174	NETWORK SN74174N							
DRAFTSMAN		DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	BTC 1, PWB ASSY				
APPROVING		DATE	APPROVING ENGINEER	DATE	RELEASED	DATE	PROJECT NO	LM 966466-0001				

TEXAS INSTRUMENTS INCORPORATED		DATE 05/01/75		LIST of MATERIAL		PAGE 2 of		PART NUMBER LM 966466-0001		REV J		
PART ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER						
0011A					Z2, Z3, Z11, Z17							
0012	00001.000	EA		222222-7175	NETWORK SN74175N							
0012A					Z30							
0013	00002.000	EA		222222-7180	NETWORK SN74180N							
0013A					Z16, Z20							
0014	00004.000	EA		244712-8266	NETWORK-8266 2-INPUT, 4-BIT DIGITAL MXPR							
0014A					Z14, Z18, Z21, Z22							
0015	00001.000	EA		972547-0005	SWITCH, SLIDF-SPST, DIP 5 SWITCHES	KEE-CTS206005						
0015A					S1							
0016	00002.000	EA		972924-0010	CAP FIX TANT SOLID 22 MFD 10 % 15 VOLT	QPL-M39003/1-2271						
0016A					C1, C2							
0017	00008.000	EA		230590-9000	CAP .05 MF 12 V 20. % CER TRANSCAP	ERI-5635-000-Y5F0503M						
0017A					C3 THRU C10							
0018	00021.000	EA		972975-0041	RES FIX COMP 470 OHMS 5 % 1/8 WATT	QPL-FC05G471J5						
0018A					R1 THRU R21							
0019	REF	EA		966586-9901	SOURCE TAPE, MASTERFILE-BTC							
0020	REF	EA		966776-9901	DIAGRAM, LOGIC, DET-BTC #1 (PWB)							
0021	00001.000	FT		417671-3999	WIRE HOOKUP 28 AWG TYPE ET INS WHITE	QPL-MIL-W-16878/6A						
0022	REF	EA		973601-9901	TEST PROCEDURE, BTC #1							
DRAFTSMAN		DATE	CED DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE	BTC 1, PWB ASSY				
APPROVING		DATE	APPROVING ENGINEER	DATE	RELEASED	DATE	PROJECT NO	LM 966466-0001				





240802-9701



TEXAS INSTRUMENTS INCORPORATED

DATE 05/01/75

LIST OF MATERIAL

PAGE 1 of

PART NUMBER LM 966464-0001 REV 6

ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF MEAS	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		966465-0001	PM PD-BTC 2	
0002	00002.000	EA		222222-7400	NETWORK SN7400N	-SN7400N
0002A					Z20, Z35	
0003	00002.000	EA		222222-7402	NETWORK SN7402N	TI--SN7402N
0003A					Z5, Z32	
0004	00001.000	EA		222222-7404	NETWORK SN7404N	
0004A					Z19	
0005	00003.000	EA		222222-7405	NETWORK SN7405N	
0005A					Z3, Z7, Z8	
0006	00001.000	EA		222222-7406	NETWORK-SN7406N	
0006A					Z13	
0007	00002.000	EA		222222-7408	NETWORK-SN7408N	
0007A					Z10, Z30	
0008	00002.000	EA		222222-7408	NETWORK-SN7408N	
0008A					Z23, Z36	
0009	00004.000	EA		222222-7157	NETWORK SN74157N	
0009A					Z4, Z9, Z14, Z15	
0010	00002.000	EA		222222-7174	NETWORK SN74174N	
0010A					Z24, Z25	
0011	00001.000	EA		222222-7175	NETWORK SN74175N	
DRAFTSMAN	DATE	CAD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						BTC 2, PWB ASSY
APPD MGR	DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
						810019101
						PART NUMBER LM 966464-0001 REV 6



TEXAS INSTRUMENTS INCORPORATED

DATE 05/01/75

LIST OF MATERIAL

PAGE 2 of

PART NUMBER LM 966464-0001 REV 6

ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF MEAS	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0011A					Z33	
0012	00003.000	EA		222222-7180	NETWORK SN74180N	
0012A					Z18, Z27, Z28	
0013	00008.000	EA		222222-7193	NETWORK SN74193N	-SN74193N
0013A					Z11, Z16, Z21, Z22, Z26, Z29, Z31,	
0013B					Z34	
0014	00001.000	EA		240000-7411	NETWORK-SN7411N	
0014A					Z17	
0015	00004.000	EA		244712-8267	NETWORK, DM8267B	
0015A					Z1, Z2, Z6, Z12	
0016	00001.000	EA		972975-0041	RES FIX COMP 470 OHMS 5 % 1/8 WATT	QPL- RC05G471JS
0016A					R1	
0017	00003.000	EA		230590-9000	CAP .05 MF 12 V 20. % CER TRANSCAP	ERI-5635-000-Y5F0503M
0017A					C3, C4, C5	
0018	00002.000	EA		972924-0010	CAP FIX TANT SOLID 22 MFD 10 % 15 VOLT	QPL-M39003/1-2271
0018A					C1, C2	
0019	REF	EA		966586-9901	SOURCE TAPE, MASTERFILE-BTC	
0020	REF	EA		966779-9901	DIAGRAM, LOGIC, DET-BTC #2 (PWB)	
0021	REF	EA		973602-9901	TEST PROCEDURE, BTC #2	
DRAFTSMAN	DATE	CAD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						BTC 2, PWB ASSY
APPD MGR	DATE	APPD PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
						PART NUMBER LM 966464-0001 REV 6





240802-9701



TEXAS INSTRUMENTS INCORPORATED

LIST OF MATERIAL

DATE 05/16/76

PAGE 1 of

PART NUMBER LM966462 -0001 REV H

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		966463 -0001	PM EC- BTC 3	
0002	00010.000	EA		22222 -7400	NETCRK SN7400N	-SN7400N
0002A					Z9, Z11, Z14, Z19, Z24, Z25, Z33,	
C002B					Z40, Z46, Z48	
0003	00004.000	EA		22222 -7402	NETWORK SN7402N	TI- -SN7402N
C003A					Z12, Z23, Z27, Z44	
C004	00005.000	EA		22222 -7404	NETCRK SN7404N	
C004A					Z4, Z6, Z26, Z35, Z45	
C005	00004.000	EA		22222 -7408	NETCRK-SN7408N	
C005A					Z5, Z15, Z28, Z49	
0006	00006.000	EA		22222 -7410	NETWORK SN7410N	-SN7410N
C006A					Z8, Z30, Z32, Z36, Z37, Z41	
C007	00002.000	EA		22222 -7420	NETCRK SN7420N	-SN7420N
C007A					Z22, Z31	
C008	00004.000	EA		22222 -7451	NETCRK SN7451N	-SN7451N
C008A					Z20, Z21, Z38, Z39	
0009	00001.000	EA		22222 -7474	NETCRK SN7474N	-SN7474N
C009A					Z29	
0010	00001.000	EA		22222 -7486	NETCRK-SN7486N	
C010A					Z13	
DRAFTSMAN	DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
		<i>Waltz</i>	9/1/76			BTC 3, PWB ASSY
APP'D MFG	DATE	APP'D PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
						5100/8101
						PART NUMBER LM966462 -0001 REV H



TEXAS INSTRUMENTS INCORPORATED

LIST OF MATERIAL

DATE 05/16/76

PAGE 2 of

PART NUMBER LM966462 -0001 REV H

PRINT ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0011	00001.000	EA		22222 -7455	NETCRK SN7495N	-SN7495N
0011A					Z43	
0012	00002.000	EA		22222 -7145	NETWORK SN74145N	
C012A					Z2, Z3	
0013	00002.000	EA		22222 -7151	NETCRK SN74151N	
0013A					Z1, Z7	
0014	00002.000	EA		22222 -7174	NETCRK SN74174N	
0014A					Z17, Z34	
0015	00003.000	EA		22222 -7175	NETCRK SN74175N	
0015A					Z16, Z18, Z42	
0016	00001.000	EA		240000 -7411	NETCRK-SN7411N	
0016A					Z10	
0017	00002.000	EA		972924 -0010	CAP FIX TANT SOLID 22 MFD 10 & 15 VOLT	QPL -M39003/1-2271
C017A					C1, C2	
0018	00006.000	EA		230590 -9000	CAP .05 MF 12 V 20. & CEP TRANSCAP	ERI -5635-000-Y5F05
C018A					C3 THRU C8	
0019	00009.000	EA		972975 -0041	RES FIX CMP 470 OHMS 5 & 1/8 WATT	QPL - RC05G471JS
C019A					R1 THRU R9	
C020	REF	EA		966586 -9901	SOURCE TAPE, MASTER FILE-BTC	
C021	REF	EA		966780 -9901	DIAGRAM, LCCIC, DET-BTC #3 (PWB)	
DRAFTSMAN	DATE	CEO DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						BTC 3, PWB ASSY
APP'D MFG	DATE	APP'D PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
						PART NUMBER LM966462 -0001 REV H



240802-9701

PART NUMBER		REV	
LMP66462 -0001		H	

TEXAS INSTRUMENTS INCORPORATED		DATE 09/16/76		LIST OF MATERIAL		PAGE 3 of	
PRINT FROM NUMBER	QUANTITY REF ASSEMBLY	UNIT OF MEASURE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER	
C022	REF	EA		973603 -9901	TEST PROCEDURE, BTC#3		
0023	AR	EA		535578 -CC06	WIRE, ELEC, SOLID, 24AWG		

DRAFTSMAN	DATE	CAD DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
						BTC 3,PWB ASSY


  

APPROVING	DATE	PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO	PART NUMBER		REV
							LMP66462 -0001		H

940656

REV	DESCRIPTION	DATE	APPD
A	365974 (E) 1-2-72	1/2/72	
FD: INSERT FOR ALL UNUSED LOCATIONS			
LM: ITEM 19 QTY WAS 5			
B	374,800 (D) 1/22/73	1/22/73	
ADDED ITEM 17 TO LM			

NOTES: UNLESS OTHERWISE SPECIFIED  
 1. NETWORKS ARE SNTA SERIES  
 2. H2, H3, & H4 ARE TERM. BOARDS LM ITEM NO. 15  
 3. B0 IS A WIRED PLUG LM ITEM NO. 16



MARK ASSY P/N & REV LETTER

INITIAL CONT. MEM RG DATA & REG FILE #1

MARK TITLE

UNLESS OTHERWISE SPECIFIED	PROCESSING	DESCRIPTION	QUANTITY	UNIT OF MEASUREMENT	PART NUMBER	PREVIOUS PART NUMBER
DECIMALS AS SHOWN FRACTIONAL: 1/16 ANGULAR: 1/16 DIMENSIONS TO BE MACHINED DIMENSIONS TO BE REMOVED ALL DIMENSIONS TO BE SHOWN WITH UNLESS OTHERWISE SPECIFIED DO NOT SCALE THIS DRAWING ALL DIMENSIONS IN INCHES SURFACES MARKED TO HAVE	IR BEER STAMP RISC HEIGHT .12, COLOR BLM	217536	8960/8980 A			
UNITED STATES STANDARDS B13 TO 136 1951 230 2300 2300 1 1952						



240802-9701



TEXAS INSTRUMENTS  
INCORPORATED

DATE 05/01/75

LIST OF MATERIAL

PAGE 1 of

LM PART NUMBER 240856-0001 REV B

QTY	QTY PER ASSEMBLY	UNIT OF MEAS	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		240855-0001	INITIAL CONT, MEM RD DATA&REG FILE ASSY	
0002	00003.000	EA		222222-7400	NETWORK SN7400N	-SN7400N
0003	00001.000	EA		222222-7402	NETWORK SN7402N	TI--SN7402N
0004	00003.000	EA		222222-7404	NETWORK SN7404N	
0005	00001.000	EA		222222-7408	NETWORK-SN7408N	
0006	00002.000	EA		222222-7410	NETWORK SN7410N	-SN7410N
0007	00002.000	EA		222222-7437	NETWORK SN7437N	
0008	00003.000	EA		222222-7474	NETWORK SN7474N	-SN7474N
0009	00002.000	EA		222222-7486	NETWORK-SN7486N	
0010	00004.000	EA		222222-7170	NETWORK SN74170N	
0011	00004.000	EA		222222-7174	NETWORK SN74174N	
0012	00001.000	EA		222222-7175	NETWORK SN74175N	
0013	00002.000	EA		222222-7180	NETWORK SN74180N	
0014	00004.000	EA		244712-8266	NETWORK-8266 2-INPUT, 4-BIT DIGITAL MXP	
0015	00003.000	EA		958474-0006	TERMINATION BOARD-C16-6	
0016	00001.000	EA		940313-0001	PLUG, WIRFD, DEVICE ADDRESS SELECT-CHAN 1	
0017	REF	EA		966757-9901	DIAGRAM, LOGIC, DET-BTC #1 (WIRE WRAP)	


  

DATE	DATE	DATE	DATE	DATE	TITLE
					INITIAL CONT, MEM RD DATA&REG FILE #1
DATE	DATE	DATE	DATE	DATE	PROJECT NO
				8961/8220	
					LM PART NUMBER 240856-0001 REV B

240658

REV	DESCRIPTION	DATE	APP'D
1	373236 (B) X & L S 2-16-72	2-16-72	[Signature]
AT LOCATION CO NETWORK SN7406N WAS A SN7406N ADDED ITEM TO LM CHG QTY OF ITEM 5 WAS 4			
2	373236 (B) X & L S 2-16-72	2-16-72	[Signature]
HULLUILLIILLIILLIILLI			

NOTES: UNLESS OTHERWISE SPECIFIED  
 1. NETWORKS ARE SNT4 SERIES  
 2. J1 IS A TERM. BOARD LM ITEM NO. 15



MARK ASSY PIN & REV LETTER

ASSY NO. 240658-0001

MEM CONT. DATA CTR.  
 ADD. REG. MEM. DATA #2

MARK TITLE

QTY	REQD	UNIT	OF	DRWG	REV	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
						99608780A	21753	
LIST OF MATERIALS								
UNLESS OTHERWISE SPECIFIED								
DECIMAL XX ± .02 XXX ± .010								
FRACTIONAL 2/64 ANGULAR .01								
CONCENTRICITY MACHINED DIAMETERS .004 TIR								
ALL DIMENSIONS TO BE MET BEFORE PLATING								
REMOVE ALL BURRS AND SHARP EDGES								
DO NOT SCALE THIS DRAWING								
ALL DIMENSIONS IN INCHES								
SURFACES MARKED ✓ TO HAVE								
DRILLED HOLE TOLERANCES								
013 TO 134 ± .003 136 TO 250 ± .005								
250 AND ABOVE ± .005								
PROCESSES								
1. RUBBER STAMP								
F100, HEIGHT .12,								
COLOR BLK								
TEXAS INSTRUMENTS INCORPORATED								
INDUSTRIAL PRODUCTS DIVISION								
DALLAS, TEXAS								
MEM CONT. DATA CTR.								
ADD. REG. MEM. DATA #2								
BLOCK TRANSFER CONT								
COMPUTER								
NONE D 240658								
FILMED LM								



240802-9701



TEXAS INSTRUMENTS  
INCORPORATED

DATE 06/22/73

LIST OF MATERIAL

PAGE 1 of 1

PART NUMBER  
LM 240658-0001  
REV  
B

ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		240657-0001	MEM CNT, DATA CTR, ADD REG MEM W/DATA	
0002	00002.000	EA		222222-7400	X-NETWORK-SN7400N	
0003	00002.000	EA		222222-7402	NETWORK SN7402N	
0004	00001.000	EA		222222-7404	NETWORK SN7404N	
0005	00003.000	EA		222222-7405	NETWORK SN7405N	
0006	00002.000	EA		222222-7408	NETWORK-SN7408N	
0007	00002.000	EA		222222-7486	NETWORK-SN7486N	
0008	00004.000	EA		222222-7157	NETWORK SN74157N	
0009	00002.000	EA		222222-7174	NETWORK SN74174N	
0010	00001.000	EA		222222-7175	NETWORK SN74175N	
0011	00003.000	EA		222222-7180	NETWORK SN74180N	
0012	00008.000	EA		222222-7193	NETWORK SN74193N	-SN74193N
0013	00001.000	EA		240000-7411	NETWORK-SN7411N	
0014	00004.000	EA		244712-8267	NETWORK, DM8267B	
0015	00001.000	EA		958474-0006	TERMINATION BOARD-16-6	
0016	00001.000	EA		222222-7406	NETWORK-SN7406N	
0017	REF	EA		966758-9901	DIAGRAM, LOGIC, DFT-BTC #2 (WIRE WRAP)	


DESIGNER <i>[Signature]</i> DATE 6/21/73	CED DRAFTSMAN <i>[Signature]</i> DATE 6/25/73	DATE 6/25/73	DESIGN ENGINEER	DATE	TITLE MEM CNT, DATA CTR, ADD REG MEM W/DATA #2
DATE	APPROVING ENGINEER	DATE	RELEASED	DATE	PROJECT NO 8960
				DATE	FILED
				DATE	PART NUMBER LM 240658-0001
				DATE	REV B

22

099072

NOTES:  
 1. NETWORKS ARE SNT4 SERIES  
 2. J1 & J2 ARE TERM. BOARDS  
 LM ITEM NO. 16  
 3. ADD THE FOLLOWING WIRES:  
 FROM: TO: SIGNAL:  
 B1-B F1-11 DATA  
 C0-2 F1-12 STATUS  
 F1-10 A3-2 DATA/STATUS

REV	DESCRIPTION	DATE	APP'D
A	371597 (D) 2 Primary 10-5-71 DELETED: NETWORK HO WAS '00N' ADDED: 1) '00N' TO NETWORK H1		
B	371236 (B) 2 Primary 12-3-71 ADDED: NETWORK SN 7495N TO LOCATION HO 2) ITEM 17 TO LM		
C	371590 (B) 2 Primary 1-18-72 [1-18-72] [Signature] CHG: 8 LM IT. 5, QTY WAS 3. ADDED: NETWORK 08N TO POSITION F1		
D	376790 (C) 9-15-72 [Signature] ADD: 740RN IN LOCATION J3 CHG: QTY LM IT. # 3 WAS 3		
E	374189 (D) 3 Primary 6/24/73 ADDED: 13 ITEM 18 TO LM		
F	374125 (E) 8 Primary 11/11/76 [Signature] ADDED: NOTES & REVISION LEVEL BLOCK		



MARK ASSY PIN & REV LETTER

MARK TITLE

REVISION LEVEL

1	1366753-9921	A
2	1366753-9921	E

QTY REQD	UNIT OF MEAS	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
			UNLESS OTHERWISE SPECIFIED	
			PROCESSING	
			1. RUBBER STAMP	
			FLUO. HEIGHT .12	
			COLOR BLACK	
			DATE: 11/11/76	
			BY: [Signature]	
			TEXAS INSTRUMENTS	
			INCORPORATED	
			INDUSTRIAL PRODUCTS DIVISION	
			HOUSTON, TEXAS	
			DD, MD, LIST, STATUS	
			CONTROLLERS #3	
			BLOCK TRANSFER CONT	
			FOR COMPUTER	
			DATE: 11/11/76	
			BY: [Signature]	
			NONE D 240660	



240802-9701



TEXAS INSTRUMENTS  
INCORPORATED

DATE 05/01/75

LIST OF MATERIAL

PAGE 1 of

PART NUMBER	REV
LM 240660-0001	F0

ITEM NUMBER	QUANTITY PER ASSEMBLY	UNIT OF ISSUE	DWG SIZE	PART NUMBER	DESCRIPTION	VENDOR PART NUMBER
0001	00001.000	EA		240659-0001	DD,MD,LIST&STATUS CONTROLLERS SUBASSY	
0002	00010.000	EA		222222-7400	NETWORK SN7400N	-SN7400N
0003	00004.000	EA		222222-7402	NETWORK SN7402N	TI--SN7402N
0004	00005.000	EA		222222-7404	NETWORK SN7404N	
0005	00004.000	EA		222222-7408	NETWORK-SN7408N	
0006	00006.000	EA		222222-7410	NETWORK SN7410N	-SN7410N
0007	00002.000	EA		222222-7420	NETWORK SN7420N	-SN7420N
0008	00004.000	EA		222222-7451	NETWORK SN7451N	-SN7451N
0009	00001.000	EA		222222-7474	NETWORK SN7474N	-SN7474N
0010	00001.000	EA		222222-7486	NETWORK-SN7486N	
0011	00002.000	EA		222222-7145	NETWORK SN74145N	
0012	00002.000	EA		222222-7151	NETWORK SN74151N	
0013	00002.000	EA		222222-7174	NETWORK SN74174N	
0014	00003.000	EA		222222-7175	NETWORK SN74175N	
0015	00001.000	EA		240000-7411	NETWORK-SN7411N	
0016	00002.000	EA		958474-0006	TERMINATION BOARD-C16-6	
0017	00001.000	EA		222222-7495	NETWORK SN7495N	-SN7495N
0018	REF	EA		966759-9901	DIAGRAM,LOGIC,DET-BTC #3 (WIRE WRAP)	

DESIGNER	DATE	CHKD	DRAFTSMAN	DATE	DESIGN ENGINEER	DATE	TITLE
							DD,MD,LIST & STATUS CONTROLLERS #3
APP'D	DATE	APP'D	PROJECT ENGINEER	DATE	RELEASED	DATE	PROJECT NO
							696-18920

PART NUMBER	REV
LM 240660-0001	F0



## SECTION VII

### DIAGRAMS

#### 7.1 GENERAL

This section contains the logic diagrams for the block transfer controller circuit boards. The logic is implemented on both multilayer and wire wrap circuit boards. The two types are directly interchangeable. Use the appropriate set of logic diagrams when troubleshooting, as device locations and pin numbers differ considerably between the two types.


#### 7.2 INTEGRATED CIRCUIT DATA

Figure 7-1 contains diagrams for the integrated circuits used on the block transfer controller circuit boards. These diagrams can be used with the logic diagrams to better understand the circuitry.

#### 7.3 LIST OF DRAWINGS


The block transfer controller circuit board drawings follow the integrated circuit diagrams and are:

Name	Drawing Number	Page
BTC No. 1 Detailed Logic Diagram (Multilayer)	966778	7-11
BTC No. 2 Detailed Logic Diagram (Multilayer)	966779	7-15
BTC No. 3 Detailed Logic Diagram (Multilayer)	966780	7-19
BTC No. 1 Detailed Logic Diagram (Wire Wrap)	966757	7-29
BTC No. 2 Detailed Logic Diagram (Wire Wrap)	966758	7-33
BTC No. 3 Detailed Logic Diagram (Wire Wrap)	966759	7-37



SN7400


QUADRUPLE  
2 - INPUT POSITIVE  
NAND GATES



SN7402


QUADRUPLE  
2 - INPUT POSITIVE  
NOR GATES

POSITIVE LOGIC:  $Y = \bar{A}$



SN7404





POSITIVE LOGIC:  $Y = \bar{A}$



SN7405  
HEX INVERTERS  
(WITH OPEN-  
COLLECTOR OUTPUT)


(B)131565

Figure 7-1. Integrated Circuit Diagrams (Sheet 1 of 8)




(B)131566

Figure 7-1. Integrated Circuit Diagrams (Sheet 2 of 8)




SN7420  
DUAL 4-INPUT  
POSITIVE NAND  
GATES




SN7437  
QUAD 2-INPUT  
POSITIVE NAND  
GATES AND BUFFERS

**POSITIVE LOGIC:**  
 LOW INPUT TO PRESET SETS Q TO LOGICAL 1  
 LOW INPUT TO CLEAR SETS Q TO LOGICAL 0  
 PRESET AND CLEAR ARE INDEPENDENT OF CLOCK



SN7451  
DUAL  
2 - WIDE, 2 - INPUT  
AND - OR - INVERT GATES

(B)131567




SN7474  
DUAL D - TYPE  
EDGE TRIGGERED  
FLIP - FLOPS

TRUTH TABLE		
	$T_N$	$T_{N+1}$
INPUT	OUTPUTS	
D	Q	$\bar{Q}$
0	0	1
1	1	0

NOTE :

1.  $T_N$  = BIT TIME BEFORE CLOCK PULSE.
2.  $T_{N+1}$  = BIT TIME AFTER CLOCK PULSE.
3. PRESET AND CLEAR INPUTS INDEPENDENT OF CLOCK
4. INPUT DATA TRANSFERRED TO Q OUTPUT ON POSITIVE EDGE OF CLOCK PULSE.

Figure 7-1. Integrated Circuit Diagrams (Sheet 3 of 8)




(B)126014


Figure 7-1. Integrated Circuit Diagrams (Sheet 4 of 8)



POSITIVE LOGIC  $Y = A \oplus B$




SN7486  
QUAD 2-INPUT  
EXCLUSIVE-OR  
GATES



SN74151/SN54151  
DATA SELECTORS  
MULTIPLEXERS

POSITIVE LOGIC: SEE TRUTH TABLE




SN74145  
BCD-TO-DECIMAL  
DECODER/DRIVERS

TRUTH TABLE

INPUTS				OUTPUTS									
D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1	1	1
0	1	1	0	1	1	1	1	1	1	0	1	1	1
0	1	1	1	1	1	1	1	1	1	1	0	1	1
1	0	0	0	1	1	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0
1	0	1	0	1	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1


(B)131568

Figure 7-1. Integrated Circuit Diagrams (Sheet 5 of 8)



FUNCTION TABLE				
INPUTS				OUTPUTS
STROBE	SELECT	A	B	
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H

SN74157, SN74S157, SN74L157  
 QUADRUPLE  
 2-LINE-TO-1LINE  
 DATA SELECTORS/MULTIPLEXERS



SN74170

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WRITE INPUTS			WORD			
W <sub>B</sub>	W <sub>A</sub>	G <sub>W</sub>	0	1	2	3
L	L	L	Q <sub>0</sub> -D	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
L	H	L	Q <sub>0</sub>	Q <sub>0</sub> -D	Q <sub>0</sub>	Q <sub>0</sub>
H	L	L	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub> -D	Q <sub>0</sub>
H	H	L	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub> -D
X	X	H	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>


READ FUNCTION TABLE (SEE NOTES A AND D)

READ INPUTS			OUTPUTS			
R <sub>B</sub>	R <sub>A</sub>	G <sub>R</sub>	Q1	Q2	Q3	Q4
L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	H	H	H	H

- NOTES: A. H=HIGH LEVEL, L=LOW LEVEL, X=IRRELEVANT  
 B. (Q<sub>0</sub>-D)=THE FOUR SELECTED INTERNAL FLIP-FLOP OUTPUTS WILL ASSUME THE STATES APPLIED TO THE FOUR EXTERNAL DATA INPUTS.  
 C. Q<sub>0</sub>=THE LEVEL OF Q BEFORE THE INDICATED INPUT CONDITIONS WERE ESTABLISHED.  
 D. W0B1=THE FIRST BIT OF WORD 0, ETC.




(B)131569

Figure 7-1. Integrated Circuit Diagrams (Sheet 6 of 8)



(B)131571

Figure 7-1. Integrated Circuit Diagrams (Sheet 7 of 8)




(B)131570

TRUTH TABLE


SELECT LINES		OUTPUT
S <sub>0</sub>	S <sub>1</sub>	f <sub>n</sub> (0, 1, 2, 3)
0	0	B <sub>n</sub>
0	1	B <sub>n</sub>
1	0	A <sub>n</sub>
1	1	1

Figure 7-1. Integrated Circuit Diagrams (Sheet 8 of 8)



REVISIONS			
ZONE	LTR	DESCRIPTION	DATE
A	318233(B), A-31-78	Check notes	2.4.78
B	396443(C)	REVISED PER EXTENSIVE ENGINEERING CHANGES	6/23/78
C	911210(D)		10/2/78

NOTES: UNLESS OTHERWISE SPECIFIED  
 1. NC DENOTES NO CONNECTION  
 2. ALL RES ARE 470Ω, 125 W, ± 5%  
~~RESISTOR VALUES FOR ALL~~  
~~STANDARD APPLICATIONS OF B7C'S~~  
 SPARES



UNLESS OTHERWISE SPECIFIED  
 REMOVE ALL BURRS AND SHARP EDGES  
 CONCENTRICITY MACHINED DIAMETERS .010 FIR  
 DIMENSIONAL LIMITS APPLY BEFORE FINISH PROCESSING  
 IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY  
 INTERPRET DRAWING IN ACCORDANCE WITH MIL-STD-130

QTY REQD	ITEM NO	CODE IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION

UNLESS OTHERWISE SPECIFIED  
 DIMENSIONS ARE IN INCHES  
 TOLERANCES  
 ANGLES ± 1°  
 3 PLACE DECIMALS ± 0.10  
 2 PLACE DECIMALS ± 0.2

PARTS LIST  
 DATE: 10/2/78  
 DRAWN: [Signature]  
 CHECKED: [Signature]  
 APPROVED: [Signature]  
 CONTR NO: [Blank]  
 DESIGN ACTIVITY RELEASE: [Blank]

TEXAS INSTRUMENTS  
 CORPORATION  
 DALLAS, TEXAS 75243


DIAGRAM, LOGIC, DETAILED -  
 B7C (FWB)

SIZE: CODE IDENT NO DRAWING NO  
 D 96214 966778

SCALE: REV C 10/2







ZONE	LTR	DESCRIPTION	DATE	APPROVED

QTY REQD	ITEM NO	CODE IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION

UNLESS OTHERWISE SPECIFIED		UNLESS OTHERWISE SPECIFIED	
REMOVE ALL BURRS AND SHARP EDGES	DIMENSIONS ARE IN INCHES		
CONCENTRICITY MACHINED DIAMETERS 010 P.R.	TOLERANCES		
DIMENSIONAL LIMITS APPLY BEFORE FINISH PROCESSING	ANGLES 1:1		
IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY	3 PLACE DECIMALS ± 010		
INTERPRET DRAWING IN ACCORDANCE WITH MIL-STD-100	2 PLACE DECIMALS ± 02		

HOLE TOLERANCE	
013 - .004	126 - .005
128 - .001	250 - .001
301 - .008	751 - .010
750 - .001	1,001 - .012
	2,000 - .001

DATE	BY	APP'D
4-24-73		


  

CONTR NO	SIZE	CODE IDENT NO	DRAWING NO
	D	96214	966779

DESIGN ACTIVITY RELEASE	SCALE	REV	SHEET
		A	2





REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED

QTY	REQD	ITEM NO	CODE	IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION

PARTS LIST		DATE


UNLESS OTHERWISE SPECIFIED		UNLESS OTHERWISE SPECIFIED	
REMOVE ALL BURRS AND SHARP EDGES	CONCENTRICITY MACHINED	DIMENSIONS ARE IN INCHES	ANGLES 90°
DIAMETERS 0.10 MIN	BEFORE FINISH PROCESSING	3 PLACE DECIMALS ± 0.10	2 PLACE DECIMALS ± 0.2
IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY		MATERIAL:	
INTERNET DRAWING IN ACCORDANCE WITH MIL-STD-100			
HOLE TOLERANCE			
0.13 - 0.04	1.28 - 0.05	2.51 - 0.06	
1.28 - 0.01	2.50 - 0.01	5.00 - 0.01	
7.50 - 0.08	7.50 - 0.10	1.00 - 0.12	
7.50 - 0.01	1.00 - 0.01	2.00 - 0.01	

DESIGN ACTIVITY RELEASE	SIZE	CODE	IDENT	NO	DRAWING NO
	D	96214			966780

CONTR NO	SCALE	UNIT	REPC	SHEET



ZONE	LTR	REVISIONS	DATE	APPROVED

QTY	REQD	ITEM NO	CODE IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION

DATE	BY	DESCRIPTION
4-4-73		


CONTR NO	DESIGN ACTIVITY RELEASE	SIZE	CODE IDENT NO	DRAWING NO
		D	96214	966780

SCALE	REV	SHEET
NONE	REV C	3

UNLESS OTHERWISE SPECIFIED:  
 - REMOVE ALL BURRS AND SHARP EDGES  
 - DIMENSIONS ARE IN INCHES  
 - ANGLES 90°  
 - 3 PLACE DECIMALS = 010  
 - 2 PLACE DECIMALS = 02  
 - IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY  
 - INTERPRET DIMENSIONS IN ACCORDANCE WITH MIL-STD-100

HOLE TOLERANCE  
 013 - 008 THRU - 001 126 - 008 THRU - 001 251 - 008 THRU - 001  
 125 - 001 THRU - 001 250 - 001 THRU - 001  
 501 - 008 THRU - 010 1.001 - 012 THRU - 001  
 750 - 001 THRU - 1.000 THRU - 2.000 - 001



ZONE	LTR	DESCRIPTION	DATE	APPROVED

QTY REQD	ITEM NO	CODE IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION


UNLESS OTHERWISE SPECIFIED		UNLESS OTHERWISE SPECIFIED	
REMOVE ALL BURRS AND SHARP EDGES	CONCENTRICITY MACHINED	DIMENSIONS ARE IN INCHES	TOLERANCES
DIMETERS 010 FR	BEFORE FINISH PROCESSING	ANGLES 15	3 PLACE DECIMALS = 0.003
IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY	INTERPRET DRAWING IN ACCORDANCE WITH MIL STD-100	MATERIAL:	2 PLACE DECIMALS = 0.02
HOLE TOLERANCE	013 THRU 004	125 THRU 005	251 THRU 006
001 THRU 001	250 THRU 001	500 THRU 001	
801 THRU 008	751 THRU 010	1301 THRU 012	
750 THRU 001	1300 THRU 001	2000 THRU 001	

DATE	BY	CHK	ENGR	DR	APVD	CONTR NO	DESIGN ACTIVITY RELEASE

SCALE	NAME	REV	SHEET



REVISIONS			
ZONE	LTR	DESCRIPTION	DATE

QTY REQD	ITEM NO	CODE IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION

UNLESS OTHERWISE SPECIFIED		UNLESS OTHERWISE SPECIFIED	
REMOVE ALL BURRS AND SHARP EDGES	CONCENTRICITY MACHINED DIAMETERS .010 FR	DIMENSIONS ARE IN INCHES	TOLERANCES
DIMENSIONAL LIMITS APPLY BEFORE FINISH PROCESSING	IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY INTERPRET DRAWING IN ACCORDANCE WITH MIL-STD-100	ANGLES -1°	3 PLACE DECIMALS ± 0.10
		2 PLACE DECIMALS ± 0.02	

SCALE TOLERANCE	DATE
019 - 004 126 - 005 251 - 006	4-5-73
THRU - 001 250 - 001 THRU - 001	
125 - 001 250 - 001 500 - 001	
751 - 010 1001 - 012	
THRU - 001 1000 - 001 2000 - 001	


DATE	BY	CHK	ENGR	QA	APVD	CONTR NO	DESIGN ACTIVITY RELEASE

SIZE	CODE IDENT NO	DRAWING NO
D	96214	966780


  

SCALE	REV	SHEET
NONE	C	5



ZONE	LTR	DESCRIPTION	DATE	APPROVED
A		376488 (E) 8/31/73 1. ON SN 1: AREA D-7, ADDED "SN 2" TO "ERROR" AREA C-3, ADDED "SN 2" TO "ENRFW" ENRFR. 2. ON SN 2: AREA A-6, ADDED CHART. AREA D-5, ADDED "SN 1" TO "MREST" AREA C-5, ADDED "SN 1" TO "ERROR" AREA B-9, ADDED "SN 1" TO "ENRFW" AREA B-3, ADDED "SEE CHART" TO C14 WIRE PLUG.	8/31/73	

NOTES: UNLESS OTHERWISE SPECIFIED  
 1. N.C. DENOTES NO CONNECTIONS  
 2. ALL RES. ARE 170Ω, .125W ±5%



QTY REQD	ITEM NO	CODE IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION
2	1				
1					

UNLESS OTHERWISE SPECIFIED		UNLESS OTHERWISE SPECIFIED	
REMOVE ALL BURRS AND SHARP EDGES	CONCENTRICITY MACHINED	DIMENSIONS ARE IN INCHES	TOLERANCES
DIAMETERS Ø10 FP	DIMENSIONAL LIMITS APPLY BEFORE FINISH PROCESSING	ANGLES 1:1	3 PLACE DECIMALS ±0.10
IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY	INTERNET DRAWING IN ACCORDANCE WITH MIL STD-100	2 PLACE DECIMALS ±0.02	
HOLE TOLERANCE		MATERIAL	
Ø13 - .001	128 - .005		
128 - .001	250 - .005		
250 - .001	509 - .011		
501 - .008	751 - .010		
751 - .001	1.000 - .001		
















ZONE	LTR	DESCRIPTION	DATE	APPROVED

QTY REQD	ITEM NO	CODE IDENT	PART OR IDENTIFYING NUMBER	NOMENCLATURE OR DESCRIPTION	PROCUREMENT SPECIFICATION

UNLESS OTHERWISE SPECIFIED  
 REMOVE ALL BURRS AND SHARP EDGES  
 CONCENTRICITY MACHINED DIAMETERS 0.10 PIR  
 DIMENSIONAL LIMITS APPLY BEFORE FINISH PROCESSING  
 IDENTIFYING NUMBERS SHOWN IN PARENTHESES FOR REFERENCE ONLY  
 INTERPRET DRAWING IN ACCORDANCE WITH MIL-STD-100

UNLESS OTHERWISE SPECIFIED  
 DIMENSIONS ARE IN INCHES  
 TOLERANCES ARE:  
 ANGLES ± 1°  
 3 PLACE DECIMALS ± 0.01  
 2 PLACE DECIMALS ± 0.02


PARTS LIST  
 DATE: 4-5-73  
 ENGR:  
 JAW  
 APVD:  
 CONTR NO:  
 DESIGN ACTIVITY RELEASE

TEXAS INSTRUMENTS  
 FORT WORTH, TEXAS

DIAGRAM, LOGIC, DETAILED-BTC#3 (WIRE WRAP)

SIZE: D 96214 966759  
 DRAWING NO: 966759

SCALE: SHEET 4





240802-9701

---

**ALPHABETICAL INDEX**



## ALPHABETICAL INDEX

### INTRODUCTION

The following index lists key words and concepts from the subject material of the manual together with the area(s) in the manual that supply major coverage of the listed concept. The numbers along the right side of the listing reference the following manual areas:

- Sections—References to Sections of the manual appear as “Section x” with the symbol x representing any numeric quantity.
- Appendixes—References to Appendixes of the manual appear as “Appendix y” with the symbol y representing any capital letter.
- Paragraphs—References to paragraphs of the manual appear as a series of alphanumeric or numeric characters punctuated with decimal points. Only the first character of the string may be a letter; all subsequent characters are numbers. The first character refers to the section or appendix of the manual in which the paragraph is found.
- Tables—References to tables in the manual are represented by the capital letter T followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the table). The second character is followed by a dash (-) and a number:

Tx-yy

- Figures—References to figures in the manual are represented by the capital letter F followed immediately by another alphanumeric character (representing the section or appendix of the manual containing the figure). The second character is followed by a dash (-) and a number:

Fx-yy

- Other entries in the Index—References to other entries in the index are preceded by the word “See” followed by the referenced entry.



Address Data:	
Multilayer . . . . .	F2-3
Wire Wrap . . . . .	F2-2
Addresses, Standard Device . . . . .	T2-1
Addressing, Channel . . . . .	3.2
Applications . . . . .	F1-3
ATI and ADAC Format . . . . .	3.3
Block Transfer Controller . . . . .	1.1, F1-1
BTC to CPU Signals . . . . .	T4-2
BTC to Device Controller Signals . . . . .	4.4, T4-3
Capabilities, Output Signal Drive . . . . .	T1-1
Channel Address Data . . . . .	2.4
Channel Addressing . . . . .	3.2
Characteristics . . . . .	1.4, T1-1
Configurations, Standard DMA Controller:	F2-1
Block Transfer . . . . .	1.1, F1-1
Peripheral . . . . .	1.2, F1-2
CPU to BTC Signals . . . . .	T4-1
Data Transfer Rate . . . . .	1.4.1, T1-1
Data, Channel Address . . . . .	2.4
Description:	
Functional . . . . .	1.2
Physical . . . . .	1.3
Device Addresses, Standard . . . . .	T2-1
Device Controller to BTC Signals . . . . .	4.5, T4.4
Device Data Subcontroller, Theory of Operation . . . . .	4.11, F4-9
Diagrams . . . . .	Section 7
Drive Capabilities, Output Signal . . . . .	T1-1
Examples, Programming . . . . .	3.7
Fault Isolation . . . . .	5.2
First Instruction Word . . . . .	3.3.1, F3-1
Format, ATI and ADAC . . . . .	3.3
Functional Description . . . . .	1.2
Initialization/Chain List Words . . . . .	3.4, F3-2
Initialization Subcontroller, Theory of Operation . . . . .	4.7, F4.4
Input Signal Requirements . . . . .	T1-1
Installation . . . . .	Section 2
Procedure . . . . .	2.2
Testing . . . . .	2.3
Instruction Word:	
First . . . . .	3.3.1, F3-1
Second . . . . .	3.3.2, F3-1
Integrated Circuit Data . . . . .	7.1, F7.1
Interface Signal Tables . . . . .	4.3
Interface Signals . . . . .	4.2, F4-1
List Subcontroller, Theory of Operation . . . . .	4.8, F4-6
List Word 1 . . . . .	3.4.1, F3-2
List Word 2 . . . . .	3.4.2, F3-2
List Word 3 . . . . .	3.4.3, F3-2
List Word 4 . . . . .	3.4.4, F3-2
Logic Levels . . . . .	T1-1
Logic Type . . . . .	T1-1
Maintenance . . . . .	Section 5
Memory Data Subcontroller, Theory of Operation . . . . .	4.10, F4-8
Memory Subcontroller, Theory of Operation . . . . .	4.9, F4-7
Model 960 Programming Example . . . . .	3.7.2, F3-4
Model 980 Programming Example . . . . .	3.7.1, F3-3
Multilayer Address Data . . . . .	F2-3
Operation and Programming . . . . .	Section 3
Output Signal Drive Capabilities . . . . .	T1-1
Parts List . . . . .	Section 6
Peripheral Controller . . . . .	1.2, F1-2
Physical Description . . . . .	1.3
Procedure, Installation . . . . .	2.2
Programming Example:	
Model 960 . . . . .	3.7.2, F3-4
Model 980 . . . . .	3.7.1, F3-3
Programming Examples . . . . .	3.7
Requirements, Input Signal . . . . .	T1-1
Reserved Status Locations . . . . .	3.5.2, T3-1
Second Instruction Word . . . . .	3.3.2, F3-1
Signal Tables, Interface . . . . .	4.3
Signals:	
BTC to CPU . . . . .	T4-2
BTC to Device Controller . . . . .	4.4, T4-3
CPU to BTC . . . . .	T4-1
Device Controller to BTC . . . . .	4.5, T4.4
Interface . . . . .	4.2, F4-1
Standard Device Addresses . . . . .	T2-1
Standard DMA Configurations . . . . .	F2-1
Status Locations, Reserved . . . . .	3.5.2, T3-1
Status Storage Sequence . . . . .	3.5.1
Status Subcontroller, Theory of Operation . . . . .	4.12, F4-10
Status Words . . . . .	3.6
Status/Interrupts . . . . .	3.5
Storage Sequence, Status . . . . .	3.5.1
Tables, Interface Signal . . . . .	4.3
Testing, Installation . . . . .	2.3
Theory of Operation:	
Device Data Subcontroller . . . . .	4.11, F4-9
Initialization Subcontroller . . . . .	4.7, F4-4
List Subcontroller . . . . .	4.8, F4-6
Memory Subcontroller . . . . .	4.9, F4-7
Status Subcontroller . . . . .	4.12, F4-10
Memory Data Subcontroller . . . . .	4.10, F4-8
Transfer Rate, Data . . . . .	1.4.1, T1-1
Wire Wrap Address Data . . . . .	F2-2



FOLD




NO POSTAGE  
NECESSARY  
IF MAILED  
IN THE  
UNITED STATES

**BUSINESS REPLY MAIL**  
FIRST CLASS PERMIT NO. 7284 DALLAS, TX

POSTAGE WILL BE PAID BY ADDRESSEE

**TEXAS INSTRUMENTS INCORPORATED**  
DIGITAL SYSTEMS GROUP


ATTN: TECHNICAL PUBLICATIONS  
P.O. Box 2909 M/S 2146  
Austin, Texas 78769



FOLD

**960 AND 980  
COMPUTER SYSTEMS  
DIRECT MEMORY ACCESS  
CHANNEL (DMAC) MANUALS**

(FROM COMPUTER  
SYSTEM DESCRIPTION  
MANUAL)



(B)135578A



**TEXAS INSTRUMENTS**  
INCORPORATED

DIGITAL SYSTEMS DIVISION  
POST OFFICE BOX 2909 AUSTIN, TEXAS 78769