


A "STORED LOGIC" MULTIPLE PURPOSE COMPUTER



# COMPUTER SIMULATION APPLICATION STUDY



### TRW-130 (AN/UYK-1)

#### DATA PROCESSING SYSTEM

# COMPUTER SIMULATION APPLICATION STUDY



© 1962 Thompson Ramo Wooldridge Inc.



8433 FALLBROOK AVENUE • CANOGA PARK, CALIFORNIA • DIAMOND 6-6000

#### CONTENTS

- 1. Introduction
- 2. Simulation of the LGP-30 on the TRW-130
- 3. Formula for Speed of Computer Simulation on the TRW-130
- 4. Application of the Formula for the LGP-30 and the G-15

Appendix

#### 1. INTRODUCTION

This Application Study serves to illustrate the use of a TRW-130 (AN/UYK-1) as a 'host' machine in a computer simulation process. The Stored Logic properties of the TRW-130 enable it to perform computer simulation with greater efficiency than a conventional computer in the same price class because of the following factors:

- 1. The TRW-130 is more adept at performing multiprecision arithmetic.
- 2. The TRW-130 can perform "operand chaining", i.e., the accessing of successive pieces of an operand, more efficiently.
- 3. The TRW-130 can carry out its processing with a greater degree of "parallelism."

As a measure of the TRW-130's effectiveness as a simulator, we have used the <u>simulation ratio</u> S, defined as

S = program running time on simulated computer program running time on TRW-130 under simulation

By this means we are able to evaluate the comparative effectiveness with which the TRW-130 simulates different computers.

For purposes of illustration, we have selected the Royal McBee LGP-30 and the Bendix G-15 as computers to be simulated on the TRW-130. Both of these computers have magnetic drum memories, so that the time they take to execute a program will depend on the extent to which the programmer has achieved "minimum latency" in his coding. The three main results of our analysis are:

- 1. For LGP-30 programs that have been randomly coded (i.e., in which no attempt has been made to obtain minimum latency), the simulation ratio (S) is about 24. This means that such programs will run 24 times as fast on the TRW-130 as on the LGP-30 itself.
- 2. For LGP-30 programs in which 50% of latency\* has been removed through minimum latency coding, the simulation ratio (S) is about 12.

<sup>\*</sup>Our experience indicates that 50% is about all the latency that can be removed in practical situations from a drum computer program; hence the use of this figure here.

3. For G-15 programs, the corresponding figures are:

Random coding:

S = 14

50% latency removed: S = 7

Thus, in the cases considered, the TRW-130 simulates programs faster than they would run on the machine they were written for. This clearly demonstrates the practicality of using the TRW-130 to simulate other computers.

In Section 2 of this note, a brief description is given of a TRW-130 program that simulates the LGP-30. In Section 3, a formula is developed for estimating the simulation ratio for any general-purpose computer being simulated on the TRW-130. Finally, in Section 4, this formula is applied to the LGP-30 and the G-15, to obtain the results quoted above.

#### 2. SIMULATION OF THE LGP-30 ON THE TRW-130

The LGP-30 simulator consists of two sections:

- 1. a control section, and
- 2. an execution section.


The control section is entered once per simulated instruction. Its functions are to:

- 1. simulate the inter-instruction operations of the control flip-flop registers in the LGP-30;
- 2. identify the memory cells in the LGP-30 which will be affected by the instruction to be simulated next;
- 3. map addresses of these cells to their corresponding addresses in the TRW-130; and
- 4. branch to a routine which will directly simulate the next instruction.

The execution section of the simulator contains sixteen subsections. Each subsection performs a direct simulation of one particular LGP-30 instruction.

#### LGP-30 Simulated Memory Structure

The LGP-30 memory is structured in the TRW-130 as shown in Figure 1. Three TRW-130 words are used to hold one LGP-30 word.



Note: LGP-30 Bit 1 is most significant bit.

Figure 1. LGP-30 Simulated Memory Structure

### Notation

General Notation

Symbol	Meaning
X	
	single-precision word
X, X+1	double-precision word
X, X+1, X+2	triple-precision word
$\left[\mathbf{x}\right]_{\mathbf{m-n}}$	bits m thru n of word X, where 1 = right-most bit
$ \mathbf{x} $	absolute value of X
	replacement
x	multiplication
	logical product

Symbolic Notation

SYMBOL	MEANING	REMARKS	TYPE USAGE*	DATA JUSTI FICATION**
		R R+1	R+2	
R, R+1, R+2	Simulated LGP-30 Instruction Being Executed	x xxxxxxxxxxx xxx x xx xxxxxxxxxxxx	x	
	Deing Executed	sign operation address bit part part		
A, A+1, A+2	Simulated LGP-30 Accumulator	32 <sup>nd</sup> bit is ''spa <b>c</b> er'' bit	TS	32 bits, LJ
С	Simulated LGP-30 Counter Register	Contains LGP-30 location of next LGP-30 instruction to be executed.	TS	12 bits, RJ
OP	"Operation Part" of LGP-30 instruction being simulated	$OP = [R]_{1-3}, [R+1]_{15}$	TS	4 bits, RJ
AP	"Address Part" of LGP-30 instruction being simulated	$AP = [R+1]_{1-12}$	TS	12 bits, RJ
K	Memory Offset Constant	LGP-30 simulated cell C occupies TRW-130 locations 3C+K, 3C+K+1, 3C+K+2.	C	RJ
TC	Translated Counter Register	TC = 3C+K-1	TS	14 bits, RJ
TAP	"Translated Address Part" of LGP-30 instruction being simulated	TAP = 3AP+K	TS	14 bits, RJ
START	LGP-30 Program Start Address		IP	RJ
BP32	Breakpoint Switch 32	)	ΙP	RJ
BP16	Breakpoint Switch 16	0 = Breakpoint Switch UP	ΙP	RJ
BP8	Breakpoint Switch 8	1 = Breakpoint Switch DOWN	IP	RJ
BP4	Breakpoint Switch 4	J	IP	RJ
T	Table Offset Constant	T = TABLE	С	RJ
TABLE, TABLE +1, TABLE +15	Multiple-Branch Table	This table contains 16 entries, each entry corresponding to an LGP-30 instruction; the i <sup>th</sup> entry contains the address of the first logand of the routine which simulates the i <sup>th</sup> LGP-30 instruction.	C	RJ

<sup>\*</sup>Type Usage: TS = temporary storage; C = constant; IP = input parameter.

\*\*Data Justification: LJ = left-justified; RJ = right-justified.




Figure 2. Flow Chart. Simulation of LPG-30 on TRW-130

#### Coding and Timing

The coding for the control section of the simulator is given in the Appendix. The control section requires a sequence of twenty-two words. Twenty of these contain logands; the other two contain imbedded constants. The processing time for the control section is 252  $\mu$ s.

By writing TRW-130 subroutines corresponding to LGP-30 instructions, we find that the average processing time for the execution section is 120  $\mu$ s. Therefore, the total simulation loop is processed in an average of 372  $\mu$ s.

## 3. FORMULA FOR SPEED OF COMPUTER SIMULATION ON THE TRW-130

The speed with which a general purpose computer can be simulated on the TRW-130 can be expressed in terms of the various factors involved.

Let n = number of instructions available on simulated computer.

Let t<sub>i</sub> = direct execution time (excluding latency) of i<sup>th</sup> instruction on simulated computer, i = 1, 2, ..., n.

Let f<sub>i</sub> = relative frequency of i<sup>th</sup> instruction on simulated computer where

$$\sum_{i=1}^{n} f_i = 1$$

Note that f. varies from program to program, and also from execution to execution of the same program.

Let  $\ell$  = average latency time per instruction on simulated computer.

Note that  $\ell$  is non-zero for drum computers and other types of serial-access computers;  $\ell$  is zero for core computers.

Then,  $t_i + l$  = average execution time for  $i^{th}$  instruction on simulated computer.

Let T<sub>i</sub> = time to directly simulate on the TRW-130 the i<sup>th</sup> instruction of simulated computer.

Now, define F as the overhead factor for a simulation program.

F = processing time of control section average processing time of execution section

The factor we are interested in is S, where

 $S = \frac{\text{program running time on simulated computer itself}}{\text{program running time on the TRW-130 under simulation}}$ 

We get:

$$S = \frac{\sum_{i=1}^{n} f_{i}(t_{i} + \ell)}{(F+1)\sum_{i=1}^{n} f_{i}T_{i}}$$

## 4. APPLICATION OF THE FORMULA FOR THE LGP-30 AND THE G-15

For the LGP-30, a reasonable estimate for the average instruction execution time (excluding latency) is

$$\sum_{i=1}^{n} f_i t_i = 300 \mu s$$

The average latency time per instruction for random coding is one-half the drum revolution period:

$$\ell = 8,500 \mu s$$

and with 50% latency removed,

$$\ell = 4,250 \mu s$$

As indicated in Section 3, the average time to simulate an LGP-30 instruction on the TRW-130 is

$$\sum f_i T_i = 120 \mu s$$
,

while the overhead factor F is given by

$$F = \frac{252}{120} = 2.1$$

Thus, for randomly coded LGP-30 programs, the simulation ratio is

$$S = \frac{\sum_{i=1}^{n} f_i(t_i + \ell)}{(F+1)\sum_{i=1}^{n} f_iT_i} = \frac{300 + 8,500}{(2.1+1)(120)} = 24$$

With 50% latency removed, the simulation ratio is

$$S = \frac{300 + 4,250}{(2.1 + 1)(120)} = 12$$

For the Bendix G-15, the average instruction execution time (excluding latency) is estimated to be  $650\mu s$ . In addition to a main drum memory with an average access time of 14.75ms, the G-15 has a fast memory with an average access time of  $540\mu s$ . Thus, to estimate the latency in a G-15 program, it is necessary to make some assumptions about the distribution of data and instructions in these memories. If we assume that 80% of all accesses are directed to the main memory, and the remaining 20% to the fast memory, then the average latency time for a randomly coded program is

$$\ell = (.8)(14,750) + (.2)(540) = 11,908 \mu s$$

With minimum latency coding, it is practical to remove approximately 50% of the latency from main memory access time (for simplicity, it is assumed this coding does not affect fast memory accesses), so that the latency time becomes

$$\ell = (.8)(.5)(14,750) + (.2)(540) = 6,008\mu s$$

In simulating the G-15 on the TRW-130, we expect the average time to simulate a G-15 instruction to be somewhat longer than in the case of the LGP-30, say on the order of  $225\mu s$ . The simulation overhead factor will also be larger, say about 3, because of the more complicated G-15 instruction format. Thus, for randomly coded G-15 programs

$$S = \frac{650 + 11,908}{(3 + 1)(225)} = 14,$$

while for minimum latency coded programs,

$$S = \frac{650 + 6,008}{(3 + 1)(225)} = 7$$

#### APPENDIX

CODING OF CONTROL SECTION OF LGP-30 SIMULATOR ON THE TRW-130

	RED	ARD COLOR GREEN	MAN		NOTE:	Syr is	nbolic not not accep	ING SI ation is " stable to a	problem o ssembler			RAMO-WO	n Ramo Wooldridg	
	TO BE FILLED I SEQUENCE NO		ATCHER:		TO BE FILLED IN BY PRO PROGRAMMER'S NAME	GRAM	MER:		DATE			PAGE 1	) F 2	
Ì	DATE:				PROBLEM NO.				1	D BY		VERIFIED BY		_
	TIME:				PRIORITY:				- DATE			DATE		
	LOCATION	OPERATION 7 10	AD DRESS OPTION	CONT		DUMP 2728	]    ao	E		MARKS	M M	D/T	μs 72	80
1	SIM	LA	DL		C	7.20	(C)	(SIM+1)	( - )	l p	SIM+1	1 t	\	12
2		AS	DL	Ħ	\$ØNE		(\$ØNE)	(SIM+2)	"NEW" C		SIM+2	! t	BLOCK	12
3		SA	DL	$\dagger \dagger$	C	1	(C)	(SIM+3)	4	P   p	SIM+2	l t		12
4		nø	IL	$\dagger$	TC	1	R-1	(SIM+4)	(C)	1 3C+K	SIM+4	! t	1	18
5		LA	DP	H	NØ	-	R	<del>1`                                    </del>	l R	3C+K+1	SIM+4   SIM+5	t		
6		NØ	DP	H	nø	_	R+1	!(SIM+6)		3C+K+2	SIM+6	t	/ 2	12
7		HP	DL	$\parallel$	TC	$\neg \dagger$	3C+K+2	† (	l	R+1	SIM+O	l t		12 12
8	<del>'</del>	sø	DM	П	L1	1	3C+K+2	(SIM+8)	·	$X_2, AP, O_1$	<u> </u>	! t	1	-
9		CC	DM	Ħ	XA		00017	(SIM+lo)		1	1	+		15
1.0		ØСТ	Divi	T	00017	1	1 0001	EXTRA		X2,AP,O <u>1</u> 		l t	Block 3	12
11		SA	DL	H	ØP	$\dashv$	ø <sub>P</sub>	(SIM+11)		$X_2, AP, O_1$	1	+		10
12		AS	DL	H	т	7	TABLE			I	1	t		12
13	<del></del>	AP	DM	В	nø	$\dashv$	TABLE TABLE	•	•	X2,AP,O1	1	į t		12
14		CC		H		$\dashv$	+	(SIM+13)	1	1	1	1 t		12
- h			DM	H	XA	$\dashv$	l 17777 I	(SIM+15)		ØP+TABLE	1	t t	Block	12
L5		ØCT		$\vdash$	17777	$\dashv$	<del> </del>	EXTRA		1	1	1		
L6 L7	<del></del>	SA SØ	DL	H	S1	$\dashv$	L SAP	(SIM+16)	I	ØP+TABLE	1	i t		12
L8	· · · · · · · · · · · · · · · · · · ·	<u> </u>	DM	S	R1	$\dashv$	' ZAP	(SIM+17)		ØP+TABLE	1	1 t		15
ŀ		SA	DL	+	AP		I AP	(SIM+18)	1	ØP+TABLE	SIM+18	† t	Block 5	12
.9 20		AS	DL	${\mathbb H}$	S1.	$\dashv$	2AP	(SIM+19)		ØP+TABLE	1	1 t	Block	12
Ĺ	FORM 2204 VELLUM	AS	DL . Xm	LI.	K hotes m bits which a		K	(SIM+20)		ØP+TABLE	SIM+20	i t		12

	RED		RD COLOR Green	MAN	ILA		RIGHT	] [	-00	RAM	MI	NG S	HEE.	T		7 7		MO-WO		
	TO BE FILL			ATCHER:			TO BE FILLED IN BY PROGRAMMER: PROGRAMMER'S NAME PROBLEM NO										PAGE 2 OF 2			
	SEQUENCE !	NO				i									D BY	\				
	DATE:					PRIORI	TY:						1				_ DATE			
	TIME:			I AD	cl			<del></del>	Т	1			_ TIME_		MARKS		_ TIME		T	==
	LOCATIO 1	)N	OPERATION	DRESS OPTION 11 12	0 13	SECC 14	NDARY		DUMP 2728	' L	1	<b>E</b>	<sub>44</sub> А		P 51	<b>M</b> 58	65	D/T 71	μs 72	80
21			SA	DL		TAP				3AP+K	:	(SIM+21)	3AP+K	ا ٢	ØP+TABLE	SIM+21	<u> </u>	t	<u> </u>	12
22			LP	DP		пø				(ØP+TA	BLE	(OP+TABLE)	3AP+K	2	P+TABLE+1	(OP+TABLE)	<u> </u>	t	Block	7 12
					П						I						<u>i </u>			
					П					ĺ	- 1		1				<u> </u>			
					П					İ	1		1						252	μs
					П				·	ĺ			<u> </u>							
					П						1		l				1			
					П						i		!				<u>l</u>			
					П					1	<del> </del>	. ,	1				1			
		1								<del> </del>	·		!		<u> </u>		I			
		一			П						<del>-</del>						1			
			<del></del>		П					1	į		!		İ	İ	1			
					Н		<del></del>			İ	<del> </del>		<del> </del>		<del> </del>	 	+-			
					H					1	i		<del>.</del>		<u>.</u> I	l	ī			
					Ħ				T	i			<del> </del>		<del>                                     </del>	<del> </del> 	+		1	-117
					H				T	1			1		1	<u>.                                    </u>	İ			
					H	·			† –	i			<del> </del>		<del> </del>	<del>                                     </del>	+	· · ·		
					H				+-	1			1		<u>.                                    </u>	<u>.</u> 1	<u> </u>			
			·	<del> </del>	H				+	1			<del> </del>	<u> </u>	<del>                                     </del>	<del> </del>	+	<del></del>		
				<del>                                     </del>	H				+	!		-	!		i	! !	!		<del> </del>	
				1	Ш				1	Ш			<u> </u>		I				<u> </u>	

FORM 2204 VELLUM