m below

FOR
MANIAC III



THE UNIVERSITY OF CHICAGO

THE INSTITUTE FOR COMPUTER RESEARCH

INTERIM PROGRAMMERS' MANUAL FOR MANIAC III

prepared by Mary Lu Lind
with the assistance of Mr. Robert Ashenhurst,
Mr. David Jacobsohn, and Mr. Herbert Kanner.

This manuscript is to function as a programmers' manual until a more complete document on Maniac III is available.

INTRODUCTION

The Introduction contains information on the register structure of Maniac III, on the ground rules of arithmetic, and on the trapping procedures. Standard nomenclature and symbolism used in Maniac III literature are presented.

EXTERNAL AND INTERNAL STATES

Maniac III is at all times in one of two states: external state or internal state. When in external state, the computer is under control of either the tape reader—in which case we say that it is in external state - tape—or the console typewriter—in which case we say that it is in external state - keyboard. When the computer is in external state, symbols in the range 0 through f are read in the same manner as is called for by Instruction 70 (RET). Ten other symbols exert control functions as shown in the table in Appendix II. All other symbols are ignored.

When in internal state, the computer is either idling or is running under the control of a stored program. We thus say it is in internal state and idling or internal state and running.

Switching between external and internal states is accomplished by the execution of appropriate instructions or by the use of equivalent console buttons. Instruction 74(SWE) leaves the computer in external state-tape or in external state-keyboard. The console "tape" and "keyboard" buttons put the computer in external state-tape and external state-keyboard respectively. Instruction 00 (STP) or the console "stop" button always leaves the computer in internal state and idling. Instruction 01 (RUN) or the console "run" button leaves the computer in internal state and running.

There is one important difference between the console buttons and the equivalent instructions: an interlock disables all buttons but the "stop" button except when the computer is in internal state and idling.

REGISTER STRUCTURE, 48-BIT REGISTERS

Maniac III has three 48-bit arithmetic registers: U, R, and S. ("U" stands for "universal" and "R" for "residual".) The results of

arithmetic and logical operations usually appear in U or in U and R. S is a service register used to hold operands fetched from memory, and for other purposes not of direct interest to the programmer.

Maniac III has an 8,192 word core memory and has eight transistor memory registers, T_7 , T_6 ,..., T_0 . The transistor memory registers have a shorter access time than the core memory registers. The computer has three core memory registers known as trap locations. (See trapping below.)

Maniac III has one register, W, that is permanently wired to contain 48 bits 1 and has one register, Z, that is permanently wired to contain 48 bits 0. Although the contents of W or Z may be fetched, an attempt to store into either of these registers is ignored by the computer.

All of the registers mentioned thus far are addressable. The address assignments in sexadecimal are given in Appendix III.

When we wish to discuss sections of a 48-bit register, we number the bit positions in the register from 0 through 47 from right to left and subscript the register name. Single bit positions of U are:

$$U_{47}, U_{46}, \ldots, U_{0}.$$

Sections of U are identified by writing:

Similarly, we may speak of $T_{0.47}$ or of $T_{0.47...13}$ etc.

Numbers are represented in Maniac III with an 8-bit exponent part and a 40-bit fractional part. For convenience in discussing arithmetic procedures, an additional notation is available. U^{E} is the leftmost 8-bit section of U. U^{F} is the rightmost 40-bit section of

U. Bit positions in UE are (from left to right):

$$U_7^{\mathbf{E}}, \ldots, U_0^{\mathbf{E}}$$

and in U F are (from left to right):

$$U_0^{\mathbf{F}}, \ldots, U_{39}^{\mathbf{F}}.$$

Similarly, we may speak of T_0^E or of T_0^F , etc.*

Each of the arithmetic registers U, R, and S possesses an additional bit to those mentioned above, U_X^F , R_X^F , and S_X^F . U_X^F , R_X^F , and S_X^F are immediately to the left of U_0^F , R_0^F and S_0^F , respectively. These bits are used to extend the numerical range of the registers in case of overflow and for the purpose of executing multiprecision arithmetic. They cannot be stored in memory.

REGISTER STRUCTURE: 14-BIT REGISTERS

Maniac III has eight 14-bit index registers, B₇, B₆,..., B₀. Two of these registers are used for special purposes: B₇, called the sequence register, normally contains the address of the next instruction to be performed; B₃, called the <u>reference register</u>, normally contains the address which was in $B_{7}^{}$ before the last effective jump instruction was performed.

Maniac III has two banks of 14 lights or "indicators" on the console, DS and DT, called respectively the sense indicators and the trap Any of the 28 indicators may be turned on (set to 1) or turned off (set to 0), or may be interrogated by the program through the use of appropriate instructions. DS and DT may each be stored. (See instructions

Lower case letters are used to represent the contents of a register. u is the contents of U. u33...20 is a group of binary values held in U33...20 u_{10} is a binary digit held in U_{10} . Similarly we speak of u_0^F and u_7^E , etc.

6b, 6c, 6d, 6e.)

The sense indicators are entirely free to be used by the program. For example, each indicator may be used to represent a Boolean variable. The rightmost four sense indicators, called <u>character indicators</u>, are also used to store the results of test instructions. (See instructions, 4c, 4d, 4e, 4f). A table showing the manner of representing character test results is given in Appendix IV.

The trap indicators, D^T , are turned on by various conditions in the computer (see below on trapping). Thus it is recommended programming procedure not to use these indicators for purposes other than those associated with trapping control.

The Maniac III console has one bank of 14 sense switches, each of which has three positions: 0, 1, and "ignore". Their purpose is to permit manual intervention while the computer is in internal state and running. (See instructions 6b and 6c.)

The bit positions in 14-bit registers are numbered from right to left, 0 through 13. We speak of:

$$B_{K, 13}, \dots, B_{K, 0}$$
 where $0 \le K \le 7$; $D_{13}^{S}, \dots, D_{0}^{S}$; $D_{13}^{T}, \dots, D_{0}^{T}$.

The character indicators are:

$$D_3^S, D_2^S, D_1^S, \text{ and } D_0^S.$$

ARITHMETIC: NUMBER REPRESENTATION

All arithmetic is performed on 48-bit operands with 8-bit exponents and 40-bit fractions. (The terms "fraction" and "coefficient" are used synonymously). Exponents are represented excess 128. The

acceptable range of exponents is:

$$-128 \le E \le +127$$
,

which in machine representation is $0 \le E \le +255$. Exponent - 128, called e_Z , is used for a special purpose, to represent absolute zero. (Note that a zero fraction might have an exponent anywhere in the range - $127 \le E \le +127$. Such a number is called a "relative zero".) Adding to a number with exponent e_Z , subtracting, multiplying, and dividing, have the same result as adding a number to 0, etc. Thus if N is any number, and Z is a number with exponent e_Z , and e_Z is that number whose exponent is e_Z and fraction is zero:

$$N \pm Z = N$$

$$Z \pm N = \pm N$$

$$Z \times N = Z/N = Z_0$$

$$Z + Z_0 = Z$$

(Division by Z, as well as by a relative zero, causes trapping.) In no other ways than those mentioned here can Z be created by an arithmetic operation (except by exponent overflow or underflow which causes trapping).

The leftmost fraction bit functions as a sign bit and is considered to be followed by a point. Negative fractions are represented as the 2-complements of their negations. Thus -0.0110...0 is represented as the 2-complement of +0.0110...0 or as 1.1010...0. Thus all positive fractions have a leftmost (sign) bit of 0 and all negative fractions have a leftmost (sign) bit of 1 and the acceptable range of fractions is:

$$-1 < F < 1$$
.

Due to the 2-complement representation of negative numbers, a leading 1 in a negative number has the same function as a leading 0 in a positive number.* When a fraction is shifted to the right (to preserve significance

^{*} Exception: in a fraction of -2^{-K} the rightmost leading 1 is a significant bit.

in floating point arithmetic, or to preserve the designated exponent in specified point arithmetic, or in instructions 20 and 21 which perform arithmetic shifts) leading 0's are introduced in a positive number, and leading 1's are introduced in a negative number.

ARITHMETIC: MODES

Maniac III can perform four modes of arithmetic: floating point, specified point, normalized, and basic.

Floating Point arithmetic is effected by Class 1 instructions. In the execution of a floating point arithmetic operation, the number of significant bits in the result is calculated as a function of the numbers of significant bits in the operands. The result of the operation is represented with the correct number of significant bits in the fractional part preceded by leading zeros—if the result is positive—or by leading ones—if the result is negative. In the case of addition and subtraction, simply omitting the normalization step that ordinarily follows these floating point operations leads to a representation of the result with the correct number of significant bits. (The only adjustment of the coefficient that ever occurs following a floating point addition or subtraction consists in a shift of one to the right to prevent coefficient overflow. In the case of multiplication and division, the result is represented with the same number of leading zeros (if positive, or ones, if negative) as that of the two operands possessing the greater number.

Specified point arithmetic is effected by Class 3 instructions.

The specified point mode is a generalization of the more conventional fixed point mode. Before a specified point operation is carried out, one operand is in U and one operand is fetched from memory. The result of the operation is represented with the same exponent as the initial operand in U. Control of the position of the point, with respect to the fraction bits, is effected by control of the exponent.

Normalized arithmetic, of the same nature as the conventional floating point arithmetic, is effected in Maniac III by the use of one instruction, Instruction 23 (NOA). This instruction performs addition and subtraction, giving a normalized result. Special instructions for multiplication and division are not needed, since those in Class 1 always give a normalized result from normalized operands (except when normalization is impossible due to exponent underflow).

Basic, or multiprecision, arithmetic is effected by Instructions 26, 27, 28. These instructions enable one to do arithmetic with operands which have fractional parts longer than 40 bits.

ARITHMETIC: ROUNDING

Rounding of the results of addition, subtraction and multiplication is performed as follows:

if $u_{39}^{\mathbf{F}} = 0$ and if any 1's were shifted from U into R during the operation, then $u_{39}^{\mathbf{F}}$ and $r_{0}^{\mathbf{F}}$ are both set to 1.

The rounding procedure for division is described in the section of this manual on Class 1, floating point, instructions.

An unround, which is performed at the beginning of certain instructions (e.g., 20, 21), is performed as follows:

if $r_0^F = 1$, r_0^F is set to 0 and 1 is subtracted from the rightmost bit position of U.

* TRAPPING

Maniac III has three registers known as <u>trap locations</u>, and a bank of 14 indicators, D^T, called <u>trap indicators</u>. Corresponding to each trap indicator is a <u>trap toggle</u>. When the computer "traps"—interrupts the normal sequence of computation because an anomolous condition has occurred—a trap toggle is set to 1, a trap indicator is set

to 1, and usually an instruction in a trap location is performed. The conditions which cause the computer to trap are called trap conditions.

Each trap is categorized as an:

arithmetic trap,
instruction trap, or
real-time trap

depending upon the nature of the condition causing the trap. Each of the three trap locations corresponds to one of these categories of traps.

An arithmetic trap is further categorized as a:

coefficient trap,
exponent trap,
parameter trap,
operation trap, or
segment trap.

There is no further categorization of instruction traps, and that of real-time traps has not yet been completed. A trap indicator (and the corresponding trap toggle) is assigned to each kind of arithmetic trap condition, to the instruction trap condition, and to each kind of real-time trap condition. A diagram of the assignments of trap indicators to trap conditions is given in Appendix V.

Arithmetic Trap Procedure: More than one arithmetic trap condition may occur during the performance of an instruction. When a trap condition arises, the appropriate toggle is set to 1. Whether or not a given condition causes an immediate interrupt is discussed below under the section on arithmetic trap conditions. When the interrupt occurs, all trap indicators corresponding to trap toggles containing 1 are set to 1. The next instruction to be performed is examined, and the remaining procedure depends upon its nature.

If it is not a Disable instruction, it is discarded, * the instruction in the arithmetic trap location is executed, ** all arithmetic trap toggles are set to 0, and the arithmetic trap location is cleared to 0 (a Stop instruction).

If the next instruction to be performed is a Disable instruction, the appropriate trap toggle is set to 0. (The "appropriate" trap toggle is determined by the Disable instruction.) If any arithmetic trap toggles are still on, the above procedure is repeated—the next instruction to be performed is examined to determine whether or not it is a Disable instruction, etc.

It should be noted that if a Disable instruction is encountered when no arithmetic trap toggle is on, the instruction is ignored. Further note that a Disable instruction resets a trap toggle but not the associated trap indicator. It is thus possible to continue the program in sequence retaining the information that a trap condition has occurred.

Instruction Trap Procedure: The instruction trap toggle is set by the fetching of a tagged instruction (before it is performed). The instruction trap indicator is set to 1 also. The instruction in the instruction trap location is executed, the toggle is reset to 0, and the instruction trap location is cleared to 0 (a Stop instruction).

^{*} It is assumed that the program will return to normal sequence after a correction routine initiated by the instruction in the trap location has been performed. At such a time the "discarded" instruction is refetched and computing continues normally.

^{**} A distinction is made between executing an instruction and jumping to the instruction. When the instruction is executed, the sequence register is not changed. See the discussion of Class 6 instructions, especially 6b and 6c.

Under certain circumstances the tag on an instruction is ignored and trapping does not occur (neither the toggle nor the indicator is set to 1). They are as follows:

the tagged instruction is a Disable instruction;

the instruction is about to be discarded in favor of execution of the contents of the arithmetic trap location;

the instruction is in a trap location;

the instruction is about to be performed as a direct consequence of the performance of an Execute instruction (instruction 6c).

interrupto

Real-time Trap Procedure: Real-time traps are associated with the operation of independently sequenced units, such as one or more sub-computers for input-output control, a real-time clock, and a console interrupt button. These have not been definitely assigned at this time.

When a real-time trap condition occurs, the appropriate trap toggle is set to 1. The interruption of computing does not occur until a fetch cycle on which the following conditions are satisfied:

no arithmetic trap toggle is on;

the fetched instruction is not tagged;

the fetched instruction is not a Disable instruction;

the fetched instruction is not to be performed as the result of the performance of an Execute instruction (6c);

the fetched instruction is not to be performed as the result of a trap;

the fetched instruction is not a Class 6 (index) instruction.

When these conditions are satisfied, the fetched instruction is discarded. All trap indicators corresponding to real-time trap toggles which are set to 1, are set to 1, and the toggles are reset to 0. The instruction in the real-time trap location is performed and the trap location is set to 0 (a Stop instruction).

Correction of conditions causing trapping: Instruction of is designed primarily for use in the trap locations. It facilitates a jump to an appropriate subroutine to correct the trapping condition, and at the same time records the location thus far reached in the main program. The correction subroutine may be designed to return to the location thus recorded.

Arithmetic Trap Conditions: The conditions causing instruction and real-time traps have been mentioned immediately above. The conditions causing arithmetic traps are discussed here.

A coefficient overflow in u causes the coefficient overflow toggle to be set. (A coefficient overflows when a fraction bit is shifted into the sign bit position, i.e. bits have been lost at the left.) Before the trap occurs the performance of the current instruction is completed, and the sign bit is reset to match u_V.

The exponent trap toggle is set when the exponent in U tries to become greater than +127 or less than -127. (The exponent ez cannot legitimately be created by an arithmetic operation.) Before the trap occurs the performance of the current instruction is completed.

Due to the excess 128 representation of exponents, an exponent overflow or underflow leaves an unexpected (in sign and magnitude) result in the exponent portion of the register. When an exponent tries to become greater than +127, 1 adds to the rightmost bit of the exponent (mod 256) and the exponent becomes all zeros representing $\mathbf{e}_{\mathbf{Z}}$. When an exponent tries to become less than -127, it first becomes $\mathbf{e}_{\mathbf{Z}}$ and then becomes +127, +126, etc.

On all shift instructions the shift parameter, n, may be either positive or negative, $-128 \le n \le +127$. (Unless otherwise specified for a particular instruction, if n is positive, the shift is a right shift, and if n is negative, the shift is a left shift.)

14 bit designators are used for shift parameters. When treated arithmetically, designators are considered (mod 2^{14}) and the range of values a designator may assume is thus $-2^{13} \le d \le 2^{13} -1$. If a designator is to function as a shift parameter in the performance of an instruction and is not within the specified numerical range, the parameter trap toggle is set, no fetches or shifts are performed, and a parameter trap occurs immediately.

It should be noted that within the range of a shift parameter, the leftmost seven bits of a designator are identical and indicate the sign of the parameter, for example:

 $0000000 \quad 0000000 = 0$ $0000000 \quad 1111111 = +127$ $1111111 \quad 1111111 = -1$ $1111111 \quad 0000000 = -128$

INSTRUCTION FORMAT


This section presents the instruction format and the uses of the various fields in the format. Further standard notations to be used with reference to Maniac III are presented. The operation trap toggle is set, when an operation cannot be properly carried out due to some anomolous condition (e.g., a divisor of value 0, a negative square root operand, etc.). The point at which the trap occurs depends upon the instruction and is indicated in the descriptions of instructions which may cause the operation trap toggle to be set.

The segment trap toggle is set when an instruction which is not a basic arithmetic instruction (26, 27, 28) calls for the use of u as an operand when $u_X \neq u_0$. Before trapping occurs, u_0 is set to match u_X , and the instruction is carried out.

The operation trap toggle is set also if $r_X \neq r_0$ at the time of the store in the basic instruction, BAD(28). r_0 is changed to match r_X , the store is effected, and then trapping occurs.

INSTRUCTION FORMAT

A Maniac III instruction consists of 8 fields, structured as follows:



- E Tag (1 bit)
- ω Operation Code (7 bits)
- Left Inflector (1 bit)
- β^L Left Modifier (5 bits)
- Left Designator (14 bits)
- Right Inflector (1 bit)
- β" Right Modifier (5 bits)
- ≪ Right Designator (14 bits)

TAG

The tag bit may be either 0 or 1. If 0 it has no function. If 1 an instruction trap is initiated when the instruction is fetched.

OPERATION CODE


The left 3 bits of an operation code give the class of the instruction and the right 4 bits give the number of the instruction within the class. In the next section, each operation code is presented with a description of the function of an instruction in which the code is used.

INFLECTORS

An inflection bit can have one of seven interpretations, as follows:

+ or -	Plus or Minus
H or C	Hold or Clear
R or L	Right or Left
O or A	Operand or Address
J or P	Jump or Proceed
K or T	Keyboard or Tape
Ior E	Ignore or Examine

The meaning of an inflection bit in its various contexts are as follows:



Depending upon the instruction in which a "±" inflection bit occurs, it is given one of three interpretations. It may be interpreted arithmetically: a number or its negation is fetched from memory. It may be interpreted formally in one of two ways: a word or its 48 bit 2-complement is fetched from memory; the operand or its 48 bit reflection is fetched from memory.*

^{*}Henceforth, "±" is written in front of a symbol, e.g., ±m, indicating the choice of using m, or the negation of m. When "±" is written in front of a symbol and encircled, e.g. ± m, it indicates the choice of using m, or its 48 bit 2's complement. When "±" is written over, instead of in front of a symbol, e.g., m, it indicates the choice of using the designated quantity or the reflection of the designated quantity.

H or C	Store Address	The contents of register U are stored in memory, after which U may (C) or may not (H) be cleared.
H or C	Fetch Address	An operand is fetched, and register U or. in some cases, register R may (C) or may not (H) be cleared before the operation proceeds.
R or L	Substitute Address	A 14-bit number (14-bit numbers are known as "designators") is substituted into either the right or left designator field of some memory location.
O or A	Designator	The modified designator functions as a 14-bit operand, or else gives the address of the location where, in the α^R field, the 14-bit operand resides.
J or P	(as left inflector in some instructions in class 6)	If χ^L is J: the instruction effects a jump if a specified condition is met, and the program proceeds in normal sequence if the condition is not met.
		If $\int_{-\infty}^{L}$ is P: the program proceeds in normal sequence if the condition is met, and the instruction effects a jump if the condition is not met.
K or T	(as right inflector in some instructions in class 7)	The instruction invokes either the console typewriter or the paper tape equipment.
l or E	(as left inflector)	At some point in the instruction the character of a specific set of bits may (E) or may not (1) be examined and the indicators D_3^S , D_2^S , D_1^S , D_0^S set accordingly.

DESIGNATOR MODIFICATION

A β field consists of five bits β_4 , β_3 , β_2 , β_1 , β_0 , which serve to specify a subset of the set of four index registers B_0 , B_1 , B_2 , B_3 (if β_4 = 0) or a subset of the set B_4 , B_5 , B_6 , B_7 (if β_4 = 1). This is done in the obvious way. $B_{k+4}\beta_4$ is included in the set if β_k = 1 (0 \leq k \leq 3), and excluded otherwise.

A β , α pair determines a modified designator, α . The modified designator is computed by adding (modulo 2^{14}) the contents of the index registers specified in β to α (the instruction designator). The function of the modified designator, α , depends upon the instruction in which β and α appear, and upon whether β and α are β , α or β , α in that instruction.

The β configuration 00000 is interpreted consistently with the above, i.e., to indicate that no index registers are specified. The configuration 10000 is used for a special purpose, to signify indirect addressing. If β is 10000, a new pair β' , δ' is obtained from the β^R , δ^R field of the location whose address is ∞ , and this new pair is used to determine a modified designator. If β' is 10000 a third pair β'' , δ'' is obtained, and the process can be repeated indefinitely.

The modified designator, δ , so defined is still subject to the O or A option in the inflection field in instructions which involve 14 bit operands. That is, in such instructions the β , ∞ pair determines a designator which then is treated as an operand or an address depending upon the state of δ .

NOTATION

As was mentioned in the Introduction, capital letters are used as names of specific registers, and the corresponding lower

INSTRUCTIONS

This section contains a detailed description of the function of those Maniac III instructions planned by this time. Most of the instructions described are available for use now; those which are not available are listed in Appendix VI.

The instructions are discussed in the order of their Class and number within their Class, the classes being numbered and designated as follows:

- 0 Miscellaneous
- 1 Floating Point Arithmetic
- 2 Numerical Manipulation
- 3 Specified Point Arithmetic
- 4 Formal Manipulation
- 5 Data Transmission
- 6 Index Computation
- 7 Auxiliary System Operation

Case letters designate the contents of the registers. For example, U is a register and u is the contents of that register. We further speak of M_{ℓ} and M_{r} as the memory locations whose addresses are given respectively by d^{ℓ} and d^{ℓ} in a particular instruction under discussion, and m_{ℓ} and m_{r} as the contents of M_{ℓ} and M_{r} respectively. The additional convention is used: if x is an address, then $\langle x \rangle$ is the contents of the location with that address. Thus, if d^{ℓ} is the address of M_{ℓ} , $\langle d^{\ell} \rangle = m_{\ell}$.

Designators—14-bit numbers—are represented by "j" (jump addresses), "n" (shift parameters), "p" (patterns), "h" (increments), and "i" (operands).

The notation "i or A (i)", "n or A (n)", etc. meaning i or the address of i, etc., is used in discussions of instructions which have an O or A option in the inflection field.

The notation " (B)" meaning selection of index registers, is used in the descriptions of Class 6 (index) instructions.

"\(\times\)" is used to indicate that the character of the quantity designated by the letter in parenthesis is to be put in the character indicators.

CLASS O: MISCELLANEOUS

The performance of an instruction in this Class does not disturb u or r.

The operation code is the only relevant part of the format in all instructions in this Class; all other fields are ignored by the machine at run time.

No.	Mnemonic	Name	Description
0	STP	Stop	Discontinue externally or in-
			ternally controlled action.
			Switch to internal control state.
l	RUN	Run	Switch to internal control state.
			Start running.
2	DCT	Disable Coeffi- cient Trap	Reset coefficient trap toggle to 0.
		-	B
3	DXT	Disable Exponent Trap	Reset exponent trap toggle to 0.
	D.D.III	Disable Parameter	Posset management and two processing to 0
4	DPT	Trap	Reset parameter trap toggle to 0.
	DOE.	D: -11 O	Boost anomation than toggle to 0
5	DOT	Disable Operation Trap	Reset operation trap toggle to 0.
,	DCT	Disable Same ant	Reset segment trap toggle to 0.
6	DST	Disable Segment Trap	Reset segment trap toggre to o.
8	ICS	Indicate Coeffi-	$0 \rightarrow D_4^S$. If $u_X \neq u_0$, $1 \rightarrow D_4^S$.
O	100	cient Spill	-4 . If $\mathbf{a}_{\mathbf{X}} \neq \mathbf{a}_{0}$, $\mathbf{a}_{4} \neq \mathbf{a}_{4}$.
f	IGN	Ignore	Do nothing.
1	1011	-6.10.10	_ J

CLASS 1: FLOATING POINT ARITHMETIC

There are four operations which can be effected by instructions in this class: add, multiply, divide, and store. The arithmetic operations are done in floating point (significant digit) arithmetic. Each instruction effects two operations, each of which is one of the given four. The sixteen instructions in class 1 are:

No.	Mnemonic	Name
0	FAA	Floating Add-Add
1	FAM	Floating Add-Multiply
2	FAD	Floating Add-Divide
3	FAS	Floating Add-Store
4	FMA	Floating Multiply-Add
5	FMM	Floating Multiply-Multiply
6	FMD	Floating Multiply-Divide
7	FMS	Floating Multiply-Store
8	FDA	Floating Divide-Add
9	FDM	Floating Divide-Multiply
a	\mathtt{FDD}	Floating Divide-Divide
Ъ	FDS	Floating Divide-Store
С	FSA	Floating Store-Add
d	FSM	Floating Store-Multiply
е	FSD	Floating Store-Divide
f	FSS	Floating Store-Store

In each class 1 instruction \mathcal{E}^L and \mathcal{E}^L are associated with the first operation to be performed, and \mathcal{E}^R and \mathcal{E}^R are associated with the second. If \mathcal{E}^L and \mathcal{E}^L (similarly for \mathcal{E}^R and \mathcal{E}^R) are associated with an arithmetic operation, \mathcal{E}^L specifies + or - and the modified designator, \mathcal{E}^L , gives the address of \mathcal{E}^R , where \mathcal{E}^R is to be fetched as an operand. If \mathcal{E}^L and \mathcal{E}^L (similarly for \mathcal{E}^R and \mathcal{E}^R) are associated with a store operation, \mathcal{E}^L specifies H or C and the modified designator, \mathcal{E}^L , gives the address of \mathcal{E}^R , where \mathcal{E}^R and \mathcal{E}^R and \mathcal{E}^R is to be fetched as an operand.

Before an arithmetic operation (add, multiply, divide) is performed, one operand is in U and another is fetched from memory. R is then cleared, the operation is performed, and the result (in U, R) is rounded.

After an add or multiply operation is performed, including the round, r^{E} is set to be u^{E} -39 unless u^{E} -39<-127 in which case r^{E} is shifted right n places and r^{E} is set to be -127 (where u^{E} -39 + n = -127).

Thus, to continue the above example, FAS effects:

(clear R)

$$u + (\pm m \ell) \rightarrow u$$

 $(u^{E} - 39 \rightarrow r^{E})$
 $u \rightarrow M_{r}$
hold or clear U

The division process is performed in such a way that the division algorithm, N = QD + R' where |R'| < D, is satisfied. However, the remainder may be negative. The sign of the remainder depends upon the signs of N and D and upon the rounding procedure.

When a divide instruction is given, the dividend, N, is in U and the divisor, D, is fetched from memory (thus the divisor is $\pm m$, where ℓ determines the sign, and ℓ is the address of M). |N| is divided by |D|. The resultant quotient is in U and the remainder in R, and rounding proceeds as follows: if $r \neq 0$ and $U_{39}^F = 0$ then $1 \rightarrow U_{39}^F$ and $r - |D| \rightarrow R$. If N and D were of different sign, $-u \rightarrow U$. If N was negative, $-r \rightarrow R$. u is then the quotient, Q, and r is the remainder, R'.*

^{*} Detailed specifications of the nature of the exponent of the remainder will be available in the near future.

An exponent trap occurs after any instruction which causes exponent overflow. The trap occurs after the instruction is performed, including the round. Thus, on the instruction FMA, if u overflows during multiplication, the multiplication is completed and the add effected before the trap occurs.

An operation trap occurs if division by zero is attempted. In this case the trap occurs before u is disturbed and after R is cleared.

A segment trap occurs if $u_{X} \neq u_{0}$ and a command in class 1 is given.

CLASS 2: NUMERICAL MANIPULATION

No.	Mnemonic	Name	Format
0	ADJ	Adjust	β ^L : + or -
1	SCL	Scale	$\delta^{\!\scriptscriptstyle oldsymbol{L}}:\mathbf{M}_{oldsymbol{\ell}}$
			8 ^R :Oor A)
			$ \begin{cases} \mathcal{K}^{R} : O \text{ or } A \\ \mathcal{K}^{R} : n \text{ or } \mathcal{K} \text{ (n)} \end{cases} $

Clear R. If $m_{\ell}^{E} = e_{Z}$, clear U and continue to next instruction. otherwise, $\pm m_{\ell} \rightarrow U$. $u^{E} - 39 \rightarrow R^{E}$.

Instruction 0: Shift u^F and r^F as a 78 bit fraction (sign bits are not shifted) n places incrementing or decrementing u^E and r^E accordingly. When shift is complete, $u^E = m_{\ell}^E + n$ and $r^E = m_{\ell}^E + n$. Round.

Shifting stops one step before coefficient overflow, exponent overflow, or exponent underflow in U; if n shifts have not been completed, u is rounded and an operation trap occurs. If necessary, r is shifted right to prevent exponent underflow in r.

The special case may arise in which $m_{\ell} = -1$ and ℓ^{L} is -. If so, when m_{ℓ} is fetched to U, coefficient overflow is prevented by a right shift of 1, accompanied by an increment of 1 in the exponent. If n = 0, u is rounded and the instruction has been carried out. If n < 0, u is rounded and an operation trap occurs indicating that n left shifts have not been effected. If n > 0, the shift to prevent coefficient overflow counts as one of the right shifts to be performed.

Instruction 1: Shift u and r as a 78 bit fraction (sign bits are not shifted) n places. Round.

If u F overflows on a left shift, a coefficient overflow trap occurs after n shifts and the round have been effected.

The special case may arise in which $m_{\ell} = -1$ and ℓ^{L} is -1. If so, unless n > 0 (in which case overflow is prevented by a right shift of u^{F} , r^{F}), a coefficient overflow trap occurs after n shifts and the round have been completed.

Mnemonic	Name	Format
SGN	Sign	X^L : + or -
		$\mathcal{J}^{L} : M_{\varrho}$
		χ ^R : H or C
		6 ^R : M _r

If $u \ge 0$, $\pm m_{\ell} \rightarrow U$. If u < 0, $\pm m_{\ell} \rightarrow U$. $u \rightarrow M_{r}$. Hold or clear U.

A coefficient trap occurs if a coefficient of -1 is negated. In this case, \mathbf{u}_0 is set to match \mathbf{u}_X before trapping occurs, thus leaving 0 in U.

r is not disturbed by the execution of this instruction.

NOA Normalized Add
$$\delta^L: + \text{or } - \delta^L: M_{\ell}$$

$$\delta^R: H \text{ or } C$$

$$\delta^R: M_{r}$$

Clear R. $u \pm m_{f} \rightarrow U$, R. Round. $u \rightarrow M_{r}$. Hold or clear U.

The addition of u and m_l is performed in such a manner that the final normalized fraction is correct to 78 bits. r^{E} is set to u^{E} -39 after u and m_l have been added, the sum has been normalized, and u has been rounded. If u-39 < -127 then r^{E} is shifted right n places (where $u^{E}-39+n=-127$) and r^{E} is set to -127.

NOA functions like the floating point arithmetic instructions in that coefficient traps cannot occur—a right shift accompanied by an increase in u corrects a coefficient overflow. In this case u may overflow and an exponent trap occur.

A segment trap occurs if $u_X \neq u_0$ when the instruction is read.

Left shifting of $u \pm m_{\ell}$ ceases if u = -127 before normalizing shifts are completed. In this case an operation trap occurs.

No.	Mnemonic	Name	Format
4	SQT	Square Root	8 ^L : + or - 6 ^L : M _L 8 ^R : Hor C 6 ^R : M
			$\sigma:\mathbf{M}_{\mathbf{r}}$

Clear R. $\pm \sqrt{m_{\ell}} \rightarrow U$, remainder \rightarrow R. $u \rightarrow M_{r}$. Hold or clear U. $\sqrt{m_{\ell}}$ has the same number of significant bits as m_{ℓ} and is not rounded. The remainder in R is positive and is such that $u^{2} + r = m$ (this equation gives the arithmetic properties of r, but does not suggest that m_{ℓ} can be retrived in the machine by squaring u and adding r).

If m_{ℓ} is negative $\sqrt{-m_{\ell}}$ is computed and then an operation trap occurs.

RNV Round to Nearest
$$\chi^L: I \text{ or } E$$

Value $\delta^L: M_{\ell}$
 $\chi^R: H \text{ or } C$
 $\delta^R: M_{r}$

Rounded u, r \rightarrow U. If χ^L is E, χ (r F). r \rightarrow M $_{\chi}$. u \rightarrow M $_{r}$. Hold or clear U.

^{*} Detailed specifications of the nature of the exponent of the remainder are not available at this time.

In rounding u, r: if $r^F \ge 1/2$, 1 is added to the rightmost bit of u^F and r^F_0 is set to 1; if $-1/2 \le r^F < 1/2$, no change is made; if $r^F < -1/2$, then 1 is subtracted from the rightmost of bit of u^F and r^F_0 is set to 0.

A coefficient overflow trap occurs if $r \ge 1/2$ and $u^F = 0.1...1$, or $r^F < -1/2$ and $u^F = 1.0...0$. In these cases r appears as it would have had there not been a coefficient overflow in U, and u^F_0 is set to match u^F_0 before trapping occurs. (In the former case then, $u^F = 0$ when trapping occurs, and in the latter case, $u^F = -2^{-39}$.)

No.	Mnemonic	Name	Format
6	BAA	Basic Add	& : H or C & : M & : + or - & : M r

It is assumed that one operand is in U and one operand is in S. U^E is ignored. Hold or clear U. $m_{\ell} \to R$. $s \pm r$ is performed to give a double precision result. u^E is added in to the low order part of the result (unless the result has exponent e_Z). The result now in U, R is not rounded in any manner. $r \to M_r$. The exponent of the result (in both U^E and R^E) is the larger of the two exponents of the numbers originally in S and R.

No trapping can occur. However, both the original and final contents of u^F may be such that $u_X^F \neq u_0^F$ (i.e., u^F may be a number whose magnitude exceeds 1). This condition will cause a segment trap on a subsequent arithmetic instruction which is not a Basic instruction.

No.	Mnemonic	Name	Format
7	BAM	Basic Multiply	β ^L : Hor C
			$\delta^{L}: M_{\boldsymbol{\ell}}$
			γ ^R : + or -
			$\delta : M_r$

It is assumed that one operand is in U and one operand is in S. U^E is ignored. Hold or clear U. $m_{\ell} \to R$. $\pm (s^F \times r^F)$ is performed to give a double precision result and u^F is added in to the low order part of the result (unless the result has exponent e_Z . The result now in U, R is not rounded. $r \to M_{\ell}$.) The exponent of the result (in both U^E and R^E) is the sum of the exponents originally in S and R. If this exponent is not in the range $-127 \le E \le +127$, an exponent trap occurs (unless one operand had exponent e_Z).

Both the original and final contents of U^F may be such that $u_X^F \neq u_0^F$ (i. e., u^F may be a number whose magnitude exceeds 1). This condition will cause a segment trap on a subsequent arithmetic instruction which is not a Basic instruction.

BAD Basic Divide
$$\begin{cases} \zeta^{L} : \pm \text{or} - \zeta^{L} : M_{\chi} \\ \zeta^{R} : \pm \text{or} - \zeta^{R} : M_{r} \end{cases}$$

It is assumed that one operand is in U and one operand is in S. $m_{\ell} \to R$. R^E is ignored. $\pm (u, r/(Normalized s)) \to U$, R (quotient $\to R$ and remainder $\to U$). χ^R determines the sign of the remainder. $r \to M_r$. The exponent of the result (both in U^E and R^E) is the exponent of the number originally in U, minus the exponent of the number residing in S after normalization. An exponent trap occurs if this exponent is not in the range $-127 \le E \le +127$ (except when the dividend had exponent e_Z).

A segment trap occurs on the final store if $r_X \neq r_0$. In multiprecision work this can occur on the first division of a series only.

An operation trap occurs before the division is executed if the original s = 0.

No.	Mnemonic	Name	Format
b	SEX	Set Exponent	% : + or -
С	AUX	Augment Exponent	$oldsymbol{\delta}^{L}: \mathbf{M}_{\mathcal{L}} \ oldsymbol{\chi}^{R}: \mathbf{H} \ ext{or} \ C$
			δ ^R : M _r

Instruction b: $\pm m_{\ell}^{E} \rightarrow U^{E}$.

Instruction c: $u^{E} \pm m_{\ell}^{E} \rightarrow U^{E}$.

 u^{F} remains unchanged. $u \rightarrow M_{r}$. Hold or clear U.

If χ^L is - and m_L^E is -128, on instruction b, -128 = $e_Z \rightarrow U$. (- $e_Z = e_Z$.) If $u^E \pm m_L^E$ is not in the range -127 $\leq u^E \pm m^E \leq +127$, on instruction c, an exponent trap occurs.

r is not disturbed by the execution of these instructions.

d CSX Convert Signed
$$\chi^L$$
: + or -
Exponent δ^L : M_{ℓ}
 χ^R : H or C
$$\delta^R$$
: M_{r}

 $\pm m^{E}$ as integer (exponent 39) \rightarrow U. $u \rightarrow M_{r}$. Hold or clear U.

The excess 128 machine representation of exponents is compensated for in the conversion of the exponent to an integer. Thus, the converted exponent

is in the range $-127 \le u^{\text{F}} \le +127$.

An operation trap occurs on an attempted conversion of e.z.

r is not disturbed by the execution of this instruction.

No.	Mnemonic	Name	Format
e	CPD	Convert Positive Designator	ξ ^L : Hor C
f	CSD	Convert Signed Designator	$\begin{cases} \mathcal{S}^{L} : M_{\ell} \\ \mathcal{S}^{R} : O \text{ or } A \end{cases} $ $\begin{cases} \mathcal{S}^{R} : i \text{ or } \mathcal{A} \text{ (i)} \end{cases}$

Instruction e: i, considered positive, as integer (exponent 39) \rightarrow U.

Instruction f: i, considered a signed integer, as integer (exponent 39) \rightarrow U.

 $u \rightarrow M_{\not L}$. Hold or clear U.

A designator, i, being a 14 bit entity, when considered positive is in the range $0 \le i \le 2^{14}$ -1. When treated as signed integers, designators are considered mod 2^{14} with the leftmost bit functioning as a sign bit, e.g.:

$$0 \dots 0 = 0$$

$$01 \dots 1 = 2^{13} - 1$$

$$10 \dots 0 = -2^{13}$$

$$1 \dots 1 = -1$$

The range of a signed designator is thus $-2^{13} \le i \le 2^{13} - 1$.

r is not disturbed by the execution of these instructions.

CLASS 3: SPECIFIED POINT ARITHMETIC

Any arithmetic instruction in this Class (add, multiply, divide), in contrast to the floating point arithmetic instructions, leaves a result in U which has the same exponent as the operand originally in U.

If listed, the instructions in this class, numbered 0 through f, would appear the same as those in Class 1, except that the mnemonics would begin with "S" instead of "F" and the names would be "Specified ..." instead of "Floating ...". The format of the instructions is the same as those in Class 1.

The sequence of operations effected by an arithmetic instruction at run time is the same as described for class 1 instructions: fetch operand; clear R; perform add, multiply, or divide; round u; adjust E . The division process is the same as described for Class 1 instructions. On all class 3 instructions, including "divide", the round is performed after u has been adjusted to the point that E is equal to the original exponent in U.

Exponent traps cannot occur on class 3 instructions. However, coefficient overflow may occur in which case a coefficient trap occurs after the total instruction has been executed.

An operation trap occurs if division by zero is attempted. The trap occurs before u is disturbed and after R is cleared.

A segment trap occurs if $\mathbf{u}_{\mathbf{X}} \neq \mathbf{u}_{\mathbf{0}}$ and a Class 3 command is given.

CLASS 4: FORMAL MANIPULATION

No.	Mnemonic	Name	Format
0	CON	Combine through Normal Mask	<pre> ⟨ ^L: H or C </pre>
1	COR	Combine through Reflected Mask	δ ^L : M _L δ ^R : + or -
			$S^{R}: M_{r}$

Instruction 0: $m_{\ell} \rightarrow R$. Instruction 1: $\overline{m}_{\ell} \rightarrow R$.

 $m_2 \rightarrow S$. Hold or clear U. $\stackrel{\pm}{u} \rightarrow U$. Insert a bit of s into U wherever the corresponding bit of r is 1.

2	SHN	Shift with Normal Connection	$\{^{L}: H \ or \ C\}$
3	SHC	Shift with Circular Connection	$\int^{L}: M_{\mathbf{\ell}}$
4	SHR	Shift with Reverse Connection	$\begin{cases} \begin{pmatrix} & & & \\ & & $
			d^{R} : n or A (n)

These shifts are logical shifts, and thus the separation into exponent and fractional part is disregarded.

 $m_{\ell} \rightarrow R$. Hold or clear U.

Instruction 2: Shift the contents of U and R as a 96 bit entity, u, r

(r as the low order part), which shifts as a single unit. Bits

which are shifted off the right of R are lost as are bits which are
shifted off the left of U. e.g.:

to left in each of the U and R registers.

on right shift of 1, $u_0 \rightarrow R_{47}$, r_0 is lost, $0 \rightarrow U_{47}$; on left shift of 1, $r_{47} \rightarrow U_0$, u_{47} is lost, $0 \rightarrow R_{47}$; where bit positions are numbered 0 through 47 from right



Instruction 3: Shift the contents of U and R as a 96 bit entity, u, r

(r as the low order part), which shifts as a single unit. Bits shifted off either end of the double length register U, R are reintroduced at the other end. e.g.:

on right shift of 1,
$$u_0 \rightarrow R_{47}$$
, $r_0 \rightarrow U_{47}$;

on left shift of 1,
$$r_{47} \rightarrow U_0$$
, $u_{47} \rightarrow R_0$;

where bit positions are numbered 0 through 47 from right to left in each of the U and R registers.



Instruction 4: Shift the contents of U and of R each treated as a 48 bit entity. The contents of both registers are shifted, but in opposite directions, u shifting in the direction indicated by the sign of the shift parameter. Bits shifted off the end of one register are introduced at the far end of the other register. e.g.:

on right shift of 1,
$$u_0 \rightarrow R_0$$
, $r_{47} \rightarrow U_{47}$;

on left shift of 1,
$$r_0 \rightarrow U_0$$
, $u_{47} \rightarrow R_{47}$;

where bit positions are numbered 0 through 47 from right to left in each of the U and R registers.



No.	Mnemonic	Name	Format
8	PSE	Position and Set	χ ^L : + or -
9	PAU	Position and Augment	$\delta^{L} : M_{\varrho}$
			$\begin{cases} \mathcal{K} : \text{Oor A} \\ \mathcal{K} : \text{n or } \mathcal{A} \text{(n)} \end{cases} $
			δ^{κ} : n or Λ (n)

 $m_{\chi} \rightarrow S$. Shift's with circular connection (i.e. bits shifted off one end of S are reintroduced at the other end) treating s as a 48 bit entity (the separation into exponent and fractional part is disregarded).

Instruction 8: $\pm s \rightarrow U$.

Instruction 9: $u \pm s \rightarrow U$.

r is not disturbed by the performance of these instructions.

No.	Mnemonic	Name	Format
С	TEW	Test Word	$\zeta^{L}: R \text{ or } L$
d	TEC	Test Coefficient	$\delta^{L}: M_{\boldsymbol{\ell}}$
e	TEX	Test Exponent	ζ^{R} : H or C
f	TES	Test Segment	$\mathcal{S}^{\mathcal{R}}: M_{r}$

Instruction c: $\chi(u)$

Instruction d: $\chi(u^F)$

Instruction e: $\chi(u^{E})$

 $\text{Instruction f:} \qquad \chi(\mathbf{u_{X'}}\,\mathbf{u^F})$

Substitute the sense indicators, d^S , into M_{χ} , right or left designator field depending on χ^L . $u \to M_r$. Hold or clear U.

r is not disturbed by the performance of these instructions.

CLASS 5: DATA TRANSMISSION

The performance of an instruction in this class does not disturb u or r.

No.	Mnemonic	Name	Format
0	TRW	Transmit Word	${f \chi^L}: { t Ior} \; {f E}$
1	TRC	Transmit Coefficient	$\delta^{L}:M_{Z}$
2	TRX	Transmit Exponent	$\delta^{R}: Hor\;C$
			$\mathcal{S}^{R}:M_{\mathbf{r}}$

Hold or clear M_r.

Instruction 0: $m_{\ell} \rightarrow M_{r}$. (Obviously, the value of χ^{ℓ} does not affect the performance of this instruction.)

Instruction 1:
$$m_{\ell}^F \rightarrow M_r^F$$

Instruction 2:
$$m_r^E \rightarrow M_r^E$$

4	TRS	Transmit Sign	χ^{L} : + or -
5	TRT	Transmit Tag	$\delta^{\scriptscriptstyle L} : M_{\!$
			√R : H or C
			δR : M _r

Hold or clear M

Instruction 4: $\stackrel{\pm F}{\text{ml}}_{\ell,0} \rightarrow \stackrel{\text{M}}{\text{r}}_{r,0}^F$. (If $\binom{\ell}{\ell}$ is +, sign of $\text{ml}_{\ell} \rightarrow \text{sign position of M}_{r}$.)

If $\binom{\ell}{\ell}$ is -, reflected sign of $\text{ml}_{\ell} \rightarrow \text{sign position of M}_{r}$.)

Instruction 5:
$$m_{\ell,7}^{\pm E} \rightarrow M_{r,7}^{E}$$
. (If ℓ is +, tag of $m_{\ell} \rightarrow tag$ position of M_{r} .)

If ℓ is -, reflected tag of $m_{\ell} \rightarrow tag$ position of M_{r} .)

No. Mnemonic	Name	Format
8 SUD	Substitute Designator	$S^{R}: R \text{ or } L$ $S^{L}: M_{\ell}$ $S^{R}: O \text{ or } A$ $S^{R}: i \text{ or } A \text{ (i)}$

 $i \rightarrow M_{\mbox{$\ell$}}$, right or left designator field as indicated by $\mbox{$\zeta$}^{\mbox{$L$}}$.

CLASS 6: INDEX COMPUTATION

The performance of an instruction in this class does not affect u or r.

During the performance of all effective jump and execute instructions a step $j \rightarrow A$ occurs and a toggle, JT, is set. If at any point in the performance of an instruction b, is changed, a toggle, PA, is set (e.g., in SEI if B_7 is specified in β^L then $\pm i \rightarrow B_7$ and $b_7 + b \rightarrow B_7$). The final step in the performance of an effective jump instruction is: $a \rightarrow B_7$. (Note that, as a result of this step, a change made in b_7 during the performance of an effective jump instruction is of no consequence.)

It may be that neither JT nor PA is on after an instruction has been performed (e.g., any instruction not in class 6; a SEI which does not specify B_7 in β^L ; a jump instruction which is not effective, i.e., which proceeds). In that event, $b_7 + 1 \rightarrow B_7$ and the address of the next instruction to be performed is b_7 . If JT is on after an instruction has been performed, the address of the next instruction to be performed is a. If PA is on, the address of the next instruction to be performed is b_7 . JT overrides PA.

In the following descriptions, " B_k " represents any index register specified in β^L .

No.	Mnemonic	Name	Format
0	SEI	Set Index	δ^{L} : + or -
1	AUI	Augment Index	$oldsymbol{eta}^{oldsymbol{L}} : oldsymbol{\mathcal{S}}$ (B)
2	TEI	Test Index	∠¹: h
			(R : Oor A)
			$\mathcal{S}^{\mathcal{R}}: i \text{ or } \mathcal{A}(i)$

Instruction 0: $\pm i \rightarrow B_k$; $b_k + h \rightarrow B_k$.

Instruction 1: $b_k \pm i \rightarrow B_k$; $b_k + h \rightarrow B_k$.

Instruction 2: χ (i ± $\sum b_k$); $b_k + h \rightarrow B_k$.

No.	Mnemonic	Name	Format
4	JIE	Jump on Index Equal	$\begin{cases} \chi^{L} : J \text{ or } P \\ \beta^{L} : \mathcal{J}(B) \end{cases}$ $\zeta^{L} : j$ $\begin{cases} R : O \text{ or } A \\ \delta^{R} : i \text{ or } A(i) \end{cases} i$

 $\sum b_k : i.$

Condition is met if $\sum b_k = i$.

If equality condition is not met, $b_k + 1 \rightarrow B_k$. If jump is effective, $b_7 \rightarrow B_3$.

JIZ Jump on Index Zero
JIP Jump on Index Positive
JIN Jump on Index Negative

 $\begin{cases}
\lambda^{L} : J \text{ or } P \\
\beta^{L} : \lambda(B)
\end{cases}$ $\lambda^{L} : h$ $\lambda^{R} : O \text{ or } A \\
\lambda^{R} : j \text{ or } \lambda(j)$

$$b_k + h \rightarrow B_k.$$

$$\sum b_k : 0.$$

Instruction 5: condition is met if $\sum b_k = 0$.

Instruction 6: condition is met if $\sum b_k > 0$.

Instruction 7: condition is met if $\sum b_k < 0$.

If jump is effective, $b_7 \rightarrow B_3$.

8	JFC	Jump on Formal Comparison	V: Jor P
9	JAC	Jump on Arithmetic Comparison	d': Me
a	JLC	Jump on Lexicographic Comparison	KR:OorA
			\mathcal{A}^{R} : i or \mathcal{A} (i)

u:m .

Instruction 8: condition is met if u and mg are identical when u and mg are considered as 48 bit entities.

Instruction 9: condition is met if $u \ge m_{\ell}$ when u and m_{ℓ} are considered as arithmetic entities with 8 bit exponents and 41-bit fractions.

If
$$u^{E} = e_{Z} = m_{\ell}^{E}$$
, condition is met.

If
$$u^{E} = e_{\chi} \neq m_{\ell}^{E}$$
, and $m_{\ell}^{F} < 0$, condition is met.

If
$$u^{E} \neq e_{Z} = m_{\ell}^{E}$$
, and $u^{F} \geq 0$, condition is met.

Instruction a: condition is met if $u \ge m_{\ell}$ when u and m_{ℓ} are considered as 48 bit integers.

If jump is effective, $b_7 \rightarrow B_3$.

No.	Mnemonic	Name	Format
b	JPC	Jump on Pattern Comparison	$\chi^{L}: \mathtt{Jor}\ \mathtt{P}$
С	EPC	Execute on Pattern Comparison	$oldsymbol{eta}^{ t L}: ext{ additional} \ ext{ inflection}$
			$\mathcal{A}^{L}: p$
			γ ^R : Oor A)
			$\mathcal{C}^{R}: \text{Oor } A $ $\mathcal{C}^{R}: \text{j or } \mathcal{A}(j)$

In each bit position where there is a 1 in p, a sense or trap (determined by β_a^L) indicator is specified.

^{*} If $u_X = u_0$, u^F is essentially 40 bits. If $u_X \neq u_0$, u^F is 41 bits and u_X functions as the sign bit. In this case m^F may be considered as having a 41st bit, $m_{\ell,X}^F$ which is identical to $m_{\ell,0}^F$.

```
\mathcal{B}_{+}^{L} = 0: condition is met if all specified indicators are set to 1. **
\mathcal{B}_{+}^{L} = 1: condition is met if any specified indicator is set to 1. **
\mathcal{B}_{3}^{L} = 0: set B_{3} from B_{7}(b_{7} \rightarrow B_{3}) if jump (or execute) is effective.
\mathcal{B}_{3}^{L} = 1: do not set B_{3} from B_{7} if jump (or execute) is effective.
\mathcal{B}_{2}^{L} = 0: do not alter the state of specified indicators.
\mathcal{B}_{1}^{L} = 0
\mathcal{B}_{2}^{L} = 0: set specified indicators from sense switches.
\mathcal{B}_{1}^{L} = 1: set specified indicators to 0.
\mathcal{B}_{1}^{L} = 0
\mathcal{B}_{2}^{L} = 1
: set specified indicators to 1.
\mathcal{B}_{1}^{L} = 1
\mathcal{B}_{2}^{L} = 0
: set specified indicators to 1.
\mathcal{B}_{1}^{L} = 1
: set specified \mathcal{B}_{2}^{L} = 1
: set specified \mathcal{B}_{2}^{L} = 1
: set specified \mathcal{B}_{2}^{L} = 1
: set specified
```

If jump, or execute, is effective and $\beta_3^1 = 0$, $b_7 \rightarrow B_3$.

Instructions b and c function alike except that $a \to B_7$ is omitted at the conclusion of the performance of an effective execute instruction. Thus one instruction out of sequence is executed and, unless that instruction is a jump instruction, the program returns to the original sequence. Furthermore, this (out of sequence) instruction which is executed will not cause an instruction trap to occur even if $\mathcal{E} = 1$.

^{*} If $\beta_4^L = 0$ and $\alpha_4^L = 0$, condition is met.

^{**} If $\beta_4^L = 1$ and $\alpha' = 0$, condition is not met.

No.	Mnemonic	Name	Format
d	SES	Set Sense Indicators	${f \zeta}^{f L}: {f R} \ {f or} \ {f L}$
e	SET	Set Trap Indicators	$ \begin{cases} S^{R} : Oor A \\ S^{R} : i or A \end{cases} $ i

Instruction d: $d^S \to M_{\chi}$, right or left designator field as indicated by χ^L . $i \to D^S$.

Instruction e: $d^T \to M_{\chi}$, right or left designator field as indicated by χ^L . $i \to D^T$.

f JUN Jump Unconditionally
$$\begin{cases} \mathcal{S}^L: R \text{ or } L \\ \mathcal{S}^L: M_{\ell} \\ \mathcal{S}^R: O \text{ or } A \\ \mathcal{S}^R: j \text{ or } \mathcal{A}(j) \end{cases}$$

 $b_7 \rightarrow M_{\chi}$, right or left designator field as indicated by χ^{L} .

CLASS 7: AUXILIARY SYSTEM OPERATION

The performance of an instruction in this class does not disturb u or r.

Fields χ^L , β^L , and λ^L are <u>not</u> relevant in instructions in this class; these fields are ignored by the machine at run time.

No.	Mnemonic	Name	Format
0	RET	Read Tetrad Word	γ ^R : K or T
			S ^R : M _r

Clear S. Read a tetrad (the rightmost four bits of a character) from the typewriter if $\sqrt[R]{} = K$, or from paper tape if $\sqrt[R]{} = T$, and place in the rightmost 4 bit positions of S. Read another tetrad, shift s left 4 places, and place tetrad in rightmost 4 bit positions of S. Continue reading in this manner until the symbol "/" is read. $s \rightarrow M_2$.

When this instruction is performed, any symbol read which is not between 0 and f, or is not "/", is ignored. Such a symbol is called a non-tetradic symbol.

1 REO Read Octad
$$\begin{cases} {}^{R}: K \text{ or } T \\ {}^{R}: M_{r} \end{cases}$$

Clear S. Read a single octad character from typewriter if ${}^{R} = K$, or from paper tape if ${}^{R} = T$, and place in the rightmost 7 positions of S. $s \to M_r$. (In most cases, the leftmost bit of an octad is a parity bit. Parity bits are not read into S.)

2 WRT Write Tetrad Word
$$\chi^{R}: K \text{ or } T$$

$$\delta^{R}: M_{r}$$

 $m_r \rightarrow S$. Write s on typewriter if $\chi^R = K$, or on paper tape if $\chi^R = T$, interpreting s as a string of 12 tetrads.

No.	Mnemonic	Name	Format
3	WRO	Write Octad	8 ^ℓ : K or T
			δ ^R : M _r

 $m_r \rightarrow S$. Shift s left 40 places. Write the character corresponding to the leftmost 8 bits of s on typewriter if $\chi^R = K$, or on paper tape if $\chi^R = K$. (The leftmost bit of S is ignored and a parity bit is synthesized before printing.)

4 SWE Switch to External
$$X^{R}$$
: K or T Control State X^{R} : i

 $i \rightarrow$ effective address register. Switch to external control state, typewriter or tape.

APPENDIX I

CHARACTER SET

	lower case			upper case
STOP	00001100		STOP	11001100
CR	10001101		CR	01001101
<i>TB</i>	10001110		TB	01001110
5 <i>P</i>	00001111		SP	11001111
0	1001000)	01010000
ī	00010001	•	∮	11010001
2	00010010		-	11010010
3	10010011		+	01010011
4	00010100	•	/	11010100
5	10010101		V	01010101
6	10010110		٨	01010110
7	00010111		×	11010111
8	00011000		7	11011000
9	10011001		(01011001
a	10011010		A	01011010
Ь	00011011		B	1,10110,1,1
C	10011100		C	0 1 0 1 1 1 0 0
d	00011101		D	11011101
e	00011110		E	11011110
t	10611111		F	0101111
8	10100000		6	01100000
h	00100001		H I	11100001
	00100010	•	ı	11100010
1,	10100011		K	11100100
K	00100100		Ĺ	01100100
l l	10100101		M	
m	10100110	•	N	11100110
h	00100111		0	11101000
0	10101001		P	01101001
P	10101010		Q	01101010
9 r	00101011		Ŕ	11101011
5	10101100		S	01101100
t	00101101		T	11101101
u	00101110		U	11101110
v	10101111		٧	01101111
w	00110000		W	11110000
x	10110001		X	01110001
y	1011.0010		Y	01110010
5	00110011		7	11110011

The leftmost bit of each character representation is a parity bit. The parity bit does not read into the computer, nor is it necessary to synthesize a parity bit before punching or typing octads.

APPENDIX I

CONTROL CHARACTERS

ىمى	atrol character	function
)	01010,000	Read following characters
§	11010001	$\langle a \rangle \rightarrow S'; a+i \rightarrow A.$
-	11010010	$a - i \rightarrow A$.
+	01010011	$a+1 \rightarrow A$.
/	11010100	s -+ <a7; -="" a+1=""> A; 0+5.</a7;>
V	01010101	s + I'; perform I'.
Λ	01010110	s -A ; o - S.
X	1101011	o → S.
	1 1 0 1 1 0 0 0	<a>→S; a+1→A; type s as 12 tetrads.
C	01011001	Ignore all following characters except ")".

A is the effective address register and a is its contents. (a) is the contents of the register whose address is a. I' is a register, and "perform I'" means execute the instruction currently held in I'.

APPENDIX III

ADDRESS ASSIENMENTS (in Sexadecimal)

register	address
Real-time Trap	3 f e d
Instruction Trap	3 fee
Arithmetic Trap	3fef
70	3 f f o
1,	3ff1
T ₂	3ffz
T ₃ ,	3 f f 3
Ty	3 f f 4
Ts	3 f f 5
76	3 f f 6
7,	3 f f 7
U	3 f f 9
R	зffa
S	3 ff b
7	3 f f e
W	3 fff
Core Memory	0000 through ifff


APPENDIX I

CHARACTER INDICATORS

d3 S	d _z ^S	d,	$\frac{d_o^s}{d_o^s}$	character of bit group
o	0	0	ı	Leftmost bit is o, and all other bits are o.
0	0	1	0	Leftmost bit is 0, and at least one other bit is 1.
0	1	O	0	Leftmost bit is 1, and all other bits are o.
,	0	0	0	Leftmost bit is 1, and at least one other bit is 1.

APPENDIX Y

TRAP INDICATORS



Assignment of arithmetic traps:

Do - Coefficient Traps

 \mathcal{D}_{i}^{T} - Exponent Traps

Di - Parameter Traps

Do - Operation Traps

Dy - Segment Traps

At present, indirect addressing (β =10000) is not available on Class 6 (index) instructions, or on instruction 8 of Class 5. Nor are the following instructions available:

DCT	ADJ	BAM	CPD
DXT	SCL	BAD	csD
D PT	SGN	SEX	SES
DOT	SQT	AVX	SET
DST	RNV	CSX	JЦN
TCS	BAA		

It is foreseen that SHN, SHC, and SHR will be replaced by six instructions, SRN, SRC, SRR, SLN, SLC, and SLR (numbered 2 through 7). named "Shift Right with Normal Connection," ..., "Shift Left with Normal Connection," The first three are merely mnemonic and name changes for SHN, SHC, and SHR. The last three function in the same manner as the first three with the shift parameter convention reversed, i.e. a positive parameter will cause a left shift and a negative parameter will cause a right shift,

* Indirect addressing is available on three Class 6 instructions:
instructions 68, 69, and 6a. (footnote added in proof)