UNIVERSITY OF ILLINOIS DIGITAL COMPUTER

Aux.

LIBRARY ROUTINE Q5-237

By James Shelly

TITLE

Complete Circuit Analyzer

TYPE

Complete Program

NUMBER OF WORDS

Main program 324

Function compiler 117 Print routine 13

 $E(I_k)$ routine 18+2n+a+f+k where n is the number of nodes of the circuit, a is the number of auxiliary functions, f is the number of disallowed states used, and k is the total number of integers and plus signs

used to describe the circuit.

TEMPORARY STORAGE

0-19 working storage

20-35 storage for printout

500-500+n+a-1 in $E(I_k)$ routine.

DURATION

Depends on circuit to be analyzed.

LIMITATIONS

The number of nodes n must satisfy $n \le 78$. The numbers

n,k,a,f defined above must satisfy

 $3n + 2a + f + k \le 516$

The number of states S possible at any time must satisfy S < 853.

I. PURPOSE This routine analyzes a complete circuit for speed independence, where the circuit is defined by the logical equations for each decision element and the specification of the initial state. The user also supplies a stop control and print out information.

This routine is an extension of Illiac library routine Q+3, but enables the user to analyze larger circuits in a more convenient fashion than the earlier routine could, subject to the limitations listed above. The time taken to analyze a circuit is quite indeterminate, but is mostly due to a search on the magnetic drum. The length of search is proportional to the number of states in the new list, while the number of searches is proportional to the number of excited nodes, so that the time taken on the longest search is roughly proportional to the square of the greatest number of simultaneously excited nodes.

II. INTRODUCTION A decision element is an element with an arbitrary number of input lines and one output line where the signals on all lines are taken only to possess two values, 0 and 1. To each decision element there corresponds a Boolean function of the input signals and possibly the output signal itself. We specify the state of the element by listing a set of signals on the input and output lines. The element is then said to be in equilibrium if the computed value of the function equals the signal assigned to the output line; otherwise it is said to be excited. An element is always said to act in such a way as to place itself in equilibrium and will only act if excited; but no restriction is placed on the time it takes to act.

An interconnection of decision elements at points called nodes has the property that each node has at most one output line feeding it and feeds at least one input line. Since no assumptions are made for the relative speeds of the decision elements, we cannot consider clocked or synchronous circuits. Hence, the above interconnection will only apply to asynchronous circuits.

A complete circuit is an asynchronous circuit such that every node has one and only one decision element feeding it. Any asynchronous circuit can be considered to be a complete circuit by attaching fed-back delay elements (elements whose input equals its output) to those nodes which have no decision elements feeding them (see Section I). Since every node in a complete circuit is fed by a decision element we shall label each node by the decision element feeding it.

An immediate state of a complete circuit is defined by listing the value of the signal (either 0 or 1) at each node in the circuit. Since every node is fed by one decision element the immediate state (abbreviated as I-state) determines uniquely those nodes which are excited. An I-state S is an equilibrium state if every decision element is in equilibrium. An I-state B is said to directly follow an I-state A if B results from A by no more than one decision element acting and if that decision element was excited when the circuit was in I-state A. B is said to follow A if there exists a sequence of states $A = A_1, A_2, A_3, \dots A_k = B$ such that each state A_{i+1} (i = 1 to k = 1) directly follows the state A_i . It is important to note that there might be states A and B where neither A follows B nor B follows A.

A <u>cumulative state</u> (abbreviated C-state) is defined with respect to some initial I-state, I_0 , by listing the number of changes that have occurred at each node since the circuit was last placed in I_0 .

A complete circuit is said to be <u>speed independent</u>
with respect to an <u>I-state S</u> if for every I-state which follows S no decision
element passes from an excited state to an equilibrium state without acting.

If now we extend the definitions of follows and directly follows to the C-states and use "follows" as a partial ordering relation, then it can be shown that the set of C-states of a speed-independent circuit forms a semi-modular lattice [cf. 1]. Using this fact it then can be shown that there are only two sub-classes of speed independent circuits defined by the types of lattices of the C-states.

A speed independent circuit is said to be totally sequential with respect to an initial state S if for any two C-states A and B which follow S, either A follows B or B follows A holds. This is equivalent to saying that for any I-state T which follows S at most one decision element is excited; hence at most one I-state may directly follow T.

A speed independent circuit is said to be distributive with respect to an initial state S if for any three C-states A, B and C which follow S with C directly following A and B, then there exists a C-state D which follows S such that both A and B directly follow D. Since a C-state may directly follow itself, it is clear that a totally sequential circuit is distributive. If one tries to apply this definition to the I-states then in general it will not work, but the cases where it fails are those circuits which eventually break up into at least two independent parts. That is the circuit behavior at a particular set of the nodes is independent of the circuit behavior at the remaining nodes. We shall define the three classes as totally sequential, distributive but not totally sequential, and semi modular but not totally sequential or distributive.

III. METHOD Given a complete circuit with n nodes labeled from 1 to n then an I-state $\mathbf{I}_{\mathbf{k}}$ will be denoted by a vector

$$I_k = (i_k^1, i_k^2, i_k^3, \dots, i_k^n)$$

where the i_k^j are the values of the signals either 0 or 1 at the nodes. The set of excited decision elements $\mathrm{E}(\mathrm{I}_k)$ will be denoted by a vector

$$E(I_k) = (e_k^1, e_k^2, e_k^3, \dots, e_k^n)$$

where $e_k^j = l$ if the jth node is excited, otherwise $e_k^j = 0$. The notation $E(I_k)$ formalizes the fact that the set of excited nodes is uniquely determined by the I-state I_k . These numbers are stored in the machine as words with the jth component in the $(2^{-j})^{th}$ position, their sign always being positive.

The memory is divided into two sections A and B: one containing the list of current states and excited nodes during a cycle, the other containing a list of states which directly follow the current states along with their excited nodes. In addition these lists contain a third word for each state which is used for testing distributivity and will be described later. The routine begins by selecting a state I_k in the current list and its excited nodes $E(I_k)$. It then forms a new state by selecting an excited node appearing in $\begin{pmatrix} 1 & 2 \\ k & k \end{pmatrix}$, say it is e_k^j . It forms a new state I_k^* by allowing this node to pass to equilibrium hence

$$I_{k}^{*} = (i_{k}^{1}, i_{k}^{2}, \dots, i_{k}^{j-1}, \overline{i_{k}^{j}}, i_{k}^{j+1}, \dots, i_{k}^{n})$$

It then examines the list of directly following states to see if I_k^* has already been generated. If it had not been generated it plants it in the new list and enters the function routine to calculate $E(I_k^*)$ and stores the excited nodes corresponding to I_k^* . (If it was in the list it would already have done so). Next it forms $E(I_k)^*$ which is

$$E(I_k) * = (e_k^1, e_k^2, \dots e_k^{j-1}, 0, e_k^{j+1}, \dots e_k^n)$$

It now is able to make a test for speed independence which is that no other node in $\mathrm{E}(\mathrm{I}_k)^*$ except possibly the jth node passes into equilibrium. This is equivalent mathematically to:

$$\mathbf{E}(\mathbf{I}_{\mathbf{k}})^* \subseteq \mathbf{E}(\mathbf{I}_{\mathbf{k}}^*)$$
 (componentwise)

If $E(I_k)^* \not\equiv E(I_k^*)$ the circuit has violated speed independence and the routine jumps to a failure stop (see "non-programmed stops") otherwise it adjusts the third word for I_k^* (see distributive test) and returns to I_k and picks the next excited node in the sequence $e_k^{j+1} e_k^{j+2} \dots e_k^n$. It continues this process until all the states which directly follow I_k have been exhausted. It then goes to the next state in the current list, repeats the process on this state and continuing in this manner it finally exhausts the current list. An overwrite test is made to see if the directly following list overwrites its memory capacity.

IV. SPECIAL TESTS Initially a switch had been set placing the circuit in the totally sequential class. If after exhausting any list (including the first list of just the initial state itself) it did not generate more than one state in the list that directly follows the current list, then the circuit remains totally sequential and no distributive test need be made. However, the first time more than one state is generated the circuit is no longer totally sequential, and a distributive test must be made on the next set of directly following states. It need not make the test when it first branches since trivially all those states arose from one state.

We now define a set of causation nodes for a directly

following state $C(I_k^*)$:

$$C(I_k^*) = (c_k^1, c_k^2, c_k^3, ..., c_k^n)$$

Let
$$I_k^* = (i_k^1 i_k^2 i_k^3 \dots i_k^n)$$

then $c_k^j = 1$ if there exists a state I_m in the current list where

$$I_{m} = \left(i_{m}^{1} i_{m}^{2} i_{m}^{3} \cdots i_{m}^{j-1} \overline{i_{m}^{j}} i_{m}^{j+1} \cdots i_{m}^{n}\right)$$

and where I_k^* directly follows I_m .

Now assume we have exhausted the current list and that a distributive test must be made. The routine then works with the directly following list but instead of using the excited nodes to obtain new states it uses the causation nodes. Since we are using $C(I_p)$ instead of $E(I_p)$ then the

set of states I_p^* (which directly follow I_p using $C(I_p)$ as the excited nodes) will always be found in the list of current states. This results directly from the definition of $C(I_p)$. The routine tests for distributivity by testing for speed independence with respect to the causation nodes. That is if

$$c(I_p)* \neq c(I_p^*)$$

the circuit is no longer distributive (provided also that the circuit is composed of not more than one independent circuit). Hence, if it fails the test the routine reclassifies the circuit as semi modular and no longer needs to make the distributive test. If not it will continue until the list of directly following states is exhausted. In either case the routine then relabels the lists by calling the present directly following list the new current list and comes to a black switch stop (see non-programmed stops).

- V. PROGRAMMED AND NON-PROGRAMMED STOPS The program accepts two types of programmed stop specifications.
- (1) State count stop. This stops after a specified number of new states have been generated.
- (2) <u>Node change stop</u>. This stops after a selected node has undergone a specified number of changes.

Type (2) stop is the most frequently used.

Of the six types of non-programmed stops, the most important is the cycling stop. Any circuit must either come to equilibrium, or continue to repeat some portion of its earlier behavior. The cycling test compares the A lists for the same number of words and the same cyclic check sum. If these two agree, the circuit has cycled. The routine punches "cycling" and looks for new circuit. If not, then the old check sum is replaced by the new one if the number of times in the A-list is a power of two. This is done to catch cycles which have any period whatsoever.

The other five types of non-programmed stops are as follows.

(2) <u>Failure stop</u>. This stops when the circuit fails the speed independence test, and punches "failure", followed by the current state, its excited nodes, the directly following state and its excited nodes.

- (3) Overflow stop. This stops when the list of directly following states exceeds drum memory capacity. This prevents erroneous failure indications from occurring. The word "overflow" is punched out.
- (4) <u>Equilibrium stop</u>. If a state passes into equilibrium, the word "equilibrium" and the equilibrium state are punched out.
- (5) <u>Black switch stop</u>. Normally the circuit is run with the black switch down. If the switch is set to obey, the program will stop at the end of the list through which it is now passing. A white switch bypass leads to the final stop, where the circuit class is punched.
- (6) <u>Disallowed state stop</u>. If a certain state or states may cause faulty operation of the circuit, the logical sum of these states may be punched on the circuit tape, followed by an F. When one of these states is reached, the program stops, and punches "disallowed", followed by the current state, its excited nodes and the directly following (disallowed) state.

All stops except the failure stop punch the class of the circuit, "sequential", "distributive", or "semimodular". The routine then reads the next circuit or a new initial state.

VI. OUTPUT CONTROL The user may select a set of nodes such that when any node of this set changes, an output occurs giving the current state, its excited nodes, the directly following state and its excited nodes.

VII. DATA TAPE PREPARATION This routine has two possible input modes, new circuit read-in or new initial state. These are distinguished by having a character consisting of a single fifth-hole only delay character under the reader when a new circuit is to be analyzed, and any different 5th hole character under the reader if a new initial state is to be read.

The input routine is very flexible, due to the availability of auxiliary functions ag, so that the nodal equations $z_i = f_i \ (z_i, \dots z_k)$ are written in the form

$$z_i = \bigvee_{j=1}^{m} g_{ij}$$
 , where g_{ij} is a product of the

z_i's and/or of the a_e, with each factor independently complemented or uncomplemented. For example, the function

$$z_5 = (z_1 \overline{z}_2) (z_5 + z_7 \overline{z}_{10})$$

may be expanded into sums of products as

$$z_5 = z_1 \overline{z}_2 \overline{z}_5 z_7 \overline{z}_{10} \vee z_1 \overline{z}_2 z_5 \overline{z}_7 \vee z_1 \overline{z}_2 z_5 z_{10} \dots$$

If we use an auxiliary function a,

$$a_1 = \overline{z}_5 \ z_7 \ \overline{z}_{10} \ \lor \ z_5 \ \overline{z}_7 \ \lor \ z_5 \ z_{10}$$

we may write

$$z_5 = z_1 \overline{z}_2 a_1$$

Using two auxiliary functions a, a

$$a_1 = z_7 \overline{z}_{10}$$

$$a_2 = \bar{z}_5 a_1 \vee z_5 \bar{a}_1$$

and

$$z_5 = z_1 \bar{z}_2 a_2$$

After writing down the logical equations for the nodes and auxiliary functions used to describe the circuit, the data tape is prepared as follows.

- (1) The number a of auxiliary functions is punched as a decimal integer inside parentheses.
- (2) The number n of nodes is punched as a decimal integer, followed by any 5th hole character or space.
- (3) The a auxiliary functions are punched in order, followed by the n nodal equations. These functions are subject to the following conventions.
 - (a) The left hand sides $(^{\pi}z=^{\pi})$ of the equations are omitted.
 - (b) The term z_i is designated by the decimal integer i terminated by a space.
 - (c) The term \overline{z}_i is designated by the decimal integer i terminated by a prime.

- (d) The auxiliary function a is designated by the decimal integer j in parenthesis followed by a space.
- (e) The auxiliary function \bar{a}_j is designated by the decimal integer j in parenthesis, followed by a prime.
- (f) No auxiliary function may refer to another auxiliary function which follows it in the list.
- (g) The operation \vee is designated by + (K).
- (h) Each nodal or auxiliary function is terminated by an N.
- (i) Any number of 5th hole characters may precede an integer, but no 5th hole character may separate the digits of an integer or the integer and its terminations.
- (j) Any number of 5th hole characters may precede or follow a + or N.
- (k) A disallowed state is punched as above, and may appear anywhere inside the list of functions. That is, it may not follow the last nodal equation. The disallowed states function is terminated by an F.

The first function illustrated above may be punched

as

(i) 1 2'5'7 10' +1 2'5 7'+1 2'5 10 N

or

- (ii) 1 2"5'7 10"" + 1 2"5 7"+1 2"5 10 N but not as
 - (iii) 1 2'5'7 1 0'+..., in which a space separates the digits of 10.
- (3) Following the nodal equations the initial state is punched using $[\frac{n}{4}] + 1$ sexadecimal digits, where [k] is the greatest integer contained in k. If we had 5 nodes, an initial state of (10111) would be punched as S8, the digits being grouped by fours from left to right.

The output during the running of the program will have the same number of characters and significance of grouping.

(4) The stop information is next punched. If the state count stop is desired, then the number of new states is punched as a decimal integer terminated by a 5th hole character, followed by an N. If a node change count stop is required,

then the node number, terminated by a 5th hole character, is punched, followed by the number of changes and a 5th hole character. If neither of them is desired, the symbol N should be punched and the cycling test will be used for the normal stop.

- (5) Following the stop control, the print control constant is punched. This has the significance that wherever a one appears, output will occur when the corresponding node changes. The grouping corresponds to that for the initial state. A hand punch may be used, if needed, to obtain more output. For example, if in a 5 node circuit the user is only interested in changes on node 2, he would punch 40. If he later wished to investigate nodes 3 and 5, he would punch 68.
- (6) If the punch control is followed by a fifth-hole delay, a new circuit will be read in. If followed by any other 5th hole character, a new initial state will be input. All circuits or initial states on a given tape will be read automatically

The last circuit or initial state on the tape should be terminated by a fifth hole delay and a 0, to cause the program to proceed to the OF order.

If the black switch is set to obey on readin of a circuit, the machine will stop, enabling the user to bypass any number of initial states which he wishes.

The important things to remember are:

- (A) No 5^{th} hole character may separate the digits of an integer, and all integers are terminated by 5^{th} hole character.
- (B) All integers for auxiliary functions are enclosed in parentheses.
- (C) Every nodal equation and auxiliary function is terminated by N, every integer representing a node or auxiliary function is terminated by either a space or prime, and every disallowed state is terminated by an F.
- (D) The list of equations is preceded by the number of auxiliary functions in parentheses, and by the number of nodes followed by a 5th hole character.

- (E) A fifth-hole delay must be under the reader to read in a new circuit.

 Any other 5th hole character reads in a new initial state, stop control and punch control.
- (F) The number of sexadecimal characters for initial state and punch control is the number required to represent n bits, (where n is the number of nodes).
- (G) Stop constants.
 - a N stops after a states (a decimal integer)
 - a b stops after node a changes b times, (a, b both decimal integers)
 - N cycling (normal) stop

VIII. USE The main tape is read into a cleared memory. If the sum check fails, it stops on an FF order. The data tape is placed in the reader, and after read in of equations, initial state, stop and end constants, one throw of the black switch will enable the circuit to be tested through one cycle. Normally the circuit is run in stop-disable. The routine will continue on to the next circuit or state until the end of tape is reached, coming to OF for a circuit with no nodes. If desired, a new data tape may be inserted at any black switch stop after the last print constant on the previous tape has been read.

- IX. COMPILING ROUTINE This is a special input routine used to translate the equations and auxiliary functions into a subroutine for calculating $\mathrm{E}(\mathrm{I}_k)$. The subroutine calculates $\mathrm{E}(\mathrm{I}_k)$ by the following method.
- (1) First n numbers are stored, such that if z_i is 1 the number is negative and if z_i is 0, the number is positive.
- (2) The auxiliary and nodal functions are calculated in order by a series of conditional transfers, where if the function is 1, a 1 is added in the corresponding digital position.

L5	(z ₁)	36	(*)	
Fl	(a ₂)	36	(*)	
36	-	26	(**)	
L5	$(z_{l_{\downarrow}})$	36	(***)	*
L5	(z ₆)	36	(***)	
19	(node no)	00	1	**
<u>L4</u>	(marker)	40	(marker)	a.

The node number and marker addresses are adjusted in the subroutine to handle nodes numbered higher than 39.


Function forming is similar for auxiliary functions, except that no digital marker is formed. Instead, a negative word is stored if the function is 1, a positive word if the function is 0.

- (3) At the end of the routine, the function $E(I_k) = I_k + (equation values)$ (digitwise) is formed, and control is transfered to the main program.
- (4) In addition to compiling the $\mathrm{E}(\mathrm{I}_k)$ routine, the compiler plants appropriate test-constants and addresses in the main routine.

The function routine is generated by the compiler during the input of the equations. Upon entry to the function routine, a set of markers is generated so that if the ith node has a one, the ith marker is negative. Orders of the form L5 36 or Fl 36 are chosen depending upon whether the corresponding node number in the input was followed by a space or prime, signifying that the variable or its complement respectively was required. The addresses for the L5 and Fl orders are set to pick up the desired marker. The 36 orders are set to transfer to the next function or to the next term, whichever comes next. The + or "or" connective transfers directly to the end of the function.


The end of function word pair generates a marker corresponding to the number of the node being generated. This marker is added to the sum of the set of markers previously generated, and restored. After all nodes have been evaluated, we have the corresponding (eventual) new state. The excited nodes are then extracted by the "exclusive or" operation in the last eight words of the function routine, and the control is then transferred to the main routine.

X. MISCELLANEOUS ASPECTS A situation where the disallowed state stop would be useful can be illustrated by considering the circuit shown below. If positive logic (positive voltage = 1) is used, the point d is not defined for the input combination a = 1, b = 0.



This may be taken care of by using the function ab'F, the disallowed state.

Sometimes it is convenient to represent divider chains in a circuit, for consider the following circuit:




where both lines b and c may be shunted by arbitrary capacitors. Thus it is no longer possible to say b=c as would be done normally. This "bleeder chain has the property that at no time can b have the value 1 and c have the value 0 in negative logic. Thus b can only take on the value \overline{a} when c is 1. The logic for lines b and c would then be

$$b = \overline{ac}$$

$$c = (\overline{a} \ v \ b)$$

The general divider chain with outputs a_1 a_2 ... a_n pictured below




would have as the system of equations

$$a_1 = da_2 v a_0$$

$$a_2 = da_3 v a_1$$

$$a_n = da_{n+1} v a_{n-1}$$

where d is the driving signal. d has the property that if it is situated between a j and a $_{j+1}$, as shown in the figure,




then the lowest voltage value of d = 1 must be greater than the highest voltage value at $a_{j+2} = 0$. Otherwise, it would be possible for $a_{j+1} = 1$ and $a_{j+2} = 0$. Also, the highest voltage value of d = 0 must be less than the lowest voltage value at $a_{j-1} = 1$, for if not it would be possible for $a_{j-1} = 1$ and $a_{j} = 0$. The divider using positive logic becomes $a_{0} = 1$, $a_{n+1} = 0$,

$$a_1 = da_0 v a_2$$

$$a_2 = da_1 v a_3$$

$$a_n = da_{n-1} v a_{n+1}$$

A general asynchronous circuit can be handled by feeding all nodes having no decision elements attached to them with fed back delay elements. This then allows the user to attach a signal to what normally would be called the input lines.



This method requires that the inputs remain fixed during the analysis. If

one wishes one of them to change from a 0 to 1 then that line could be tied to a "one" element (i.e. $z_1 = z_1 \ v \ \overline{z}_1$) which was initially placed in the 0 state.

XI. REPRESENTATION OF VARIOUS LOGICAL ELEMENTS

Several examples of data tape preparations for Illiac type logical elements and special logical elements are given below. For construction of these elements the reader is referred to Reference 2 for Illiac types and References 3, 4, 5 for several of the special types. These elements are written with integers specifying input and output lines to indicate how the set of nodal equations would be typed on the tape. All outputs are designated by node number 1 and if needed node number 2.


ILLIAC TYPES

Circuit Designation


5 CF

Cathode Follower or Delay:





3 Input And:



The First and Possibly the Second Nodal Equation would be Punches as:


5 N

3'N


45 N

345 N


4 +5 N



2'+3'N



Flipflop with Two Gates:




3'4 +2'N 5 6'+1'N

Flipflop with Clear and Two Gates:

3^t4 +5 6^t+2^tN 7 +1^tN

23+12+13N

* ADDITIONAL TYPES




C-element:



Three Input C-element:

2 3 4 +1 2 +1 3 +1 4 N




XII. A SPEED-INDEPENDENT COUNTER

Inhibit-or:

A one state binary counter is diagrammed on Pg. 19. The node numbering is indicated at the output of each element and the flipflop and gates are included in two logical equations. The dual flipflop has the dual equations. The point a is the enabling signal and the point b is the complement of the completion signal. These were tied together to cause the counter to cycle indefinitely.

31+4 N



The equations for this circuit were typed as:

7	Number of Nodes
4'7 +2'N 3'7 +1'N	ordinary flipflop with gates
1'4'+7 4'N 2'3'+7 3'N	dual flipflop with gates
1 4 N	"and" element 5
2 3 N	"and" element 6
5 +6 N	"or" element 7
+ +	initial state
7 4	Node 7 to change 4 time
0 2	Punch when node 7 changes


The Output that followed was:		
	EXPLAN	VATION .
	Flipflops	Node 7 change
+2 02 +0 20	1011	1 → 0
98 02 9+ 40	1001	$0 \rightarrow 1$
52 02 50 10	OlOL	$1 \rightarrow 0$
64 02 66 80	0110	$0 \rightarrow 1$
SEQUENTIAL	Totally Seque	ential.

The columns in the output are respectively: current state, excited nodes for current state, directly following state, and excited nodes for directly following state. Due to the print out selected the two states per output are the state where node number 7 is excited and the state that directly follows that state when node number 7 changes. The final line of the output indicates that the circuit is surprisingly enough, totally sequential.


XIII. REFERENCES


- 1. D. E. Muller, "Theory of Asynchronous Circuits," Internal Report No. 66, University of Illinois Digital Computer Laboratory (Dec. 6, 1955).
- 2. Staff of the Computer Laboratory, Ordvac Manual, University of Illinois Digital Computer Laboratory (Jan. 24, 1955).
- 3. W. Poppelbaum, "A Fast Junction Transistor Flipflop with Stabilized Output Levels," University of Illinois Digital Computer Laboratory (Jan. 24, 1955)
- 4. J. M. Wier, "Some Direct Coupled Computer Circuits Utilizing NPN and PNP Transistors in Combination," Internal Report No. 65, University of Illinois Digital Computer Laboratory (Aug. 31, 1955).
- 5. Staff of the Computer Laboratory, "Trance Circuits," University of Illinois Digital Computer Laboratory (May 11, 1956).
- 6. W. S. Bartky, "Complete Circuit Analyzer," Library Routine Q-3, University of Illinois Digital Computer Laboratory (June 14, 1956).

DATE July 22, 1957
PROGRAMMED BY James Shilly
APPROVED BY WE, Mulle



Q5 COMPILER S5 49-144





LOCATION	ORDER		NOTES	PAGE 1 Q 5
	S 3			
0	L5 S7	h	Form and store	
	LO 1S7		p-40	
1	40 F			
	32 6L		Test	
2	L5 S7		Set to read or pur	nch p/4 characters
	LO 257		Shift left 39-p or	n read-in.
3	40 24L			
	46 253L			
4	L 1 F			
	10 _, 20F			,
5	LO 1S7			
	42 24L			
6	22 20L			
	L5 187			
7	40 24L		Set to read or pu	nch 10 characters
	46 253L			
8	Ll F		See if more are t	o be read or punched
	32 20L			
9 .	L5 F	٦	Reset S7	
. •	46. 5 7	H		
10	L5 S7		Test	
	LO 1S7			
11 ,	32 16L	-		
	L5 S7 :	Ħ		0
12	LO 257		Set to read or pu	nch p/4-10 characters.
	40 28L (0	
13	46 255L		Shift left 78-p o	n read-in.
	Ll S7			
14	L 4 1S7			
·	10 20F			
15	FO 1S7			
	42 28L			
		<u> </u>		

.

LOCATION	ORDER			NOTES PAGE 2 Q 5
16	26 18L		Ц	
	F5 1S7		Н	Set to read or punch 10 characters
17	40 28L			
	46 255L			
18	F5 18L		H	
	42 27L			Plant skip
19	F5 19L			
	42 253L			
20	55 55T			
	L5 26L		H	Plant skip
21	42 27L			
	F5 17L			
22	42 253L			
	F5 26L		H	Link
23	42 30L		H	
	50 387			Clear Q
24	81 F			
	10 1F			Read
25	36 26L			Set sign to zero
	L4 457			
26	40 F			Store
	S5 30L			Compute excess
27	40 1F		Ц	
	27 F			Skip
28	81 F			
	00 F			Read
29	36 30L			Set sign to zero
	L4 5S7			
30	L4 1F			Add excess
	22 ()F			
31	22 296L	*		
	40 13F			

LOCATION	ORDER		NOTES PAGE 3 Q 5
32	86 11F		Store initial state
	00 1S4	l+a	
33	L5 F		
	40 12F		
34	86 11F		
	00 S4	a	
35	L5 55L	Function	Set link
	42 F _	Routine	
36	26 S6		to function routine
	L5 14F		
37	86 11F		
	00 17069	$a+\frac{m}{6}$	
38	41 17L		Clear 17
	L5 15F		Store excited nodes
39	86 11F		
	00 17079	54 1+a+ ^m	H
40	L5 92L	Function	Reset normal exit to function routine
	42 F	Routine	
41	L5 95L		Set to print sequential
	46 285L	,	
42	Fl 1S7		Set sequential
	42 6s7		Test
43	L5 4S7		Set D-Switch
	40 787		
44	F5 8S7		Set a-side to 1 state
	F4 487		
45	40 1057		
	81 4F		Test for sexadecimal
46	LO 12S7	10	
	32 67L		H
47	L4 12S7	10	h
	50 3S7		Read in and store in O
<u> </u>	ļ	<u> </u>	_

LOCATION	ORDER		l	NOTES	PAGE 4	ର 5
48	74 1257	10				
	00 4F					
49	91 4F					
	36 48L					
50	S5 62L					
	40 F		H			
51	81 4F	-	H	Test for sexadecimal		
	LO 1287	10				
52	36 68L		H			
	L4 12S7	10	\vdash			
53	50 3S7			Read in and store in 1		
î	74 1257	10				
54	00 4F					
	91 4F					
55	32 53L					
	S5 36L					
56	40 1F		H			
·	L5 F		Н	Form C(0) - 39		
57	LO 1357		H			
	36 60L			Test		
58 ·	L5 27L		\vdash	Plant skip		:
	L4 50L					
59	46 62L					
	L5 F		\sqcap			
60	F4 387	0		Form shift address		
	42 61L		+			
61	50 387			Clear a		
	19 ()F			Form marker skip		,
62	22 62L					5
	36 63L	W				
63	10 39F			Shift 39		
	00 2F			Shift left 2		
		 	4			

OCATION	ORDER			NOTES	PAGE 5	Q 5
64	40 14S7		Н	Store marker		
	S5 71L					
65	40 1587		H			
	L5 50L		h	Reset skip		
66	46_62L		Ц			
	41 F		Н	Clear		
67	22 68L			Unwanted end counts		
	41 F					
68	41 1F					
	Ll F		\vdash			
69	40 16S7			Store end counts		
	Ll 1F					
70	40 1787		Ц			
	L5 64L			Link to read in		
71	26 23L		H			
	40 1987		Н	Store print marker		
72	L5 F					
	40 1857		H			
73	41 18F			Clear term count		
	41 19F			Clear a-side count		
74	24 75L			Stop		
	26 2851			End		
75	L5 9 87		—	Set b-side		
	L4 4S7			to 0 states		
76	40 1157		H			
	41 16F			Clear state count		
77	85 11F		Н			
	00 S4	a				
78	40 8F			Read in i-state		
	36 79L	W				
79	85 11F					
	00 1S4	1+a				

LOCATION	ORDER			NOTES	PAGE 6	Q 5
80	40 9F		\vdash			
	36 81L	W	\vdash			
81	85 11F					
	00 1706s4	a+ <u>m</u>		Read in excited	nodes	
82	40 lof	Ū				
	40 6F					
83	85 11F	i				
	00 1707 s 4	1+a+m/6				1
84	40 llF					
77 T	40 7F		H			
85	L3 10F		\vdash			
	32 86L			Test for equilib	rium	
86	22 87L					
	L3 11F					
87	36 248L		H			
	49 2F		\vdash_{l}			
88	41 3F			Set markers for	excited nodes	
	Fl 2F					
89	40 4F					
	Fl 3F					
90	40 5F					
	L5 6F		٢			
91	50 7F	•		Shift excited no	des	
	00 1F					
92	40 6F					
	S5 114L					
93	40 7F		ľ			
	L5 6F		\vdash			
94	36 156L					
	50 8F					
95	S5 8S9					
	J0 2F	·				
			├ -{		······································	

LOCATION	ORDER		NOTES	PAGE 7	Q 5
96	SO 2F				
	SO 2F		Form new state		
97	L4 2F				
	40 12F				
98	50 9F				
	S5 F				
99	JO 3F				
	S0 F				
100	SO F				
,	L4 3F	Н			
101	40 13F	-			
	L5 107L		To end test		
102	26 112L				
	00 285L	, *			
103	85 11F	H			
	00 511854	ъ			
104	LO 12F				
	40 F				
105	L3 F				
	36 10 7L				
106	26 11 0 L				
	00 F	*	Test in b list for	duplicate	
107	85 11F				
	00 511984	l+b			
108	LO 13F				
	40 F				
109	L3 F				
	36 1 6 2L				
110	F5 107L				
	40 103L				
111	F5 103L				
	40 107L				

LOCATION	ORDER		NOTES PAGE 8 Q 5
112	LO 11S7		
	36 103L		
113	F5 16F	П	Count new state
	40 16F	Ц	
114	26 s 6		to fcn. routine
	L5 14F	-	
115	86 11F		
	00 6824s4	b+ m	Store excited nodes for new state
116	L5 15F		
	36 117L	w	
117	86 11F		
	00 682554	1+b+m	
118	L5 12F		
·	36 119L		
119	86 11F		
	00 511854	Ъ	
120	L5 13F		Store new state
	36 121L	w	
121	86 11F		
	00 5119S4	b+1	
122	L5 2F		
	36 123L	w	
123	86 11F	m	Store causation nodes
	00 853054	$b+\frac{m}{3}$	
124	L5 3F		
3.0-	36 125L	W	
125	86 11F	_ m	
306	00 853184	$1+b+\frac{m}{3}$	
126	F5 117L		
107	40 115L		
127	F5 115L		T.,
	40 117L		Increase drum loop addresses

LOCATION	ORDER	NOTES PAGE 9 Q 5
128	F5 125L	
	40 123L	
129	F5 12 3 L	
	40 125L	
130	F5 121L	
	40 119L	
131	F5 119L	
	40 121L	
132	LO 987	
	LO 20S7	Overflow test
133	LO 2287	
	36 274L	H
13 ¹ 4	L3 1787	Test for node change count
	32 14 <u>2</u> L	
135	50 1 ⁴ 87	h
	JO 2F	
136	Sl F	
	32 137L	Test to see if specified node changes
137	22 1 39 L	
	50 15S7	
138	JO 3F	
	Sl F	
139	32 142L	
	F5 1787	
140	40 17S7	Count node
	32 141L	Test for desired count
141	22 142L	
	L5 102L	
142	42 237L	Plant skip
	50 18 s 7	
143	JO 2F	
	Sl F	Print Test
		<u> </u>

.

LOCATION	ORDER		NOTES	PAGE 10	Q 5
144	36 145L				
	26 147L				
145	50 19S7				
	JO 3F				
146	Sl F	Company, Was			
	36 148L		J		
147	26 260L	Construction Co.	To print		
	93 131F				
148	L5 987	-			
	40 103L		Reset		
149	F4 3S7		b-search		
	40 107L	<u> </u>			
150	50 10F		1		
	JO 4F				
151	S5 1 0 S9				
	JO 14F		Speed-inde	pendent or D- te	est
152	KO 1289				
	36 256L				
153	50 11F				
	JO 5F				
154	S5 282L				
	JO 15F		1,		
155	KO 147L				
	36 256L		 1		
156	L5 2F				
	50 3F		Shift node	markers	
157	10 lF .				
	40 2F				
158	S5 F				
	40 3F		-I -		
159	L3 6F				
	32 160L				
		<u> </u>			

LOCATION	ORDER			NOTES PAGE 11 Q 5
160	22 88L			Test for end
	L3 7F			
161	36 184L			
	22 88L	-		
162	Ll 787		1	Test for D-run
	36 181L	1	_	
163	L5 103L	f	7	
	L4 20S7			
164	40 176L			
	L4 20S7			Reset addresses if speed-independent
165	40 170L			run.
	L4 2257			
166	40 172L			
	F5 17 0 L			
167	40 173L			
	F5 172L			
168	40 175L			
	F5 176L			
169	40 178L		H	
	36 170L	w		
170	85 11F		П	
	0 0 853 0 54	b+ m		
171	L4 2F	J		
	26 172L	W		Adjust causation nodes
172	86 11F			
	00 8530s4	b+ <u>m</u>		
173	85 11F	_		
	00 8531S4	1+b+m/3		
174	L4 3F			
	50 F	Ψ̈́		
175	86 11F			
	00 853154	1+b+m/3	H	
		<u> </u>		

LOCATION	ORDER			NOTES	PAGE 12	Q 5
176	85 11F					
	00 682454	b-16		Bring out ex	cited (causat	ion nodes
177	40 14F					
	50 F	w				
178	85 11F					
	00 682554	1+b+m/6				
179	40 15F		+-			
	Ll 787			Test for D-R	un	
180	36 148L			To reset b-s	earch	
	26 134L			to node coun	t test	
181	L5 103L		H	Set to bring	out causatio	on nodes
	L4 2157					
182	40 176L					
	F5 176L					
183	40 178L		+			
	26 176L			To store cau	sation nodes	
184	Ll 787		H	Test for D-R	un	
	36 187L		H			
185	IJ 16F		+			
	80 lf			Set b-end te	st constant	
186	L4 103L					
	40 11S7		+			
187	F5 83L		\Box			
	40 81L					
188	F5 81L					
	40 83L			Increase add	resses on a s	side
189	F5 79L					
	40 77L					
190	F5 77L					
	40 79L		H			
191	LO 1087			Test for end		
	36 77L	1				

LOCATION	ORDER		NOTES	PAGE 13	Q 5
192	L1 787	Н	Jump if comp	oleted D-run	
	40 7S7				
193	36 231L				
	50 10S7	H			
194	L5 11S7		Interchange	a and b end test	constant
	40 1087				
195	S5 264L				
	40 1157	H			
196	50 8 5 7	h			
	L5 987				
197	40 857		Interchange	a and b markers.	
	S5 F				
198	40 9S7				
	LO 857				
199	36 223L	 	Jump if b-s:	ide	
	L3 19F	H	check for		
200	36 208L		a-side coun	t=0	
	L5 19F	H			
201	80 1F		See if number	er of times in a-	list is
	36 201L		a power of	2.	
202	40 F				
	L7 F				
203	36 205L	. [-1			
	L5 215L		Set to rese	t after checking	
204	42 218L				
	26 208L	 -			
205	L5 79L				
	LO 18F		See if numb	ers of terms in a	-list
206	40 F		are equal		
	L3 F	,			
207	36 208L	-	l		
	26 221L		Jump to end	of cycle	

LOCATION	ORDER	NOTES PAGE 14 Q
208	41 F	Clear 0, Q, and set initial read-in
	50 3S7	
209	L5 9S7	
	40 210L	H
210	85 11F	Read in state
	00 S4	\vdash
211	L4 F	Add previous sum shift right l
	10 1F	
212	S4 F	Form circular sum
	40 F	Store
213	F5 210L	Increment drum address
	40 210L	\vdash
214	LO 11S7	Test for end
	36 21 0 L	To read in state
215	L3 19F	Test for O times
	36 219L	Do not compare
216	L5 F	<u> </u>
	LO 23S7	
217	40 1F	Compare state check sums
	L3 lF	
218	36 276L	├ -
	26 221L	skip
219	L5 F	Replace state
	40 23S7	Check sum
220	L5 79L	Set new number of terms
	40 18F	\vdash
221	F5 19F	Increase no. of times in a-list
	40 19F	
222	L5 207L	Ь
	42 218L	Reset skip
223	L5 987	h
	40 103L	

LOCATION	ORDER		NOTES	PAGE 15	Q 5
224	L4 22S7				-
	40 119L				
225	L4 2 0 S7				
·	40 115L		Plant b addre	esses	
226	L4 2067				
	40 123L				
227	F5 103 L				
	40 107L				
228	F5 119L				
	40 121L				
229	F5 115L				
	40 117L				
230	F5 123L				
	40 125L	H			
231	L5 857	H			
	40 77L				
232	L4 2057		Plant a addre	esses	
	40 81L				
233	F5 77L				
	40 79L				
234	F5 81L				
	40 83L	H			
235	Ll 7S7		D-Test		
	36 242 I	<u> </u>			
236	L5 16F	П			
	L4 6S7		Jump if S-tes	st fails	
237	36 245L	ľ			
_	26 238L		Skip from nod		
238	L3 16S7		Is state cour	nt needed	
	36 74L	H			
239	L5 16F	H	Add states		
	L4 16S7				

LOCATION	ORDER			NOTES PAGE 16	Q 5
240	40 16s7		H		
	36 285L			Test	
241	26 74L			To start	
	00 F	*			
242	L5 8s7		h	Set to pick up causation nodes	
	L4 21S7				
243	40 81L				
4 O.	F5 81L				
244	40 83L		H		
	26 77L			To D-run	
245	43 6S7			Biock S-test	
	Fl 787		\vdash	Set D-switch	
246	40 787		H		
	L5 151L	-		Set to punch distributive	
247	46 285L		H		
	22 23 7L			To node change skip	
248	JO 59		Ħ	Punch equilibrium	
	50 248L				
249	26 SK		H		
	L5 247L		Ħ	Link	
250	46 256L				
	L5 252L		Ħ	Set pickup address	
251	46 254L		H		
	L5 8F		П	Get First word.	
252	50 9F		H		
	00 1F		П		
253	82 ()F			State print routine	
	26 ()F				
254	L5 ()F				
	00 2F				
255	82 F				
	92 131F				

LOCATION	ORDER			NOTES	PAGE 17	Q 5
256	26 ()F	+				
	Ll 787		T	Test for D-run		
257	36 272L		_			
	40 17F			Set failure switch		
258	JO 289		T	Punch failure		
	50 258L					
259	26 SK					
	36 26 0 L	w				
260	L5 195L			Link		
	46 256L		Ш			
261	93 967F			Spaces		
	L5 263L		<u> </u>	Set pickup address		
262	46 254L		Н			
	L5 8F		H	Get first word		
263	50 9F		\square			
	22 <u>2</u> 52L			To state print		
264	10 1F	W				
	L5 262L		П			
265	L4 96L			Step up addresses		
	42 262L					
266	L5 263L					
	L4 96L					
267	46 263L		H		•	
	LO 2457		П	Test for print loop	p continuation	n
268	36 261L		++			
	L5 251L		П			
269	42 262L			Reset loop		
	L5 252L					
270	46 26 3 L		H			
	L5 17F			Normal jump		
271	32 147L		H			
	26 28 7L			To end reset		
		·		:		

LOCATION	ORDER	NOTES PAGE 18 Q 5
272	43 7S7	Block D-test
	L5 152L	Set to punch semimodular
273	46 285L	
	26 22 3 L	to reset
274	JO 4S9	Punch overflow
	50 274L	
275	26 SK	ľ
	26 285L	To end
276	JO 1459	Punch cycling
	50 276L	
277	26 SK	├-
	26 285L	To end
278	JO 689	
	50 278L	Punch disallowed
279	26 SK	[-
	L5 24S7	
280	LO 171L	
	46 2457	Print information from disallowed
281	L5 154L	st a te
	46 271L	
282	26 260L	
	L5 24S7	
283	L4 171L	
	46 2457	
284	L5 155L	
	46 271L	
285	JO F	
	50 285L	Punch Type
286	26 SK	ľ
	92 135F	
287	E5 287L	Reset node count skip
	42 2 3 7L	1

LOCATION	ORDER		NOTES	PAGE 19	Q 5
288	L5 987	П	Test if a-s	ide	
	LO 857				
289	32 294L	H			
	L5 987	1			
290	50 8 s 7				
	40 857		Interchange	a and b markers	
291	S5 F		and end tes	ts	
	40 957				
292	L5 11S7				
	50 10 S 7				
293	40 10S7				
	S5 F				
294	40 lls7				
	50 235L		Set end ski	p in reset	
295	L5 31L				
	40 235L	4			
296	26 223L		To reset		
	85 F	<u>†1</u>	reset end o	f reset	
297	40 235L		,•		
	41 5F		Clear 5		
298	93 135F		To compiler		
	20 S5				
s 6					
0	F5 6L		Set initial	storage location	for mark
	42 5L				
1	41 14F		Clear 14, 1	5	
	41 15F		ŕ		
2	L5 12F				
	40 F		Load new st	ate	
. 3	L5 13F				
	40 lF] -			
4	L5 F				
	50 1F		Form and st	ore marker	
5	00 lF				
	40 F				

LOCATION	ORDER	NOTES PAGE 20 Q 5
6	40 F	
	S5 9L	
7	40 lf	
	F5 5L	Reset store address
8	42 5L	
	FO 1858	Test for end
9	36 4L	
	26 F	Exit
<u>s 8</u>		
0	80 F	Test no. for 5 th hole delay
	00 lF	
1	00 F	
	00 бғ	6 x 2 ⁻³⁹
2	Fl F	Prime
5.	36 F	Termination
3	L5 F	Unprimed
	36 F	
<u>1</u> ₊	35 F	
	26 F	+
5	50 F	Auxiliary
	40 F	Function
6	19 F	Marker
	00 lF	generator
7	99 40F	End test for marker count
	00 lF	
8	L4 14F	4
	40 1 4F	Planting instructions
. 9	L4 15F	
	40 15F	<u> </u>
10	50 12F	
	S5 F	
i .		

LOCATION	ORDER	1	NOTES PAGE 21 Q 5
11	JO 14F		
	SO F		
12	L4 14F		
	SO F		Last
13	50 F	w	8
	40 14F		words
14	50 13 F		
	S5 F		
15	JO 15F		
	SO F		
16	L4 15F		
	SO F		
17	40 15F		
	22 F		
18	80 lF		Stor. Loc. for Aux. markers
	40 F		
19	50 F		
	26 278s3		Failure term.
S 7	•		
0	81 F		Temp. storage for read-in, print
•	10 1F		
1	81 40F		Read in 10 char.
	10 1F		
2	00 F		To obtain 81 00 order pair
	10 F		
3	00 F		0
	00 F		
14	80 f		-1
	00 F		
5	40 F		1/2
	00 F		

LOCATION	ORDER	NOTES PAGE 22 Q 5
6	IL 4095	
	LL 4094	Sequential test
7	80 F	
	00 F	D switch
8	85 11F	
	00 S4	a reset
9	85 11F	
	00 5118 5 4	b reset
10	05 11F	
	00 S4	a end
11	05 llF	
	00 5118 s 4	b end
12	.00 F	
	00 10F	10 x 2 ⁻³⁹
13	00 F	
	00 39F	39 x 2 ⁻³⁹
. 14	00 F	h .
	00 F	Storage for node change
15	00 F	count constant
	00 F	
16	00 . F	
	00 F	New state count
17	00 F	
	00 F	Node change count
18	00 F	h
	00 F	Print control constant
19	00 F	1(
	00 F	Y
20	00 F	
	00 1706F	m/6
21	00 F	
	00 3 ¹ 412F	m/3

LOCATION	ORDER		NOTES	PAGE 23	Q 5
22	Ol F				
	00 F		Interchange	e constant	
23	00 F				
	00 F		Cycling Tes	st state	
24	80 15F				
	J2 245S3		End test fo	or print	į
<u>s 5</u>					
0	OF F				
	91 4F)		
ı	40 F		Test for f	ifth-hole delay	
	L7 F				
2	30 22S3	+)		
-	41 1F		Clear aux.	count	
3	41 1056		Inhibit 26	-plant	
	47 6s8		clear mark	er generator	
14	81 4F		า		
	10 S8	80F 001F			•
5	36 L				
	L4 s8	80F 001F	Read integer	er	
6	50 3S7	0			
	7 ¹ 4 1287	10			
.7	00 4F				
	91 4F		ץ		
8	32 6L				
	LO 1S8	6			
9	40 4F				
	43 12L		Test for)		
10	L7 4F				
	36 12L		ħ		
11	F5 12L		Change add:	ress for storing in	nteger
	42 12L		1		

CATION	ORDER			NOTES PAGE 24 Q 5
12	S1 10S8		}	Store integer
	40 F		1	
13	F5 12L		h	Should we read another integer
	00 39F			
140	36 4L		h	
	L5 1 S 8	6		
15	10 lF		Ш	
	LO F			
16	10 2F		}	Form and Store read-punch constant
	50 3 S 7		Ш	
17	00 22F			
	46 s7		K	
18	L5 6 s 6		1)	
	42 3F		}	Store location of auxiliary markers
19	LO F		IJ	
	42 3F			
20	LO 1F		[}	Store start of functions
	42 18 5 8		-	
21	F4 3S7	1	K	
	42 9 s 6		11	Set location to start fcn. routine
22	42 33L			
`	42 35L		V	
23	81 4F		h	
	LO 12S7	10	1}	Test for sexadecimal
24	36 39L		Ų	
	L4 12S7	10		
25	50 3 S 7	0		
	74 1287	10	}	Read in integer
26	00 4F			
	91 4F			
27	32 25L		f,	
1	FO 158	6		

LOCATION	ORDER		NOTES PAGE 25 Q 5
28	00 lF	and the same of th	
	10 lF		Test for)
29	36 31L	V	
	F5 34L	1)	Change address for constant
30	42 34L		pickup
	26 26L	K	
31	LO 1 S 8	6	Test for prime
	36 33L	}	
32	L5 2 s 8		Select F1-36
	22 33L		
33	L5 3 S 8	in the state of th	Select L5-36
	40 () F		Store instruction
34	S5 F	h	
	L4 2F		Plant address of marker
35	00 20F		
	46 () F	<u> </u>	
36	L5 18L		Reset marker address
	42 34L		
37	F5 33L	r	
	42 33L		Increase plant addresses
38	42 35L	ľ	
	26 23L		To next term
39	FO 3S7	-1	Test for end of function
	36 47L	-)
40	50 33L	•	
	L5 33L		
41	FO 3S7	-1	
	42 42L		
42	42 45L		No. of the control of
	L5 F		÷ distribution in the second s
43	00 TF		
	36 53L		Set 36 transfers

LOCATION	ORDER			NOTES PAGE 26	Q 5
44	10 7F				
	36 45L	W			
45	k5 8s8				
	42 () F				
46	L5 42L		l)		
	26 41L				
47	FO 3S7	-1	1)		
	FO 3S7	-1	15	Test for F termination	
48	40 6F				
	36 50L		Ľ		
49	L3 lF				
	36 51L				
50	L5 33L		\parallel		
	22 51L			Set address for next function	
51	F5 33L				
	40 5F				
52	50 5F				
	22 40L		1		
53	Fl 5F		7	Jump if at end of function	
	36 55L		K		
54	L5 4s8		1}	Select 36-26	
	22 33L		Į.		
55	L5 33L				
1	42 63L				
56	42 65L		17	Set address for end plant	
ĺ	42 TF				
57	00 20F		- 1/		
	46 73L		5		
58	L5 5F		1}	Set address for next function	
	42 33L		J.		
59	42 35L		h		
	L5 6F			Test for f	

LOCATION	ORDER		NOTES	PAGE 27	ବ୍ୟ 5
60	32 72 L	1}	termination		
	L3 IF	К	Test for aux.	. function	
61	32 64L	}			
	L5 9S6	h			
62	L4 lf				
	42 5s8		Plant 50 F 40	F	
63	. L5 5 s 8				
	40 () F	Y			SC.) ALTONOMY
64	22 73L		To set transf	ers	
	19 18F	h			
65	L4 658				
	40 F				Administration of the state of
66	46 6 s 8				
	LO 758		Set address o	of	
67	36 70L		09 lF 10 () F	1	
	47 6s8	11			
68	L5 71L				
	L4 28L				
69	46 71L	IJ			
	22 64L	h			
70	F5 65L	18	Store		
	42 71L				·
71	1	L5 8s8			
	40 ()F				
72	22 73L		To set transf	ers	
	L5 19S8	11	Plant failure		
73	40 () F		end 50 F 26 F		
	L5 7F	F.			
74		1			
	42 75L				
75	42 77L				
- 6	L5 ()F				
76	00 бғ		_		
	32 78L	1}	Set 26 transfe	ers	
· · · · · · · · · · · · · · · · · · ·		505.00			

LOCATION	ORDER		NOTES	PAGE 28	Q 5
77	L5 7F				
	42 () F				
78	22 79L				
	00 lF				A PARTY AND A PART
79	32 80L				
	L5 75L				
80	26 74L	γ			
	41 5F		Clear 5		
81	15 6F	$\bigcap_{i=1}^{n}$	Test if få	ilure function	
	36 37L				
82	L3 lF]	Test if au	uxiliary function	1
	36 <u>8</u> 5L				
83	F5 lF		Increase a	aux. fcn. count	
	40 1F	1 1			
84	26 37L		Return		
	50 F	*	_	-	
85	F5 F	1	Increase	node count	
	40 F			. 7	
86	Fl F	1	Test for	ena	
	36 37L				
87	F5 71L	1			
00	42 88L				
88	L5 10S8				
00	40 ()F		Store las	t eight words	
89	00 3F		DOOLG TOD	0 026110 1101 410	
00	32 92L L5 88L				
90	L4 28L				,
91	46 88L				
) <u>)</u>	42 88L				
92	26 88L				
)-	L5 88L	1			
					•

LOCATION	ORDER	NOTES PAGE	29 Q 5 ·
93	42 35 S 3	\downarrow Plant address of last w	ord
	42 40S3	Ų	
94	L5 12L	Reset "Last 8" plant	
	46 8 8L	ļ	
95	L5 45L	Set to plant L4 14F	
,	46 71L	40 14F originally	
96	93 139F		
	24 S3	To main routine	

S - parameters

00 3K

00 F 00 166F Main Routine

00 F 00 2560F First usable location on drum

00 F 00 49F Compiler

00 F 00 490F Function routine

00 F 00 465F Storage for main routine

00 F 00 146F Storage for compiler

00 F 00 20F Compacted words to be printed by P7

00 F 00 36F P-7 Print routine

On Tape

S - parameters

P - 7

Interlude to compact and store words to be printed

Words to be printed

Compiler (overwrites interlude locations)

Storage for compiler

Main Routine

Storage for main routine

Function routine (first ten words)

Sum check from SADOI