# LINIVAC

First in real-time Computer systems.

SPERRY RAND

LINIVAC

1110 system

pacesetters of the industry

facts & figures



#### 1110 Facts and Figures

The UNIVAC® 1110 system. Most powerful member of the UNIVAC 1100 series of real-time computers. UNIVAC 1110 systems enable users to move into a system that not only meets many immediate real-time requirements, but also allows for extensive expansion flexibility in any direction. Quickly and economically.

The minimum UNIVAC 1110 configuration... minimum only when it's compared to its expansion possibilities... is referred to as a "2 x 1" system. This means that the foundation processing section includes two Command/Arithmetic Units (CAU) and one Input/Output Access Unit. And being modular, UNIVAC 1110 systems provide easy expansion with more CAU's,IOAU'S, storage and peripherals. UNIVAC 1110 systems possess tremendous throughput capabilities. They're ideal as a central system for management information, as a medical information system or a scientific and educational tool.


UNIVAC 1110 systems offer the ability to configure for partial or full system back-up. This built-in redundancy feature is your key to a fail-safe operation. Industry will discover that the UNIVAC 1110 system is one of the most profitable investments around.

# UNIVAC 1110 Modularity with investment protection


UNIVAC 1110 systems provide users with important investment protection in hardware and software. UNIVAC 1110 systems can use most of the standard UNIVAC 1100 series hardware and all existing software and peripherals.

For example, move from the UNIVAC 1108 system . . . upwards . . . to the UNIVAC 1110 system. You just change processors and main storage. There's no change in user software.

An important advantage ... investment protection felt throughout your entire data processing operation. The kind of security only Univac offers ... and delivers.



7



#### Processor

The basic UNIVAC 1110 processor consists of three functionally independent units. Two of these are identical CAU's; the third is the Input/Output Access Unit which is shared by the CAU's.

The CAU's control functionally distinct sections.

Address Formation Sections—Accepts the 24-bit absolute address, form the proper request, increments the address, asks for the next request, and generates the operand.

General Register Stack—Consists of 112 arithmetic holding and indexing registers which provide 75 nanosecond internal storage for accumulator storage, indexing, and other special purposes.

Condition Jump Operations—Assures that jumps decisions are made without any arithmetic delay.

Arithmetic Section—Handles shifting through a one cycle matrix as well as all fixed and floating point arithmetic.

Control Section—Links the operations being performed by the other four sections.



## **UNIVAC 1110 Local Peripheral Facts**

ONITAO TITO 2000	ar i cripilorari acto	
Auxiliary Storage		
FH 432 Drum**	Average Access Capacity	4.25 msec. 262,144 words or 1,572,864 Ch.
	Transfer rate	240,000 words or 1,440,000 Ch/Sec.
	Max. Per Subsystem I/O Channel*	8
FH 1782 Drum**	Average Access Capacity	17.0 msec. 2,097,152 words or 12,582,912 Ch.
	Transfer rate	240,000 words or 1,440,000 Ch/Sec.
	Max./Subsystem I/O Channel*	8 1
FASTRAND III	Average Access Capacity	92 msec. 33,030,144 words or 198,180,864 Ch.
	Transfer rate	39,424 words or 230,400 Ch/Sec.
	Max./Subsystem I/O Channel*	8 1
Disc Subsystems		
8414 Disc	Average Access Capacity Transfer rate Max. Per Subsystem I/O Channel*	60 msec. 5.0 million 69,333 Wds./Sec. 8
8440 Disc	Average Access Capacity	35 ms. 114 million Ch.
	I/O Channel* Transfer rate Subsystem	1 138,888Wds./Sec. 1-8 drives
Magnetic Tape Subsystems		
UNISERVO VIII C	Transfer rate	32,000 to 120,000 Ch/Sec.
	Recording density Tracks Max./Subsystem I/O Channel	200/556/800 BPI 7 or 9 16
UNISERVO 12	Transfer rate	68,320 or 34,160 frames/sec.
	Recording density	Variable (dual)

Tracks

Max./Subsystem

I/O Channel\*

7 or 9

16


1

UNISERVO 16	Transfer rate	192,000 or 96,000 frames/Sec.
	Recording density Tracks Max./Subsystem I/O Channel*	Variable (dual) 7 or 9 16 1
UNISERVO 20	Transfer Rate	320,000 frames/sec.
	Recording Density Tracks	1600 PPI 9 Track
	Maximum/ Subsystem I/O Channels*	16 1
Printer Subsystem (0758)	Print Speed Ch/Line Ch. Printed Horiz. Spacing Vert. Spacing	1200/1600 LPM 132 43/63 10 Ch/Inch 6 and 8 Lines/Inch 1
Card Subsystem	Card Read Card Punch I/O Channel	900 CPM 300 CPM 1
UNIVAC 9000 Subsystems	Card Read Card Punch Print Speed I/O Channel	600 CPM 75-200 or 200 600/1200 LPM 1

<sup>\*</sup>Can provide simultaneous dual access using 2 channels. \*\*May be mixed.

Transfer rates stated apply to 9 track series.





# Communications Terminal Module Controller (CTMC)

The function of the UNIVAC Communications Terminal Module Controller (CTMC) is to transmit data between the CTM's and the Central Processor. A CTMC may be connected to any processor I/O Channel, multiplexing up to 16 CTM's to that channel.

## Communications Terminal Module (CTM)

The function of the CTM is to provide: (1) a logical and electrical interface, (2) buffering, (3) control circuitry for termination of the communication lines at the CTMC. Each CTM provides termination for a specific number of lines dependent upon the speed of the line and the line control capability required by the user. Lines may operate in simplex, half duplex or full duplex mode.

## **CTM Low Speed**

Line Speed To 300 BPS

Transmission Asynchronous 5, 6, 7, 8 level

Lines Terminated 2 In/2 Out

## CTM Medium Speed

Line Speed To 1600 BPS

Transmission Asynchronous 5, 6, 7, 8 level

Lines Terminated 2 In/2 Out


## **CTM High Speed**

Lines Terminated

Line Speed To 4800 BPS
Transmission Synchronous 5, 6, 7, 8 level

2 ln/2 Out

Communications/Symbiont Processor (C/SP)



The UNIVAC Communications/Symbiont
Processor (C/SP) is a high performance internally
programmed communications concentrator/
multiplexor and/or a symbiont processor.
It provides control for a variety of high and low
speed communication lines along with paper
peripheral subsystems while interfacing with
a general purpose computer.

The C/SP unburdens the processor of the necessity of handling communications and symbiont activity as well as reducing valuable storage requirements.

#### **Asynchronous Communications Line Terminal**

Line Speed 45-2400 BPS

Facilities Pvt. Telegraph, TWX, Telex,

Voice Band

Interfaces EIA RS232C, CCITT, MIL.

STD. 188B

Mode Start-Stop

### **Synchronous Communications Line Terminal**

Line Speed 600-50,000 BPS

Facilities Voiceband, Broadband,

Direct Wire

Interfaces EIA RS232C, CCITT, MIL.

STD. 188B

Mode Synchronous

Dialer


Interface AT&T 801, Automatic Calling

Unit

#### **UNIVAC Remote Terminals\***

UNIVAC 9200 UNIVAC DCT 500 UNIVAC 9300 UNIVAC DCT 1000 UNISCOPE™ 100 UNIVAC DCT 2000

<sup>\*</sup>Many other devices may be used as remote terminals. Consult your UNIVAC Marketing representative for details, and for information on additional types of CTM's.



#### **UNIVAC 1110 Operating System**

The Operating System for the UNIVAC 1110 consists of individual elements which optimize the hardware/software balance of the system. With the exception of the control executive, the various items of the Operating System are independent.

The Operating System encompasses revised industry standard compiler language processors, comprehensive application system support, and total utilization of an 8-bit data base.

#### Language Processors

#### Assembler

Translates a symbolic language to machinelanguage relocatable object coding for the 1110 machine. It allows programmers to generate data words, value or instruction at assembly time.

#### **FORTRAN V**

Designed for scientific and engineering computations with all the features of USASI FORTRAN IV plus many valuable extensions.

#### COBOL

The Univac COBOL compiler provides the complete American Standard COBOL less the report writer.

Any program written to conform to standard specifications can be run using this compiler without the need for conversion.

ALGOL LIFT—FORTRAN II to FORTRAN V translator

## **Applications**

Linear Programming SORT/MERGE

APT III
PERT/COST
MATH-PACK
STAT-PACK
GPSS
SIMULA

#### Instruction Repertoire

The UNIVAC 1110 system, which has basic 320 microsecond read and 520 microsecond write cycle times, uses a four-deep instruction stack. This stacking technique effectively reduces the execution time of most instructions. The execution time is further reduced by the fact that each processor in the system using instruction stacks is available for instruction execution. Therefore, the execution timing of each instruction is peculiar to a given configuration.

## **Instruction Repertoire**

Byte Move with Translate

Byte Translate and Test

Byte Translate and Compare

Byte Compare

Byte to Packed Decimal Convert

Packed Decimal to Byte Convert

Edit

Byte to Binary Single Integer Convert

Byte to Binary
Double Integer Convert

Binary Single to Byte Convert

Binary Double to Byte Convert

Byte to Single Floating

Byte to Double Floating Convert

## Instruction Repertoire

Single Floating to Byte Convert

Double Floating to Byte Convert

Compress Byte to Binary

Extend Binary to Byte

Compress Byte to Binary Halves

Extend Binary Halves to Byte


Compress Byte to Binary Long

Extend Binary Long to Byte

Byte Add

Byte Subtract

Byte Move



# **Instruction Repertoire**

Operation Code	on Description	Operation Code	on Description
LA LNA LMA LNMA	Load A Load Negative A Load Magnitude A Load Negative	ANT AX ANX	Add Negative Thirds Add to X Add Negative to X
LR LX LXM LXI DL DLN	Magnitude A Load R Load X Load X Modifier Load X Increment Double Load A Double Load Negative A Double Load	FA FAN FM FD LUF	Floating Add Floating Add Neg. Floating Multiply Floating Divide Load and Unpack Floating Load and Convert to Floating
SA SNA SMA SX	Store A Store Negative A Store Magnitude A Store X	Double DFA DFAN DFM DFD	Precision Floating Add Add Negative Multiply Divide
SR DS SZ BT	Store R Double Store A Store Zero Block Transfer	DFF	Double Load and Convert to Floating Magnitude of Characteristic Difference to Upper
AA ANA AMA	Add to A Add Negative A Add Magnitude to A Add Negative Magnitude to A	CDU FEL FCL	Characteristic Difference to Upper Floating Expand and Load Floating Compress and Load
AU ANU MI MSI MF DI	Add Upper Add Negative Upper Multiply Integer Multiply Single Integer Multiply Fractional Divide Integer	AX ANX LXM LX SX LXM	Add to X Add Negative to X Load X Modifier Load X Store X Load X Increment
DSF DF DA	Divide Single Fractional Divide Fractional Double Precision Fixed Point Add	LMJ TLEM JMGI	Load Modifier and Jump Test Less or Equal to Modifier Jump Modifier Greater and Increment
AH ANH AT	Double Precision Fixed Point Add Negative Add Halves Add Negative Halves Add Thirds	OR XOR AND MLU	Logical OR Logical Exclusive OR Logical AND Masked Load Upper

## **Instruction Repertoire**

Operation Code	Description	Operati Code	on Description
SSC	Single Shift Circular	JGD	Jump on Greater and Decrement
DSC	Double Shift Circular	DJZ	Double Precision Zero Jump
SSL	Single Shift Logical	JPS	Jump on Positive and Shift
DSL	Double Shift Logical	JNS	Jump on Negative and Shift
SSA	Single Shift	JZ	Jump on Zero
DCA	Algebraic	JNZ	Jump on Non-Zero
DSA	Double Shift Algebraic	JP	Jump on Positive
LSC	Load Shift	JN	Jump on Negative
	and Count	JK	Jump on Keys
DLSC	Double Load Shift and Count	HKJ	Halt on Keys and Jump
LSSC	Left Single Shift Circular	JNB	Jump on No Low Bit
LDSC	Left Double Shift	JB	Jump on Low Bit
LSSL	Circular Left Single Shift	JMGI	Jump Modifier Greater and Increment
DOL	Logical	JO	Jump on Overflow
LDSL	Left Double Shift Logical	JNO	Jump on No Overflow
SE	Search for Equal	JC	Jump on Carry
SNE	Search for	JNC	Jump on No Carry
SLE	Not Equal Search for Less	JIC	Jump on Input Channel Busy
SG	or Equal Search for Greater	JOC	Jump on Output Channel Busy
sw	Search for Within Range	JFC	Jump on Function in Channel
SNW	Search for Not	TEP	Test Even Parity
	Within Range	TOP	Test Odd Parity
	Masked Search for:	TLEM	Test Less or Equa to Modifier
MSE	Equal	TZ	Test for Zero
MSNE	Not Equal	TNZ	Test for Non-Zero
MSLE	Less or Equal	TE	Test for Equal
MSG	Greater	TNE	Test for Not Equa
MSW	Within Range	TLE -	Test for Less
MSNW	Not Within Range	TG	or Equal Test for Greater
MASL	Masked	TW	Test for Within
	Alphanumeric Search for Less or Equal	TNW	Range Test for Not
MASG	Masked		Within Range
VIAGO	Alphanumeric	TP	Test for Positive
	Search for Greater	TN	Test for Negative
SLJ	Store Location	DTE	Double Precision Test Equal
I NA I	and Jump		
LMJ	Load Modifier and Jump	NOP TS	Execute No Operation Test and Set

# **Instruction Repertoire**

Operation Code	on Description	Operat Code	ion Description
LIC	Load Input Channel	ER	Executive Return
LICM	Load Input Channel and Monitor	SCN	Store Channel Number
DIC	Disconnect Input Channel	LPS	Load Processor State Register
LOC	Load Output Channel	LSL	Load Storage Limits Register
LOCM	Load Output Channel and Monitor	Ш	Initiate Interprocessor Interrupt
DOC	Disconnect Output Channel	SIL	Select Interrupt Locations
LFC	Load Function in Channel	LCR	Load Channel Select
LFCM	Load Function in Channel and	LLA	Register/Load Last Address Register
Marine Committee	Monitor	AAIJ	Allow All I/O
AACI	Allow All Channel		Interrupts and Jump
PACI	External Interrupts Prevent All Channels External Interrupts	PAIJ	Prevent All I/O Interrupts and Jump

