

# **SCALDsystem REFERENCE MANUAL**

**900-00016 Rev E**



Valid Logic Systems Incorporated  
2820 Orchard Parkway  
San Jose, CA 95134  
(408) 945-9400

Copyright © 1983, 1984, 1985

Valid Logic Systems Incorporated

This document contains confidential proprietary information which is not to be disclosed to unauthorized persons without the written consent of an officer of Valid Logic Systems Incorporated.

The copyright notice appearing above is included to provide statutory protection in the event of unauthorized or unintentional public disclosure.

Every effort has been made to ensure the accuracy of the documentation in this reference manual. However, because Valid Logic Systems Incorporated is constantly improving and updating both computer software and hardware, we are unable to guarantee the accuracy of printed material after the date of publication and disclaim liability for changes, errors, or omissions.

Valid Part Number: 900-00016  
SRM Revision E

## **PREFACE**

This version of the manual (SRM Revision E) corresponds to the 7.25 Release of the SCALDsystem software.

## TABLE OF CONTENTS

### CHAPTER 1 SCALDsystem CONCEPTS

(under development)

### CHAPTER 2 DISPLAY MANAGER

Introduction .....	2-3
Work Station Operating Modes .....	2-4
The Work Station Keyboard .....	2-4
Keyboard Templates .....	2-5
Multiple Window Facility .....	2-5
Creating an Initial UNIX Window .....	2-5
Creating Additional Windows.....	2-7
Naming Windows .....	2-8
Changing the Active Window .....	2-9
Creating Pass-through Windows .....	2-9
Deleting Windows .....	2-10
Overlapping Windows .....	2-11
Aborting Window Operations .....	2-11
Window Manager System Resources .....	2-11
Setup Mode .....	2-12
Help Facility .....	2-15
Using the Help Facility .....	2-15
Specify Paths .....	2-16
Adding User Topics .....	2-16
Communicating With UNIX - The Environment and Termcap ....	2-18
VT100 Keyboard Emulation .....	2-19
DEC VT100 and VT100 Emulation .....	2-21
Control Key Functions .....	2-22
Cursor Keys .....	2-22
Keypad Keys .....	2-23
Graphics Character Set .....	2-24
ANSI Mode Escape Sequences .....	2-25
Valid Escape Sequence Extensions .....	2-27
VT52 Mode Escape Sequences .....	2-23
IBM 3270 Emulation .....	2-35

Table of Contents

CHAPTER 3 GRAPHICS EDITOR

Introduction ..... 3-3  
    CRT Display ..... 3-4  
    Keyboard ..... 3-5  
    Graphics Tablet ..... 3-5  
Introduction to Commands ..... 3-6  
    Windowing and Scaling ..... 3-16  
    Grid ..... 3-22  
Editor Primitives and Vertices ..... 3-26  
Cursor and Cursor Buttons ..... 3-32  
Drawing Names ..... 3-39  
  
Graphics Editor Command Summary ..... 3-43  
  
Introduction ..... 3-43  
Commands ..... 3-47  
  
Advanced Information on the Graphics Editor ..... 3-120  
  
Introduction ..... 3-120  
System Wide Files ..... 3-120  
User Owned Files ..... 3-121  
    Startup.Ged ..... 3-121  
SCALD Directories ..... 3-121  
    Format ..... 3-121  
    Creating and Using a SCALD Directory ..... 3-122  
Other Files ..... 3-122  
Bodies and Properties Known to the Graphics Editor ..... 3-123  
    Special Bodies ..... 3-123  
Rules About Drawings ..... 3-124  
Drawing Formats ..... 3-124  
Temporary Files and Recovery From Crash ..... 3-125  
Updating Out-Of-Date Drawings ..... 3-126  
    Dependency Files ..... 3-126  
    Updating a Drawing ..... 3-126  
Advanced Graphics Editor Commands ..... 3-127  
    Features and Commands Unique to the Graphics Editor ... 3-127  
    Hardcopy ..... 3-128  
    Scripts ..... 3-128  
  
Section and Pins Assignments ..... 3-130  
  
Introduction ..... 3-130  
User Interface ..... 3-130  
Making Individual Chip Files ..... 3-131  
Mixed Text and Graphics Documents ..... 3-133  
  
Introduction ..... 3-133  
Adding Drawings to Existing Text Files ..... 3-133  
Creating Documents Interactively ..... 3-135

## Table of Contents

Editing a Document in the Graphics Editor .....	3-136
Changing an Existing Document .....	3-136
The .DOC Drawing Type in the Graphics Editor .....	3-137
Printing a Document with the Graphics Editor .....	3-137
Using Runoff on the VAX to Create a Text File .....	3-138
Setting Up the Page Margins .....	3-138
Including References to Drawings .....	3-138
Copying the Formatted Text to the Cluster .....	3-138
Italics, Boldface and Underlining .....	3-138
Using Nroff in UNIX to Create a Text File .....	3-138
Setting Up the Page Margins .....	3-139
Italics, Boldface and Underlining .....	3-139
Defining Bubble Groups in the Graphics Editor .....	3-140
Introduction .....	3-140
Creating Bodies With Bubble Groups .....	3-140
Editor File Formats .....	3-142
Introduction .....	3-142
Types of Files .....	3-142
ASCII Logic File Format .....	3-143
ASCII Logic File Identification .....	3-143
ASCII Logic File Contents .....	3-143
End of the ASCII Logic File .....	3-146
Format of Body Files .....	3-146
Format of Connectivity Files .....	3-148
Dependency File Format .....	3-152A
Back Annotation File Format .....	3-153
Introduction .....	3-153
What the Graphics Editor Expects .....	3-153
An Example .....	3-154
What the Graphics Editor Does with the Information .....	3-155
Vector Plot Format from GED .....	3-156
Introduction .....	3-156
The Format .....	3-156
Line Primitive .....	3-156
Arc Primitive .....	3-156
Text String Primitive .....	3-157

# Table of Contents

## CHAPTER 4 SCALD III LANGUAGE

An Overview of the SCALD III Language .....	4-3
Drawings .....	4-4
Signals and Interconnections .....	4-5
Signal Naming Conventions .....	4-5
Signal Name Syntax .....	4-6
Negation Symbol .....	4-6
Name .....	4-6
Bit Subscript .....	4-9
Assertion .....	4-11
Signal Properties .....	4-11
The Complete Signal Syntax .....	4-12
Optional Signal Name Syntax .....	4-13
Concatenated Signals .....	4-14
Constant Signals .....	4-14
Pathname Syntax .....	4-16
Path Element Name Examples .....	4-17
Path Name .....	4-18
Special SCALD Bodies for Signal Manipulation .....	4-18
Mergers .....	4-18
Demergers .....	4-19
Not .....	4-19
Slash .....	4-19
Synonym .....	4-19
Tap .....	4-20
Signal Synonyms .....	4-20
Plumbing Bodies .....	4-21
Signals of Undetermined Width .....	4-22
Signals of Undetermined Assertion .....	4-23
Expressions .....	4-23
Advanced Signal Name Topics .....	4-25
Unused Pin Names .....	4-25
NC Signals .....	4-26
Unnamed Signals .....	4-26
BNF for Expressions .....	4-33
The Use of Properties in the SCALD III Language .....	4-29
Introduction .....	4-29
What is a Property? .....	4-29
Specifying Properties .....	4-30
The Property Command .....	4-31
Properties Within Signals .....	4-31
Signal Properties .....	4-31
Pin Properties .....	4-33
Property Attributes .....	4-34
Parameter Attribute .....	4-34
Inherit Attribute .....	4-36
Permit Attribute .....	4-38
Filter Attribute .....	4-39
User Property Attribute File .....	4-39

## Table of Contents

Default Property Attributes .....	4-39
An Example Property Attributes File .....	4-40
Drawing Properties .....	4-41
Text Macro Processing Within Properties .....	4-41
Advanced Property Topics .....	4-42
\NAC Property .....	4-42
\NWC Property .....	4-43
Properties Recognized by the SCALD Compiler .....	4-45
Text Macro Facility .....	4-64
Introduction .....	4-64
What is a Text Macro? .....	4-64
Where to Define Text Macros .....	4-65
Defining a Text Macro on a Drawing .....	4-66
How to Use Text Macros .....	4-66
Use in Other Text Macros .....	4-66
Use in Signal Names .....	4-67
Use in Properties .....	4-67
Use in Body Parameters .....	4-68
Where Text Macros May Not Be Used .....	4-69
Drawing Names .....	4-69
Property Names .....	4-69
Text Macros with Parameters .....	4-69
Multiple Parameters in Text Macros .....	4-70
Globally Defined Text Macros .....	4-71

Table of Contents

CHAPTER 5 COMPILER

An Overview of the Compiler .....	5-3
Introduction .....	5-3
The Compilation Process .....	5-3
A Summary of the Files Input by the Compiler .....	5-6
A Summary of the Files Output by the Compiler .....	5-7
Errors Detected by the Compiler .....	5-8
Error Message Types .....	5-8
Errors Detected .....	5-9
How to Compile for Timing Verification or Simulation .....	5-10
SCALD Directories .....	5-12
Introduction .....	5-12
The SCALD Directory Types .....	5-12
Drawing Types .....	5-13
An Example Library Part Construction .....	5-15
What Does the Compiler Do With All Of This? .....	5-17
A Summary of the Above .....	5-17
Summary of What the Compiler Does .....	5-18
Compiler Directives Summary .....	5-19
Introduction .....	5-19
Compiler Directives .....	5-19
An Example of a Compiler Directives File .....	5-34
Separate Compilation .....	5-35
Introduction .....	5-35
How Does Separate Compilation Work? .....	5-36
Limitations on Separate Compilation .....	5-37
A Separate Compilation Example .....	5-39
The Concept of the Design .....	5-40
How to Separately Compile an Existing Design .....	5-40
How to Determine What Needs to be Compiled .....	5-41
Drawings Types .....	5-41
Separate Compilation Data Base .....	5-42
Separate Compilation Data Base on CMS .....	5-43
Details of Separate Compilation Commands .....	5-44
Escaping Wildcards and Names Beginning With "-" .....	5-52

Selection Expressions for SCALD Drawings .....	5-53
Introduction .....	5-53
Drawing Versions .....	5-53
Selection Expressions .....	5-54
How Selection Expressions are Evaluated .....	5-54
Selection Expressions in Drawings .....	5-55
Expression Evaluation .....	5-56
A Note to 6.0 SCALDsystem Users .....	5-57
Expression BNF .....	5-58
Compiler Error Messages .....	5-59
Classes of Problems .....	5-59
Format of Messages .....	5-60
Special Message Reporting .....	5-61
Summary of the Messages by Number .....	5-62

**CHAPTER 6 TIMING VERIFIER**

Reference Manual .....	6-3
Introduction .....	6-3
What is Timing Verification? .....	6-3
Timing Verifier Operation .....	6-5
Signals in the Timing Verifier .....	6-5
SCALD Signals and the Timing Verifier .....	6-7
Delays .....	6-8
Tuned Signals and Gate Clocks (Evaluation Directives) .	6-8
Signal Assertions .....	6-9
Advanced Use of Assertions .....	6-12
Delay Properties .....	6-12
Evaluation Directives .....	6-14
Evaluation Directives for Clock Tuning .....	6-15
Evaluation Directives for Clock Gating .....	6-16
Tuned and Gated Clocks .....	6-17
Multilevel Components Definition .....	6-17
Summary of Evaluation Directives .....	6-17
Restrictions .....	6-18

## Table of Contents

Timing Verifier Primitives .....	6-19
Modeling Components in the Timing Verifier .....	6-19
AND, OR, CHANGE and XOR Functions .....	6-21
TS BUF and TS BUS Functions .....	6-22
DOT Gates .....	6-23
BUF THRESHOLD Functions .....	6-24
RES and IDENTITY Functions .....	6-25
LATCH Primitive .....	6-25
SET RESET Function .....	6-28
REG Function .....	6-31
The 2, 4 and 8 MUX Functions .....	6-32
SETUP HOLD Function .....	6-32
SETUP RISE HOLD FALL Function .....	6-32
EDGE TO EDGE Function .....	6-33
MIN PULSE WIDTH .....	6-33
TRANSMISSION GATE .....	6-33
Bubbling of Primitive Pins .....	6-33
Signal Strengths in the Timing Verifier .....	6-34
Timing Verifier Output Format .....	6-48
Introduction .....	6-48
Sample Run of the Timing Verifier .....	6-49
Second Try .....	6-53
Third Try .....	6-56
Timing Verifier Directives Summary .....	6-60
Introduction .....	6-60
Timing Verifier Directives .....	6-60
An Example of a Timing Verifier Directives File .....	6-70
Timing Verifier Case Analysis .....	6-71
Introduction .....	6-71
Case Specification .....	6-73
Case File Syntax .....	6-73
Example Case File .....	6-74
Use of the Case File for Timing Experiments .....	6-74
Wire Delays and the Timing Verifier .....	6-76
Introduction .....	6-76
Calculated Wire Delays .....	6-77
Wire Delay File Format .....	6-77

Timing Verifier Delay Estimator .....	6-79
Delay Estimation .....	6-79
Computing Net Dependent Delays .....	6-80
Using Load Delay Estimation .....	6-82
Notes on the Counting Models .....	6-83
Interaction of Wire Delays with Delay Estimator .....	6-84
Timing Diagram Plotter (PLOTTIME) .....	6-85
Introduction .....	6-85
Directives File .....	6-85
Editing the Tabular Input .....	6-86
Creating Timing Diagrams .....	6-86
Timing Verifier Error Messages .....	6-88
Classes of Errors .....	6-88
Format of Error Messages .....	6-89
Summary of the Messages by Number .....	6-89
Glossary .....	6-112
Terms .....	6-112

## CHAPTER 7 LOGIC SIMULATOR

Logic Simulator Overview .....	7-3
Introduction .....	7-3
Getting Started .....	7-4
Signal States .....	7-4
Combination of States .....	7-6
Bidirectional Nets .....	7-7
Display Formats .....	7-7
Echo Area .....	7-8
Status Lines .....	7-8
Values .....	7-8
Opening Signals .....	7-9
Opening Memories .....	7-9
BUS Mode .....	7-10
WAVEFORMS Mode .....	7-10
Initialization of Signals and Memories .....	7-14
Changing Signal Values .....	7-15
Changing Memory Values .....	7-15
Simulating .....	7-15
Breakpoints .....	7-15
Breakpoint Commands .....	7-16
Expression Syntax .....	7-19
Logic Patching .....	7-21
Session Logging .....	7-22

## Table of Contents

Tracing and Tabular I/O .....	7-22
Introduction .....	7-22
Required Information for Standard Tracing .....	7-23
Signal Mapping for Standard Tracing .....	7-23
Value Information for Standard Tracing .....	7-23
File Formats for Standard Tracing .....	7-24
File Format for Tabular I/O .....	7-27
Stimulating Circuits with Tabular I/O Files .....	7-27
Logic Simulator Command Summary .....	7-29
Simulator Commands .....	7-29
Simulator - Graphics Editor Interface .....	7-40
Differences from Normal Terminal Operations .....	7-40
Logic Simulator Directives Summary .....	7-41
Introduction .....	7-41
Logic Simulator Directives .....	7-41
An Example of a Simulator Directives File .....	7-45
Loading Memories .....	7-46
Overview .....	7-46
A Sample Simulation Session .....	7-47
User-Coded Simulator Primitives .....	7-49
Overview .....	7-49
User-Coded Primitives .....	7-49
The Pascal Code for VAX Hosts .....	7-49
The Pascal Code for IBM Hosts .....	7-50
The Pascal Code for S-32 Hosts .....	7-51
Running a Simulator Containing UCPs .....	7-52
Body Definition for UCPs .....	7-53
UCP Pinout Descriptions .....	7-54
Own Storage in UCPs .....	7-56
Functions Provided for Use in UCPs .....	7-56
Example of a User-Coded Primitive .....	7-59
Bodies .....	7-59
User Configuration File .....	7-59
User's VAX Pascal Module Example .....	7-61
Simulator Modeling .....	7-68
Overview .....	7-68
Simulator Primitives .....	7-69
User-Coded Primitives .....	7-73
Properties Affecting Simulation .....	7-73
Simulator Error Messages .....	7-73

## CHAPTER 8 PACKAGER

Overview of the Packager .....	8-3
Introduction .....	8-3
A Summary of the Packager's Functions .....	8-3
Packager Input Files .....	8-4
Files Written by the Packager .....	8-7
 Packager Reference Manual .....	 8-10
Introduction .....	8-10
SIZE Expansion .....	8-10
TIMES Expansion .....	8-10
Wire-Gate and Wire-Tie Expansions .....	8-11
Net Checks Performed by the Packager .....	8-13
Input and Output Pin Checks .....	8-13
Multiple Output Checks .....	8-14
Device Loading Calculations .....	8-15
Loading for Pins That Drive or Load One State Only ....	8-17
Specification of Unknown Loading .....	8-18
Assigning Library Pin Numbers .....	8-19
The LOCATION Property .....	8-20
The LOCATION_CLASS Property .....	8-21
Manual Section Assignments .....	8-21
Manual Pin Assignments .....	8-21
The Creation of Physical Names .....	8-22
Creation of Signal Names .....	8-22
Creation of Physical Part Designators .....	8-23
Feedback Processing .....	8-23
Back Annotation .....	8-26
Output File Formats .....	8-27
State Files .....	8-27
Cross References .....	8-27
Expanded Net and Part Lists .....	8-27
Logical Changes List .....	8-27
Power and Ground Pin Assignments .....	8-28
Description of the Chips File .....	8-29
Formats for User Generated Files .....	8-30
Physical Part Designator Transformations .....	8-31
Physical Net Name Transformations .....	8-32
Physical Section Transformations .....	8-32
Feedback Net List .....	8-33
Interface Signals .....	8-34
 Packager Directives Summary .....	 8-35
Packager Directives .....	8-35
An Example of a Packager Directives File .....	8-43
PIN_NUMBER Property .....	8-44

## Table of Contents

Introduction .....	8-44
PIN_NUMBERS for Single Section Scalar Pins .....	8-45
PIN_NUMBERS for Multiple Section Scalar Pins .....	8-46
PIN_NUMBERS for SIZE Expanded Parts .....	8-47
PIN_NUMBERS for Vector Pins .....	8-47
PIN_NUMBERS for Parts with Common Pins .....	8-51
PIN_NUMBERS for Parts with Asymmetrical Sections .....	8-53
Vector Pins Compared to Scalar Pins .....	8-54
PIN_GROUP Property .....	8-55
Introduction .....	8-55
How to Use the PIN_GROUP Property .....	8-55
Packager Expanded Lists Specifications .....	8-59
How are the Expanded Lists to be Used? .....	8-59
Some General Notes of the File Format .....	8-59
The Expanded Net List .....	8-59
The Form of the Expanded Net List .....	8-60
An Example Expanded Net List .....	8-61
How to Read the Expanded Net List .....	8-62
The Expanded Part List .....	8-62
The Form of the Expanded Part List .....	8-62
An Example Expanded Part List .....	8-64
How to Read the Expanded Part List .....	8-64
Packager Physical Part Tables .....	8-66
Introduction .....	8-66
A Typical Use of Physical Part Tables .....	8-66
The Physical Part Table .....	8-69
Part Type Property List .....	8-69
Table Format Definition .....	8-70
Table Entries .....	8-73
How to Use the Physical Part Tables .....	8-75
Packager Cross References .....	8-77
Introduction .....	8-77
General Philosophy .....	8-77
Logical Part Cross Reference .....	8-78
Global Part Cross Reference .....	8-80
Global Signal Cross Reference .....	8-82
Controlling Cross Reference Generation .....	8-83
How to Use the Cross References .....	8-84
Local Part Cross Reference .....	8-84
Global Part Cross Reference .....	8-85
Global Signal Cross Reference .....	8-85
Conventions Used in Cross References .....	8-86
PATH Properties and PATH Elements .....	8-86
Packager State Files .....	8-88

Introduction .....	8-88
Logical to Physical Assignments .....	8-88
How to Use State Files for Normal Operation .....	8-89
Modifying the Physical Design .....	8-89
State File Formats .....	8-90
Part Bindings File .....	8-90
Signal Bindings File .....	8-91
Pin Swap File .....	8-92
Design State File .....	8-94
Format of the Logical Changes File .....	8-94
Packager Glossary of Terms .....	8-95
Terms .....	8-95
Packager Error Messages .....	8-97
Classes of Problems .....	8-97
Format of Messages .....	8-98
Special Message Reporting .....	8-98
Summary of Messages by Number .....	8-100

CHAPTER 9 DIAL

DIAL User's Manual .....	9-3
Introduction .....	9-3
Types of Interfaces .....	9-4
Logical Interface .....	9-5
Physical Interface .....	9-5
Structure of an Interface .....	9-6
DIAL Interface Program Flow .....	9-6
Initialization .....	9-6
Data Base Input Phase .....	9-7
Design Analysis .....	9-7
Output Phase .....	9-8
Data Structures Representing the Design .....	9-8
Drawings Names .....	9-8
Logical Parts .....	9-9
SIZE Expanded Parts .....	9-10
Logical Pins .....	9-10
Nodes .....	9-11
Nets .....	9-11
Part Types .....	9-12
Pin Defs .....	9-14
Power Pins .....	9-15
Section Defs .....	9-16
Section Pins .....	9-16
Physical Parts .....	9-16
Physical Sections .....	9-17
Properties .....	9-18
Graph of Structures .....	9-19

## Table of Contents

Table Structure Routines .....	9-20
Logical Parts .....	9-20
Nets .....	9-20
Part Types .....	9-21
Physical Part Types .....	9-21
Names .....	9-21
Strings .....	9-22
DIAL Utilities .....	9-28
Input/Output .....	9-28
Error Reporting .....	9-39
Debugging .....	9-43
General .....	9-45
Heap Management .....	9-49
Sorting .....	9-52
Node List Routines .....	9-56
Time Keeping Routines .....	9-58
Modification Routines .....	9-58
Physical Net Routines .....	9-58
Physical Part Routines .....	9-59
DIAL Initialization Routines .....	9-62
DIAL Hints .....	9-66
Adding Error Messages to a Program .....	9-66
Files in DIAL .....	9-66
DIAL on the VAX .....	9-67
Creating a DIAL Program .....	9-68
Making an Executable DIAL Program .....	9-72
Running a DIAL Program .....	9-73
DIAL on UNIX .....	9-74
Creating a DIAL Program on UNIX .....	9-75
Compiling and Linking a DIAL Program .....	9-78
Running a DIAL Program .....	9-78
DIAL on IBM .....	9-79
Creating a DIAL Program on the IBM .....	9-80
Running a DIAL Program .....	9-84
DIAL Error Messages .....	9-85
Classes of Problems .....	9-85
Format of Messages .....	9-86
Special Message Reporting .....	9-86
Summary of Message by Number .....	9-87
DIAL Routines .....	9-115
Part I: Categories of DIAL Routines .....	9-115
Part II: Alphabetical Listing of DIAL Routines .....	9-120

## CHAPTER 10 INTERFACES

SCALD Interface Program .....	10-3
Interface Files .....	10-3
Concise Net List .....	10-4
Concise Parts List .....	10-5
Stuff List .....	10-5
Power and Ground List .....	10-6

## Table of Contents

Concise Body Ordered Net List .....	10-7
Running the SCALD Interface Program .....	10-8
The SCALD Interface Directives File .....	10-8
Examples of Files .....	10-10
Concise Net List .....	10-11
Concise Part List .....	10-11
Body Ordered Net List .....	10-12
Power and Ground List .....	10-13

# Table of Contents

## CHAPTER 11 VALID COMPONENT LIBRARIES

Creating and Maintaining Valid Libraries .....	11-3
Introduction .....	11-3
Qualifications of the Librarian .....	11-3
A Quick Overview .....	11-3
Conventions .....	11-3
Bit Ordering .....	11-4
Vectored Vs. Non-Vectored .....	11-4
Size Wide Parts .....	11-5
Multiple Versions of Parts .....	11-6
Appearance of Bodies .....	11-6
Signal Syntax .....	11-6
What is a Signal? .....	11-6
Deciding on a Signal Syntax .....	11-7
Converting Libraries to Your Own Format .....	11-7
Estimating Delays .....	11-7
Adding Physical Information .....	11-8
Specifying Physical Information on Bodies .....	11-9
The .PRT File .....	11-9
The PHYS DAT File .....	11-9
Format of the Physical Data .....	11-10
Expanding Existing Libraries .....	11-11
Create the New Library .....	11-11
Make the Parts .....	11-12
Make the Physical Data File .....	11-12
Documenting the Library .....	11-12
Accessing the Library .....	11-13
Maintaining Libraries on a Foreign Host .....	11-13
UNIX Considerations .....	11-13
Disk Space .....	11-14
Protection .....	11-14
Making New Libraries by Modifying Old Ones .....	11-14
Standards for the Creation of Other Bodies .....	11-18
How to Design Timing Verifier and Simulator Models .....	11-20
Standards for the Creation of Models .....	11-21
Physical Part Annotation .....	11-22
How to Build a Library Component .....	11-23
The Library Directory .....	11-24
Library Component Information .....	11-24
Building the Body .....	11-24
The Definition of the Part Drawing .....	11-27
The Timing Model .....	11-27
The Simulation Model .....	11-27
The Library Chips File .....	11-27
Testing the Library .....	11-28
Special Library Components .....	11-28
The NOT Body .....	11-28
The Synonym Body .....	11-29
The Merge Bodies .....	11-29
The Phantom Gate .....	11-30

Table of Contents

Bus-Through Pins .....	11-30
Valid Component Libraries .....	11-30
ECL 100K Library .....	11-31
ECL 10K Library .....	11-35
LSTTL Library .....	11-40
LSTTL Library Description .....	11-50
FAST Library .....	11-53
STTL Library .....	11-61
54LSTTL Library .....	11-68
MEMORY Library .....	11-95
STANDARD Library .....	11-101
PHANTOM Library .....	11-106
TIME Library .....	11-108
SIM Library .....	11-113
SPICE Library .....	11-117
TEGAS5 Library .....	11-119
MCA12 Library .....	11-150
MCLDL Library .....	11-164
AMD1850 Library .....	11-168
HILO Library .....	11-181
HCA6300 Library .....	11-190
ASTTL Library .....	11-199
ALSTTL Library .....	11-201
TTL Library .....	11-204
HCMOS Library .....	11-206
CMOS Library .....	11-213
MM74C Library .....	11-222
HCMOS54 Library .....	11-224
Additional Libraries .....	11-231

Table of Contents

CHAPTER 12 SYSTEM UTILITIES

UNIX to Host File Copy Utility ..... 12-3

Introduction ..... 12-3

What Does FILECOPY Do? ..... 12-3

    FILECOPY with the VAX ..... 12-4

    FILECOPY with the 370 ..... 12-4

The FILECOPY Directives ..... 12-4

    The Form of a Directives File ..... 12-8

What FILECOPY Does ..... 12-9

Special Notes About FILECOPY ..... 12-10

    Local Copies of SCALD Directories ..... 12-10

    Transfer Logs ..... 12-10

    Output File Lists ..... 12-11

Example FILECOPY Directives Files ..... 12-12

    Directives File for the VAX ..... 12-12

    Directives File for the 370 ..... 12-12

WALKNET Program ..... 12-13

Introduction ..... 12-13

Generating WALKNET Tapes on the Cluster ..... 12-13

Reading WALKNET Tapes on the Cluster ..... 12-14

RS232 File Transfer Program ..... 12-15

Basic Procedure ..... 12-15

System Preparation ..... 12-15

File Transfer Between S32's ..... 12-16

Ethernet User's Guide ..... 12-17

Introduction ..... 12-17

Basic Procedure ..... 12-17

Extended File System Facility ..... 12-17

    EFS Operations ..... 12-18

    File Security ..... 12-19

    Some Notes on EFS ..... 12-19

Network Commands ..... 12-21

    Remote Shell (rsh) ..... 12-21

    Remote Login (rlogin) ..... 12-22

    Rwho and Ruptime ..... 12-22

    Some Notes on Network Commands ..... 12-22

1/25/85