

# *Library Reference Manual*

---

---

*Volume I*

October 1, 1989

P/N: 900-00733

Valid Logic Systems, Incorporated  
2820 Orchard Parkway  
San Jose, California 95134  
(408) 432-9400 Telex 371 9004  
FAX (408) 432-9430

Copyright © 1989 Valid Logic Systems Incorporated

This document contains confidential proprietary information which is not to be disclosed to unauthorized persons without the prior written consent of an officer of Valid Logic Systems Incorporated.

The copyright notice appearing above is included to provide statutory protection in the event of unauthorized or unintentional public disclosure.

While every attempt has been made to keep the information in this document as accurate and as current as possible, Valid makes no warranty, expressed or implied, with regard to the information contained herein, including, but not limited to, the implied warranties of merchantability and fitness for any particular application. Valid further assumes no responsibility for any errors that may appear within this document or for any damages, direct or indirect, that may result from using this document.

ValidGED, ValidCOMPILER, ValidPACKAGER, ValidSIM, and ValidTIME are trademarks of Valid Logic Systems Inc.

Sun Workstation is a trademark of Sun Microsystems, Inc.

UNIX is a trademark of AT&T Bell Laboratories.


Ethernet is a trademark of Xerox Corporation.

DECstation and ULTRIX are trademarks of Digital Equipment Corporation.

PC AT is a trademark of International Business Machines.

## MANUAL REVISION HISTORY

Rev	Date	Software Release	Reason for Change
A	3-10-86	Library Release 7.3	Initial release.
B	6-30-86	Library Release 7.6	Updated libraries to include releases 7.4 and 7.6; added VAXstation II support.
C	10-10-86	Library Release 7.8	Updated libraries to include release 7.8.
D	4-6-87	Library Release 8.4	Updated libraries to include releases 8.0, 8.2, and 8.4; updated PIN NUMBER property and added platform-specific information for the Sun Workstation.
E	10-1-89	Library Release 9.0	Updated all libraries to include releases 8.6, and 9.0; updated logic array libraries to include release 9.3; added ECL 10KH, ECL ANSI 10KH, FACT, and RCACMOS libraries; added DECstation support.



## Preface

---

---

The *Library Reference Manual* lists the contents of all libraries supplied by Valid and shows an example of each part contained in each library. Version 1 of each component is shown on the left of or above the other body versions. Note the following information in the library examples:

- |                   |   |
|-------------------|---|
| <b>(SIZE)</b>     | Means that the body can be given a SIZE property in GED.  |
| <b>(OFF GRID)</b> | Means that the output pin is off grid (0..1). Start a wire from the output pin with the blue cursor button so the wire automatically snaps to the pin. Use the white cursor button to adjust the shape of the wire, if necessary. |

---

# Table of Contents

## Volume I

<b>Section 1: Valid Standard Libraries .....</b>	<b>1-1</b>
STANDARD Library .....	1-3
PHANTOM Library .....	1-13
The Phantom Gate .....	1-14
TIME Library .....	1-17
SIM Library .....	1-25
TUTORIAL Library .....	1-35
<b>Section 2: 74 Series Libraries .....</b>	<b>2-1</b>
LSTTL and ANSI LSTTL Libraries .....	2-3
LSTTL Library .....	2-15
ANSI LSTTL Library .....	2-39
STTL and ANSI STTL Libraries .....	2-69
STTL Library .....	2-73
ANSI STTL Library .....	2-81
ASTTL and ANSI ASTTL Libraries .....	2-91
ASTTL Library .....	2-97
ANSI ASTTL Library .....	2-107
ALSTTL and ANSI ALSTTL Libraries .....	2-119
ALSTTL Library .....	2-125
ANSI ALSTTL Library .....	2-137
HCMOS and ANSI HCMOS Libraries .....	2-153
HCMOS Library .....	2-165
ANSI HCMOS Library .....	2-181

FAST and ANSI FAST Libraries .....	2-201
FAST Library .....	2-213
ANSI FAST Library .....	2-237
TTL and ANSI TTL Libraries .....	2-267
TTL Library .....	2-275
ANSI TTL Library .....	2-283
FACT Library .....	2-293
RCACMOS Library .....	2-309

# Table of Contents


## Volume II

<b>Section 3: 54 Series Libraries .....</b>	<b>3-1</b>
<b>54LSTTL and ANSI 54LSTTL Libraries .....</b>	<b>3-3</b>
<b>54LSTTL Library .....</b>	<b>3-13</b>
<b>ANSI 54LSTTL Library .....</b>	<b>3-31</b>
<b>54STTL and ANSI 54STTL Libraries .....</b>	<b>3-53</b>
<b>54STTL Library .....</b>	<b>3-57</b>
<b>ANSI 54STTL Library .....</b>	<b>3-63</b>
<b>54ASTTL and ANSI 54ASTTL Libraries .....</b>	<b>3-71</b>
<b>54ASTTL Library .....</b>	<b>3-75</b>
<b>ANSI 54ASTTL Library .....</b>	<b>3-81</b>
<b>54ALSTTL and ANSI 54ALSTTL Libraries .....</b>	<b>3-89</b>
<b>54ALSTTL Library .....</b>	<b>3-97</b>
<b>ANSI 54ALSTTL Library .....</b>	<b>3-109</b>
<b>54HCMOS and ANSI 54HCMOS Libraries .....</b>	<b>3-125</b>
<b>54HCMOS Library .....</b>	<b>3-137</b>
<b>ANSI 54HCMOS Library .....</b>	<b>3-153</b>
<b>54FAST and ANSI 54FAST Libraries .....</b>	<b>3-171</b>
<b>54FAST Library .....</b>	<b>3-175</b>
<b>ANSI 54FAST Library .....</b>	<b>3-183</b>
<b>54TTL and ANSI 54TTL Libraries .....</b>	<b>3-193</b>
<b>54TTL Library .....</b>	<b>3-197</b>
<b>ANSI 54TTL Library .....</b>	<b>3-201</b>

<b>Section 4: Miscellaneous Libraries .....</b>	<b>4-1</b>
CMOS Library .....	4-3
DISCRETE Library .....	4-23
MEMORY and ANSI MEMORY Libraries .....	4-29
MEMORY Library .....	4-35
ANSI MEMORY Library .....	4-49
MM74C Library .....	4-71
<b>Section 5: ECL Libraries .....</b>	<b>5-1</b>
10K Library .....	5-3
10KH and ANSI 10KH Libraries .....	5-15
10KH Library .....	5-19
ANSI 10KH Library .....	5-21
100K Library .....	5-23
<b>Section 6: The LOGIC ARRAY Libraries ....</b>	<b>6-1</b>
Programmable Logic Devices User's Guide .....	6-3
Modeling Programmable Logic Devices .....	6-4
Implementing Programmable Logic Devices .....	6-5
Fusemap file .....	6-5
PLD description file .....	6-5
User Interface .....	6-7
Makepld .....	6-7
Genpld .....	6-9
Rempld .....	6-10

Programmable Logic Devices and Scald Software . . . . .	6-11
Graphics Editor . . . . .	6-11
Compiler . . . . .	6-12
Simulator . . . . .	6-12
Timing Verifier . . . . .	6-13
Packager . . . . .	6-13
PLD Description File Format . . . . .	6-14
Design Flow . . . . .	6-16
Installation . . . . .	6-17
NEWPAL20 Library . . . . .	6-19
NEWPAL24 Library . . . . .	6-27
ADVPAL Library . . . . .	6-39
IFL Library . . . . .	6-45
<b>Additional Libraries . . . . .</b>	<b>A-1</b>
<b>Index . . . . .</b>	<b>I-1</b>





## *Valid Standard Libraries*


---

This section describes the individual libraries that make up the Valid Standard libraries.

### **Contents**

STANDARD Library .....	1-3
PHANTOM Library .....	1-13
TIME Library .....	1-17
SIM Library .....	1-25
TUTORIAL Library .....	1-35





## *The STANDARD Library*

---

**T**he STANDARD Library requires approximately 253 Kbytes of disk storage.

The STANDARD Library contains parts that have no logic function or physical meaning. These parts are used either to convey design information to the Compiler, Timing Verifier, Simulator, and Packager, or to make the schematic more concisely represent the design. Each part in this library is a body that can be added to a drawing of any type (.LOGIC, .BODY, etc.)

The release level of the STANDARD Library is 9.0.

	The following 30 parts (bodies) are in the Standard Library:
A SIZE PAGE	An A-size page border that can be placed around a drawing. The border provides a space for the engineer's name, the date, and notes. The border has no other significance and is not required.
B SIZE PAGE	A B-size page border that can be placed around a drawing. The border provides a space for the engineer's name, the date, and notes. The border has no other significance and is not required.
DEFINE	Used to define text macros which are specified as properties of this body. The property name is the text macro name and the value is its definition.
DRAWING	Used to attach properties to the entire drawing.
FLAG	Flag bodies can be added to interface signals to indicate the physical pins of a design. Flag bodies are usually not required. They are required as Packager output by some physical design systems.
MERGE/DEMERGE	The merge/demerge bodies are used to combine a number of separate signals into a single vectored signal, or to separate a vectored signal into a number of separate signals. This allows you to draw the vectored signal (the bus) as a single wire in parts of the drawing, and to draw it as several signals in other parts of the drawing. For example, an address bus called ABUS<15..0> could be made up of ABUS<8..0> connected to a memory device, and ABUS<10..9>, ABUS<12..11>, and ABUS<15..13> connected to decoders and other control devices.

Using a 4MERGE merge body lets you draw each of the four signals separately on part of the drawing, and then merge them into a single signal in another part of the design. This merge function is performed by synonyming the single signal name with the concatenation of the other signal names.

Each merge body has four versions, two for merges and two for demerges. Versions 1 and 2 have inputs on 0.2-inch centers and versions 3 and 4 have inputs on 0.1-inch centers. Each merge body accepts a different number of input signals to be concatenated together. The merge bodies provided in the Valid libraries are:

- 2 MERGE**
- 3 MERGE**
- 4 MERGE**
- 5 MERGE**
- 6 MERGE**
- 7 MERGE**
- 8 MERGE**

Other merge bodies can be defined. The definition of the merge body is found in a .LOGIC drawing that contains only a SYNONYM body.

The versions of the 2, 4, 6, 8, and 10 merge bodies having inputs on 0.1-inch centers have outputs off grid. To connect a wire to these points, use the blue button on the puck or the right hand button on the mouse. For additional information on wiring, see the *ValidGED User's Manual*.

**MSB TAP, LSB TAP, and  
BIT TAP**

The TAP bodies are used to extract, or “break out,” a single bit from a vectored signal. There are three TAP bodies:

- The MSB TAP extracts the most significant bit from the signal.
- The LSB TAP extracts the least significant bit from the signal.
- The BIT TAP extracts any single bit from a bus.

For the MSB TAP and the LSB TAP, the width of the signal to be extracted is specified by the SIZE property.

For the BIT TAP, the body property BIT must be changed to select any single bit from bit number 0 to bit number <bus size>-1.

**NOT**

The NOT body supports the Bubble Checker feature of the Compiler. The NOT body is seen only by the Bubble Checker. It does not change the assertion of a signal. If the Bubble Checker is turned off (by the Compiler directive), the signals on either side of the NOT body are synonymed together and the NOT body is otherwise simply ignored.

This body is used to convert a signal from one assertion to the other for the Bubble Checker without a logical inversion taking place. The NOT body definition is found in NOT.LOGIC. It consists of nothing more than a SYNONYM body to which the two NOT body signals are connected.

**ORIGIN**

The Graphics Editor automatically uses this body to indicate the origin of any body. The ORIGIN body is not added manually to a drawing. When you edit a .BODY drawing, an origin body (a small X) appears at the center of the screen.

**PIN NAMES**

The PIN NAMES body is used in hierarchical design and in library development. The PIN NAMES body is added to an unused area of a .LOGIC drawing; the Graphics Editor automatically attaches the names of the pins on the .BODY drawing to the PIN NAMES body on the .LOGIC drawing and appends a \I suffix (scope = interface) to each signal name. The signal names can be moved and reattached to the hierarchical body and the PIN NAMES body then deleted. The use of the PIN NAMES body eliminates the need to retype the signal names and reduces the chances of mislabeling signal names or omitting the local scope (\I) signal property.

**REPLICATE**

The REPLICATE body is used when making models for sizable parts. This body is used by library developers and is usually added to .TIME and .SIM drawings. It is not usually added to a .LOGIC drawing.

**SIGN EXTEND**

The SIGN EXTEND body is used to extend an n-bit signal to a SIZE-bit signal by replicating the sign bit. The SIZE property is attached to the body. The MSB (the most significant bit) of the signal is always extended.

**SLASH**

A SLASH body may be added to a vectored signal to provide a visible note of the signal width. It is also used to check the width of the parent signal. When

you attach a SLASH body you change the value of the SIZE property attached to the body to the correct value. The Compiler checks that the value of the SIZE property for the SLASH body matches the width of the signal. If the two do not match, an error is generated.

## SYNONYM

The SYNONYM body is a body with two pins of the same name. Add the synonym body in a corner of the drawing, and use the SIGNAME command to give each of the two pins of the synonym body the name of one of the signals to be synonymed. The assertions of the two signals must match and the signals must have the same width. The synonym body has a definition found in SYNONYM.LOGIC. It is empty. There is a property on the DRAWING body of this drawing that allows this (it is normally not permitted). The property TERMINAL=TRUE tells the Compiler that this is a terminal drawing and does not have to be expanded.

When signals are synonymed together they become aliases for each other. Both names refer to the same physical signal (net). When a signal has a very long name it is convenient to give it a shorter name with a SYNONYM body.

The Compiler performs the synonym function. Two signals are synonymed when the signal names are each connected to a pin of the SYNONYM body, or when the signal names are connected to the same pin of any body. The latter condition should be avoided. Bus-through pins are also implemented by the Compiler synonym function. Two distinct pins

**TIME\_DIRECTIVES**

on the body are given the same name and the signals connected to them are therefore synonymed together.

**SIM\_DIRECTIVES**

This body is used to pass directives to the Simulator. Properties attached to this body are Simulator directives. This body is used infrequently.

**VALID A SIZE PAGE**

An A-size page border that can be placed around drawings. The border includes the Valid logo and copyright statement. The border has no other significance and is not required. The border is used for Valid-supplied models and drawings.

**VALID B SIZE PAGE**

A B-size page border that can be placed around drawings. The border includes the Valid logo and copyright statement. The border has no other significance and is not required. The border is used for Valid-supplied models and drawings.

SIGN EXTEND  
(SIZE)

## VERSION

1 2 3 4

SYNONYM



NOT



ORIGIN

x

2 MERGE



DEFINE

DEFINE  
 X\_FIRST=0  
 X\_STEP=SIZE




3 MERGE




DRAWING

DRAWING




4 MERGE



LAST\_MODIFIED=Tue Jun 28 09:11:10 1988

REPLICATE  
(SIZE)




5 MERGE




PIN NAMES

PIN NAMES

6 MERGE





TIME\_DIRECTIVES

TIMING VERIFIER DIRECTIVES	
CLOCK_PERIOD=100, 0	
CLOCK_INTERVALS=8	
CLOCK_SKEW=0, 0	
PREC_CLOCK_SKew=0, 0	
DOT_TYPE=DOT_OR	
LIST=NOUNNAMED	
MAX_ERRORS=10	
MAX_PXP_ERRORS=0	
MAX_FUL_PASSES=200	
PRINT_WIDTH=132	
RISE_FALL_ANAL=ON	
RISE_FALL_MODELS=ON	
TIMING_DIAGRAMS=OFF	
TS_BUS_TYPE=DOT_TS	
WIRE_DELAY=0, 0-0, 0	

SIM\_DIRECTIVES


SIMULATOR DIRECTIVES

CLOCK_PERIOD=100, 0	
CLOCK_INTERVALS=8	
COMPILER_OUTPUT='CMPEXP.DAT'	
COMMAND_FILE='TEST.CMD'	
MEM_STATE=4	
OUTPUT=LIST, COMMAND_LOG	
SESSION_LOG=ON	
SYNONYMFILE='CMPSYN.DAT'	
TERMINAL=VT100	

OTHER BODIES IN  
THE STANDARD LIBRARY

A SIZE PAGE - 'A' SIZE BORDER FOR A DRAWING  
B SIZE PAGE - 'B' SIZE BORDER FOR A DRAWING  
C SIZE PAGE - 'C' SIZE BORDER FOR A DRAWING  
D SIZE PAGE - 'D' SIZE BORDER FOR A DRAWING

VALID A SIZE PAGE - VALID'S STANDARD A SIZE PAGE  
VALID B SIZE PAGE - VALID'S STANDARD B SIZE PAGE



## *The PHANTOM Library*

---

---

The PHANTOM Library requires approximately 202 Kbytes of disk storage; there are 14 components in the library.

The release level of the PHANTOM Library is 9.0.

## The Phantom Gate

Phantom gates are used when designing with parts using either OPEN COLLECTOR or OPEN EMITTER technology. The TTL family of parts uses OPEN COLLECTOR technology, for example. These two technologies permit outputs to be wired together. The wired outputs act as a logic gate, a so-called wire-gate. In the case of OPEN COLLECTOR technology, the wire-gate performs an AND function, and in the case of OPEN EMITTER technology the wire-gate performs an OR function. Phantom OR-gates and phantom AND-gates are both provided in this library. All phantom gates have a circle at the center so they can be easily distinguished from real logic gates.

Phantom gates are used for OPEN COLLECTOR and OPEN EMITTER connections, but not for TRI\_STATE connections.

Instead of joining output wires with a T-junction or a dot, the appropriate phantom body can be added to the drawing and the output wires wired to the input pins of the phantom body. This procedure makes the logic function of the wire-gate visible on the drawing while clearly showing (with a circle on the phantom gate) that the logic function is not performed by a real gate.

The Packager removes the phantom bodies before creating a physical net list. For more details on phantom bodies, see the *ValidPACKAGER Reference Manual* and the *SCALD Language Manual*.

In order to make the phantom gates perform as desired, the WIRE\_GATE property is attached to each body on the library drawing for the phantom library (this drawing is named PHANTOM LIBRARY). This property informs the Packager to remove the body before creating a physical net list.

**PHAN AND**

The Phantom AND body is used where connecting outputs together forms an AND function. This is the case for OPEN COLLECTOR. There are two versions of each body. The bodies are:

**PHAN 2 AND**  
**PHAN 3 AND**  
**PHAN 4 AND**  
**PHAN 5 AND**  
**PHAN 6 AND**  
**PHAN 7 AND**  
**PHAN 8 AND**

**PHAN OR**


The Phantom OR body is used where connecting outputs together forms an OR function. This is the case for OPEN EMITTER. There are two versions of each body. The bodies are:

**PHAN 2 OR**  
**PHAN 3 OR**  
**PHAN 4 OR**  
**PHAN 5 OR**  
**PHAN 6 OR**  
**PHAN 7 OR**  
**PHAN 8 OR**

PHAN 2 AND  
(SIZE)




PHAN 2 OR  
(SIZE)




PHAN 3 AND  
(SIZE)





PHAN 3 OR  
(SIZE)





PHAN 4 AND  
(SIZE)  
(OFF GRID)





PHAN 4 OR  
(SIZE)  
(OFF GRID)





PHAN 5 AND  
(SIZE)





PHAN 5 OR  
(SIZE)





PHAN 6 AND  
(SIZE)  
(OFF GRID)





PHAN 6 OR  
(SIZE)  
(OFF GRID)





PHAN 7 AND  
(SIZE)





PHAN 7 OR  
(SIZE)




PHAN 8 AND  
(SIZE)  
(OFF GRID)



PHAN 8 OR  
(SIZE)  
(OFF GRID)





## *The TIME Library*

---

---

The TIME Library requires approximately 237 Kbytes of disk storage; there are 43 components (primitives) in the library.

The TIME Library contains all the Timing Verifier primitives. These primitives are used to build timing models (.TIME drawings) for all of the parts in the Valid libraries. Timing Verifier primitives can only be added to a .TIME drawing. They cannot be added to a .LOGIC drawing.

The release level of the TIME Library is 9.0.

Each Timing Verifier primitive consists of a body and a .PRIM drawing. Every pin of each body can be bubbled individually. This is quite different from the bubbling capability of physical parts. There is only one version of each of the Timing Verifier primitives because each primitive pin can be bubbled individually. See the *Timing Verifier Reference Manual* for a detailed description of each Timing Verifier primitive.


The following primitives are included in the TIME library:









<b>AND</b>	SIZE inputs to single bit output AND gate
<b>2 AND</b>	2-input SIZE-wide AND gate
<b>3 AND</b>	3-input SIZE-wide AND gate
<b>4 AND</b>	4-input SIZE-wide AND gate
<b>5 AND</b>	5-input SIZE-wide AND gate
<b>6 AND</b>	6-input SIZE-wide AND gate
<b>7 AND</b>	7-input SIZE-wide AND gate
<b>8 AND</b>	8-input SIZE-wide AND gate
<b>OR</b>	SIZE inputs to single bit output OR gate
<b>2 OR</b>	2-input SIZE-wide OR gate
<b>3 OR</b>	3-input SIZE-wide OR gate
<b>4 OR</b>	4-input SIZE-wide OR gate
<b>5 OR</b>	5-input SIZE-wide OR gate
<b>6 OR</b>	6-input SIZE-wide OR gate
<b>7 OR</b>	7-input SIZE-wide OR gate
<b>8 OR</b>	8-input SIZE-wide OR gate

<b>CHG</b>	SIZE inputs to single bit output CHANGE gate
<b>2 CHG</b>	2-input SIZE-wide CHANGE gate
<b>3 CHG</b>	3-input SIZE-wide CHANGE gate
<b>4 CHG</b>	4-input SIZE-wide CHANGE gate
<b>5 CHG</b>	5-input SIZE-wide CHANGE gate
<b>6 CHG</b>	6-input SIZE-wide CHANGE gate
<b>7 CHG</b>	7-input SIZE-wide CHANGE gate
<b>8 CHG</b>	8-input SIZE-wide CHANGE gate
<b>XOR</b>	2-input SIZE-wide XOR gate
<b>BUF</b>	1-input SIZE-wide BUFFER gate
<b>THRESHOLD</b>	1-input SIZE-wide threshold gate
<b>IDENTITY</b>	1-input SIZE-wide identity gate
<b>RES</b>	1-input SIZE-wide resistor
<b>TS</b>	BUF SIZE-wide tristate driver with enable
<b>LATCH</b>	SIZE-wide latch with enable
<b>LATCH RS</b>	SIZE-wide latch with enable and asynchronous set and reset
<b>REG</b>	SIZE-wide rising-edge triggered register
<b>REG RS</b>	SIZE-wide rising-edge triggered register with asynchronous set and reset
<b>2 MUX</b>	SIZE-wide 2-input multiplexer
<b>4 MUX</b>	SIZE-wide 4-input multiplexer
<b>8 MUX</b>	SIZE-wide 8-input multiplexer


<b>SETUP HOLD</b>	SIZE-wide rising-edge setup and hold checker
<b>SETUP RISE HOLD FALL</b>	SIZE-wide rising-edge setup and falling-edge hold checker
<b>EDGE TO EDGE</b>	SIZE-wide rising-edge to rising-edge skew checker
<b>MIN PULSE WIDTH</b>	SIZE-wide minimum pulse width checker
<b>TRANSMISSION GATE</b>	SIZE-wide bidirectional transmission gate
<b>UNI TRANS GATE</b>	SIZE-wide uni-directional transmission gate

AND (SIZE)		OR (SIZE)	
2 AND (SIZE)		2 OR (SIZE)	
3 AND (SIZE)		3 OR (SIZE)	
4 AND (SIZE) (OFF GRID)		4 OR (SIZE) (OFF GRID)	
5 AND (SIZE)		5 OR (SIZE)	
6 AND (SIZE) (OFF GRID)		6 OR (SIZE) (OFF GRID)	
7 AND (SIZE)		7 OR (SIZE)	
8 AND (SIZE) (OFF GRID)		8 OR (SIZE) (OFF GRID)	
XOR (SIZE)		BUF (SIZE)	
IDENTITY (SIZE)		TS BUF (SIZE)	



TRANSMISSION GATE  
(SIZE)THRESHOLD  
(SIZE)UNI TRANS GATE  
(SIZE)RES  
(SIZE)SETUP HOLD  
(SIZE)SETUP=0.0  
HOLD=0.0SETUP=0.0  
HOLD=0.0SETUP RISE HOLD FALL  
(SIZE)SETUP=0.0  
HOLD=0.0SETUP=0.0  
HOLD=0.0MIN PULSE WIDTH  
(SIZE)LOW=0.0  
HIGH=0.0LOW=0.0  
HIGH=0.0EDGE TO EDGE  
(SIZE)MIN=0.0  
MAX=0.0MIN=0.0  
MAX=0.0





The SIM Library requires approximately 354 Kbytes of disk storage; there are 51 components (primitives) in the library.

The SIM Library contains all the Logic Simulator primitives. These primitives are used to build simulation models (.SIM drawings) for all of the parts in the Valid libraries. Simulator primitives can only be added to a .SIM drawing. They cannot be added to a .LOGIC drawing.

The release level of the SIM Library is 9.0.

**AND**

Each Simulator primitive consists of:

- A body
- A .PRIM drawing

Every pin of each body can be bubbled individually. This is quite different from the bubbling capability of physical parts. There is only one version of each of the Simulator primitives because each primitive pin can be bubbled individually.

See the *ValidSIM Reference Manual* for a detailed description of each Simulator primitive.

There are several different AND primitives, each with a different number of inputs:

**2 AND**  
**3 AND**  
**4 AND**  
**5 AND**  
**6 AND**  
**7 AND**  
**8 AND**

**OR**

There are several different OR primitives, each with a different number of inputs:

**2 OR**  
**3 OR**  
**4 OR**  
**5 OR**  
**6 OR**  
**7 OR**  
**8 OR**

**XOR**

Exclusive-OR primitive

<b>BUF</b>	Buffer primitive
<b>TS BUF</b>	3-state buffer primitive
<b>MUX</b>	Several multiplexer primitives are provided:  <b>2 MUX</b> <b>4 MUX</b> <b>8 MUX</b>
<b>REG, REG RS, REG RS COMP, REG RS COMP 2</b>	Register primitives
<b>LATCH, LATCH RS, LATCH RS COMP, SCAN LATCH, SCAN LATCH RS</b>	Latch primitives
<b>JK</b>	JK flip-flop primitive
<b>RES</b>	Resistor primitive
<b>PASS TRANSISTOR</b>	Pass transistor primitive
<b>UNI PASS TRANSISTOR</b>	Uni pass transistor primitive
<b>COUNTER SHIFT REGISTER</b>	Counter/shift register primitive. This is equivalent to the ECL 100136 part.
<b>IDENTITY</b>	The identity primitive. This primitive is similar to the BUF primitive except that it outputs 'Z' if the input is 'Z' (the BUF primitive outputs a 'U' if its input is 'Z').
<b>FLAG</b>	Flag bodies can be added to interface signals to indicate the physical pins of a design.

**TIMING CHECKERS****SETUP HOLD SIZE**

Wide rising-edge setup and hold checker

**SETUP RISE HOLD FALL**

SIZE-wide rising-edge setup and falling-edge hold checker

**EDGE TO EDGE**

SIZE-wide rising-edge to rising-edge skew checker


**MIN PULSE WIDTH**


SIZE-wide minimum pulse width checker


**MISCELLANEOUS**


The following primitives are also available:


**1 OF 8 DECODER**  
**8-BIT DECODER**  
**PRIORITY ENCODER**  
**8-BIT PRIO ENCODER**  
**ALU**  
**ADDER**  
**CARRY SAVE ADDER**  
**COMPARATOR**  
**LOOKAHEAD**  
**MEMORY**  
**PARITY**
















## *The TUTORIAL Library*

---

The TUTORIAL Library requires 115 Kbytes of disk storage. This library is included for use with the SCALD tutorials (Tutorial I and Tutorial II) for the various platforms.

Tutorial I is a step-by-step guide to the Graphics Editor, the Compiler, and the Packager; Tutorial II is a guide to the Simulator and Timing Verifier analysis tools and to the structured and hierarchical design methodologies.





The release level of the TUTORIAL Library is 9.0.

The Tutorial Library is based on the LSTTL library and contains body drawings and physical, timing, and simulation models for the following six components:

<b>INV</b>	Hex inverter
<b>2AND</b>	Quad 2-input AND
<b>2OR</b>	Quad 2-input OR
<b>EXOR</b>	Quad 2-input exclusive-OR
<b>ADDER</b>	4-bit binary full-adders
<b>DFF</b>	Octal D-type flip-flops with enable

2and  
(size)2or  
(size)

addr

exor  
(size)inv  
(size)dff  
(size)






## 74 Series Libraries

This section describes the individual libraries that make up the 74 series libraries. Note that both standard and ANSI body styles are available for all libraries and that the same components are available in each library. The body style selected is determined by the first library name encountered in the library search path or by the last **library** command.

### Contents

LSTTL/ANSI LSTTL Libraries .....	2-3
STTL/ANSI STTL Libraries .....	2-69
ASTTL/ANSI ASTTL Libraries .....	2-91
ALSTTL/ANSI ALSTTL Libraries .....	2-119
HCMOS/ANSI HCMOS Libraries .....	2-153
FAST/ANSI FAST Libraries .....	2-201
TTL/ANSI TTL Libraries .....	2-267
FACT Library .....	2-293
RCACMOS Library .....	2-309





## *The LSTTL and ANSI LSTTL Libraries*

---

---

The LSTTL Library requires approximately 8837 Kbytes of disk storage, and the ANSI LSTTL Library requires approximately 8746 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*lsttl.lib* or *a74lsttl.lib*).

The release level of the LSTTL and ANSI LSTTL Libraries is 9.0.

	Each library contains body drawings and physical, timing, and simulation models for the following 219 components:
<b>LS00</b>	Quad 2-input NAND
<b>LS01</b>	Quad 2-input open-collector NAND
<b>LS02</b>	Quad 2-input NOR
<b>LS03</b>	Quad 2-input open-collector NOR
<b>LS04</b>	Hex inverter
<b>LS05</b>	Hex open-collector inverter
<b>LS08</b>	Quad 2-input AND
<b>LS09</b>	Quad 2-input open-collector AND
<b>LS10</b>	Triple 3-input NAND
<b>LS11</b>	Triple 3-input AND
<b>LS12</b>	Triple 3-input open-collector NAND
<b>LS13</b>	Dual 4-input NAND Schmitt trigger
<b>LS14</b>	Hex Schmitt-trigger inverter
<b>LS15</b>	Triple 3-input open-collector AND
<b>LS18</b>	Schmitt-trigger positive-NAND gate with totem-pole outputs
<b>LS19</b>	Schmitt-trigger inverter with totem-pole outputs
<b>LS20</b>	Dual 4-input NAND
<b>LS21</b>	Dual 4-input AND
<b>LS22</b>	Dual 4-input open-collector NAND
<b>LS24</b>	Quad 2-input Schmitt-trigger NAND
<b>LS26</b>	Quad 2-input NAND
<b>LS27</b>	Triple 3-input NOR
<b>LS28</b>	Quad 2-input NOR
<b>LS30</b>	8-input NAND
<b>LS31</b>	Delay element

<b>LS32</b>	Quad 2-input OR
<b>LS33</b>	Quad 2-input NOR
<b>LS37</b>	Quad 2-input NAND buffer
<b>LS38</b>	Quad 2-input open-collector NAND buffer
<b>LS40</b>	Dual 4-input NAND
<b>LS42</b>	4-to-10-line decoder
<b>LS47</b>	BCD-to-7-segment decoder/driver
<b>LS48</b>	BCD-to-7-segment decoder/driver
<b>LS51</b>	2-wide 3-input, 2-wide 2-input AND-OR-invert
<b>LS54</b>	4-wide AND-OR-invert
<b>LS55</b>	2-wide 4-input AND-OR-invert
<b>LS73</b>	Dual JK flip-flops with clear
<b>LS74</b>	Dual positive-edge-triggered D flip-flop
<b>LS75</b>	4-bit bistable latch
<b>LS76</b>	Dual JK flip-flop with preset and clear
<b>LS78</b>	Dual JK flip-flop with common clock and clear
<b>LS83</b>	4-bit binary full-adders with fast carry
<b>LS85</b>	4-bit magnitude comparator
<b>LS86</b>	Quad 2-input exclusive-OR
<b>LS90</b>	Decade counter
<b>LS91</b>	8-bit shift register
<b>LS92</b>	4-bit divide-by-12 counter
<b>LS93</b>	4-bit binary counter
<b>LS95</b>	4-bit shift register
<b>LS96</b>	5-bit shift register

<b>LS107</b>	Dual JK flip-flops with clear
<b>LS109</b>	Dual JKbar positive-edge-triggered flip-flop
<b>LS112</b>	Dual JK negative-edge-triggered flip-flop
<b>LS113</b>	Dual JK negative-edge-triggered flip-flop with preset
<b>LS114</b>	Dual JK negative-edge-triggered flip-flop with preset, common clear, and clock
<b>LS122</b>	Retriggerable monostable multivibrator with clear
<b>LS123</b>	Dual retriggerable monostable multivibrators with clear
<b>LS125</b>	Quad bus buffers with three-state outputs
<b>LS126</b>	Quad bus buffers with three-state outputs
<b>LS132</b>	Quad 2-input positive-NAND Schmitt triggers
<b>LS133</b>	13-input positive-NAND gate
<b>LS136</b>	Quad 2-input exclusive-OR
<b>LS137</b>	3-to-8 line decoders/multiplexers with address latch
<b>LS138</b>	3-to-8 line decoders/multiplexers
<b>LS139</b>	Dual 2-to-4 line decoders/multiplexers
<b>LS145</b>	BCD-to-decimal decoders/drivers for lamps, relays, MOS
<b>LS147</b>	10-line decimal to 4-line BCD priority encoder
<b>LS148</b>	8-line to 3-line octal priority encoder
<b>LS151</b>	1-of-8 data selectors/multiplexers
<b>LS152</b>	1-of-8 data selectors/multiplexers

<b>LS153</b>	Dual 4-to-1-line data multiplexer
<b>LS154</b>	4-to-16 line decoders/demultiplexers
<b>LS155</b>	Decoder/demultiplexer
<b>LS156</b>	Decoder/demultiplexer
<b>LS157</b>	Quad 2-to-1-line non-inverting multiplexer
<b>LS158</b>	Quad 2-to-1-line inverting data multiplexer
<b>LS160</b>	4-bit synchronous decade counters with direct clear
<b>LS161</b>	4-bit synchronous binary counters with direct clear
<b>LS162</b>	4-bit synchronous decade counters with synchronous clear
<b>LS163</b>	4-bit synchronous binary counters with synchronous clear
<b>LS164</b>	8-bit parallel output serial shift register
<b>LS165</b>	Parallel-load 8-bit shift registers
<b>LS166</b>	8-bit shift registers
<b>LS169</b>	4-bit synchronous binary up/down counters
<b>LS170</b>	4 by 4 register files
<b>LS173</b>	4-bit D-type registers with 3-state outputs
<b>LS174</b>	Hex D-type flip-flops
<b>LS175</b>	Quad D-type flip-flops
<b>LS181</b>	Arithmetic logic units/function generators
<b>LS182</b>	Look-ahead carry generators
<b>LS183</b>	Dual carry-save full adders
<b>LS189</b>	64-bit random-access memory
<b>LS190</b>	Synchronous BCD up/down counter
<b>LS191</b>	Synchronous binary up/down counter
<b>LS192</b>	Synchronous BCD up/down dual clock counters

<b>LS193</b>	Synchronous binary up/down dual clock counters
<b>LS194A</b>	4-bit bidirectional shift register
<b>LS195</b>	4-bit parallel-access shift registers
<b>LS196</b>	Presettable decade/bi-quinary counters/latches
<b>LS197</b>	Presettable binary counters/latches
<b>LS219</b>	64-bit random access memory
<b>LS221</b>	Dual monostable multivibrators
<b>LS222</b>	16 x 4 asynchronous first-in first-out memories
<b>LS224</b>	64-bit FIFO memories
<b>LS227</b>	64-bit FIFO memories
<b>LS228</b>	64-bit FIFO memories
<b>LS240</b>	Octal inverting 3-state bus transceiver
<b>LS241</b>	Octal non-inverting 3-state bus transceiver
<b>LS242</b>	Quad inverting 3-state bus transceiver
<b>LS243</b>	Quad non-inverting 3-state bus transceiver
<b>LS244</b>	Octal non-inverting 3-state bus transceiver
<b>LS245</b>	Octal non-inverting 3-state bus transceiver
<b>LS247</b>	BCD-to-7-segment decoder/driver with ripple blanking
<b>LS248</b>	BCD-to-7-segment decoder/driver with internal pull-up
<b>LS249</b>	BCD-to-7-segment decoder/driver with open collector
<b>LS251</b>	3-state data multiplexer
<b>LS253</b>	Dual data selectors/multiplexers
<b>LS257</b>	Quad 3-state non-inverting data multiplexer
<b>LS258</b>	Quad 3-state inverting data multiplexer
<b>LS259</b>	8-bit addressable latches

<b>LS260</b>	Dual 5-input NOR
<b>LS261</b>	2-bit by 4-bit parallel binary multiplier
<b>LS266</b>	Quad 2-input exclusive-NOR gates with open collector
<b>LS273</b>	Octal D-type flip-flops
<b>LS279</b>	Quad SR latches
<b>LS280</b>	9-bit odd/even parity generators/checkers
<b>LS283</b>	4-bit binary full adders
<b>LS290</b>	Decade counter
<b>LS293</b>	4-bit binary counter
<b>LS295</b>	4-bit bidirectional universal shift register
<b>LS298</b>	Quad 2-input multiplexers with storage
<b>LS299</b>	8-bit bidirectional 3-state shift/storage register
<b>LS321</b>	Crystal-controlled oscillator
<b>LS322</b>	8-bit shift register with sign extend
<b>LS323</b>	8-bit bidirectional universal shift/storage registers with 3-state outputs
<b>LS347</b>	BCD-to-7-segment decoder/driver with open collector
<b>LS348</b>	8-line to 3-line priority encoder
<b>LS352</b>	Dual 4-line to 1-line data selector/multiplexer
<b>LS353</b>	Dual 4-line to 1-line data selectors/multiplexers
<b>LS354</b>	8-line to 1-line data selector/multiplexer/ transparent registers

<b>LS355</b>	8-line to 1-line data selector/multiplexer/ transparent registers with open collectors
<b>LS356</b>	8-line to 1-line data selector/multiplexer/ edge-trigger registers
<b>LS357</b>	8-line to 1-line data selector/multiplexer/ edge-trigger registers with open collectors
<b>LS363</b>	Hex bus drivers
<b>LS364</b>	Hex bus drivers
<b>LS365</b>	Hex non-inverted 3-state bus drivers
<b>LS366</b>	Hex inverted 3-state bus drivers
<b>LS367</b>	Hex bus drivers
<b>LS368</b>	Hex bus drivers
<b>LS373</b>	Octal 3-state D-latch with common enable
<b>LS374</b>	Octal 3-state positive-edge-triggered D register
<b>LS375</b>	4-bit bistable latches
<b>LS377</b>	Octal D-type flip-flops with enable
<b>LS378</b>	Hex D-type flip-flops
<b>LS379</b>	Quad D-type flip-flops with enable
<b>LS381</b>	Arithmetic logic unit/function generator
<b>LS382</b>	Arithmetic logic unit/function generator
<b>LS385</b>	Quad serial adders/subtractors
<b>LS386</b>	Quad 2-input exclusive-OR gates
<b>LS390</b>	Dual decade counters
<b>LS393</b>	Dual 4-bit binary counters
<b>LS395A</b>	4-bit universal shift register
<b>LS396</b>	Octal storage register
<b>LS398</b>	Quad 2-input multiplexer with storage
<b>LS399</b>	Quad 2-input multiplexer with storage

<b>LS422</b>	Retriggerable monostable multivibrators
<b>LS423</b>	Retriggerable monostable multivibrators
<b>LS445</b>	BCD-to-decimal decoder/driver
<b>LS446</b>	Quad bus transceivers with direction control
<b>LS447</b>	BCD-to-7-segment decoder/driver
 <b>LS448</b>	Quad tridirectional bus transceivers with open collectors
<b>LS449</b>	Quad bus transceivers with direction control
<b>LS465</b>	Octal buffers with three-state outputs
<b>LS466</b>	Octal buffers with three-state outputs
<b>LS467</b>	Octal buffers with three-state outputs
 <b>LS468</b>	Octal buffers with three-state outputs
<b>LS490</b>	Dual decade counters
<b>LS533</b>	8-bit latch with inverting outputs
<b>LS534</b>	8-bit register with inverting outputs
<b>LS540</b>	Octal buffers and line drivers with 3-state outputs
 <b>LS541</b>	Octal buffers and line drivers with 3-state outputs
<b>LS569</b>	4-bit up/down counters with 3-state outputs
<b>LS590</b>	8-bit binary counters with output registers
<b>LS591</b>	8-bit binary counter with output registers with open collectors
<b>LS592</b>	8-bit binary counter with input registers
 <b>LS593</b>	8-bit binary counter with input registers
<b>LS595</b>	8-bit shift register with output latches
<b>LS596</b>	8-bit shift register with output latches with open collectors
<b>LS597</b>	8-bit shift register with input latches
<b>LS598</b>	8-bit shift register with input latches

<b>LS604</b>	Octal 3-state 2-input multiplexed register
<b>LS605</b>	Octal open collector 2-input multiplexed register
<b>LS606</b>	Octal 3-state 2-input multiplexed register
<b>LS607</b>	Octal open collector 2-input multiplexed register
<b>LS620</b>	Octal bus transceiver with 3-state outputs
<b>LS621</b>	Octal bus transceiver with open collector
<b>LS622</b>	Octal bus transceiver with open collector
<b>LS623</b>	Octal bus transceiver with 3-state outputs
<b>LS624</b>	Voltage-controlled oscillator
<b>LS625</b>	Voltage-controlled oscillator
<b>LS626</b>	Voltage-controlled oscillator
<b>LS627</b>	Voltage-controlled oscillator
<b>LS628</b>	Voltage-controlled oscillator
<b>LS629</b>	Dual voltage-controlled oscillator
<b>LS640</b>	Octal 3-state inverting bus transceiver
<b>LS641</b>	Octal open-collector non-inverting bus transceiver
<b>LS642</b>	Octal open collector inverting bus transceiver
<b>LS645</b>	Octal 3-state non-inverting bus transceiver
<b>LS652</b>	Octal 3-state bus transceiver and register
<b>LS668</b>	Synchronous 4-bit up/down counters
<b>LS669</b>	Synchronous 4-bit up/down counters
<b>LS670</b>	4 x 4 register files with 3-state outputs
<b>LS671</b>	4-bit 3-state universal shift register/latch
<b>LS672</b>	4-bit 3-state universal shift register/latch
<b>LS674</b>	16-bit shift registers

<b>LS684</b>	8-bit magnitude comparators
<b>LS693</b>	Synchronous counters with output registers and multiplexed 3-state outputs
<b>LS699</b>	Synchronous up/down counters with output registers and multiplexed 3-state outputs
<b>LS793</b>	8-bit latch/register with readback

## Application Notes

### Monostable Multivibrators

The LS122, LS123, LS221, LS422, and LS423 models fully support the simulation and timing behavior of a retrigerrable multivibrator – infinite retriggering edges and external resetability at any time.

To use the simulation model, logic initialization or initial depositing of the same value (either 0 or 1) to internal signals D0 and D1 must be performed.

To use the timing verification model, the following must be observed:

- The Timing Verifier's directives file (*verifier.cmd*) must include the directive:


```
LATCH_ERR_MODEL CLOSED;
```


- The first trigger edge must occur after 'PULSE\_WIDTH' ns.
- The maximum trigger frequency is

```
2 * RETRIG_DIV2 -1
```



edges per 'PULSE\_WIDTH' ns. Since RETRIG\_DIV2 is defined to be 6 in the model,  $2*6-1=11$  clock edges are permitted in any 'PULSE\_WIDTH' ns interval. If an application requires a greater trigger frequency, RETRIG\_DIV2 must be redefined in the model.

LS00 (SIZE)			LS14 (SIZE)	
LS01 (SIZE)	MAX_DELAY=10000 	MAX_DELAY=10000 	LS15 (SIZE)	MAX_DELAY=10000 
LS02 (SIZE)			LS18 (SIZE)	
LS03 (SIZE)	MAX_DELAY=10000 	MAX_DELAY=10000 	LS19 (SIZE)	
LS04 (SIZE)			LS20 (SIZE)	
LS05 (SIZE)	MAX_DELAY=10000 		LS21 (SIZE)	
LS08 (SIZE)			LS22 (SIZE)	MAX_DELAY=10000 
LS09 (SIZE)	MAX_DELAY=10000 	MAX_DELAY=10000 	LS24 (SIZE)	
LS10 (SIZE)			LS26 (SIZE)	MAX_DELAY=10000 
LS11 (SIZE)			LS27 (SIZE)	
LS12 (SIZE)	MAX_DELAY=10000 	MAX_DELAY=10000 	LS28 (SIZE)	
LS13 (SIZE)				








LS93




LS112  
(SIZE)





LS95




LS113  
(SIZE)




LS96




LS114  
(SIZE)




LS107  
(SIZE)




LS109  
(SIZE)



PULSE WIDTH=10000




PULSE WIDTH=10000




LS123


LS125  
(SIZE)








LS153  
(SIZE)

LS154





LS155









LS156


MAX\_DELAY=10000 MAX\_DELAY=10000





MAX\_DELAY=10000 MAX\_DELAY=10000


LS157  
(SIZE)LS158  
(SIZE)



































LS465  
(SIZE)





LS466  
(SIZE)





LS467  
(SIZE)




LS468  
(SIZE)





LS490






LS533  
(SIZE)





LS534  
(SIZE)

















LS604 (SIZE)




MAX\_DELAY=10000





LS605 (SIZE)





LS606 (SIZE)











LS674





LS699





LS684





LS793  
(SIZE)
















LS693
































**LSS4****(SIZE)****LSS5****(SIZE)****LS73****(SIZE)****LS74****(SIZE)****LS75****(SIZE)****LS76****(SIZE)****LS78****(SIZE)**











LS148




LS151  
(SIZE)LS152  
(SIZE)LS153  
(SIZE)

LS154











LS160




LS161





LS162





LS163





































































## *The STTL and ANSI STTL Libraries*

---


The STTL Library requires approximately 2330 Kbytes of disk storage, and the ANSI STTL Library requires approximately 2293 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*sttl.lib* or *a74sttl.lib*).


The release level of the STTL and ANSI STTL Libraries is 9.0.


	Each library contains body drawings and physical, timing, and simulation models for the following 72 components:
<b>S00</b>	Quad 2-input NAND
<b>S02</b>	Quad 2-input NOR
<b>S03</b>	Quad 2-input open-collector NAND
<b>S04</b>	Hex inverter
<b>S05</b>	Hex open-collector inverter
<b>S08</b>	Quad 2-input AND
<b>S09</b>	Quad 2-input open-collector AND
<b>S10</b>	Triple 3-input NAND
<b>S11</b>	Triple 3-input AND
<b>S15</b>	Triple 3-input open-collector AND
<b>S20</b>	Dual 4-input NAND
<b>S22</b>	Dual 4-input open-collector NAND
<b>S30</b>	8-input NAND
<b>S32</b>	Quad 2-input OR
<b>S37</b>	Quad 2-input NAND buffer
<b>S38</b>	Quad 2-input open-collector NAND buffer
<b>S40</b>	Dual 4-input positive NAND buffer
<b>S51</b>	2-wide 3-input, 2-wide 2-input AND-OR-invert
<b>S64</b>	4-2-3-2 input AND-OR-invert gates
<b>S74</b>	Dual positive-edge-triggered D flip-flop


S85	4-bit magnitude comparator
S86	Quad 2-input exclusive-OR
S109	Dual JKbar positive-edge-triggered flip-flop
S112	Dual JK negative-edge-triggered flip-flop
S113	Dual JK negative-edge-triggered flip-flop with preset
S114	Dual JK negative-edge-triggered flip-flop with preset common clear and clock
S124	Dual voltage-controlled oscillators
S132	Quad 2-input positive NAND Schmitt triggers
S133	13-input positive NAND gates
S138	3-to-8 line decoders/multiplexers
S139	Dual 2-to-4 line decoders/multiplexers
S140	Dual 4-input positive NAND 50-ohm line drivers
S148	8-to-3 octal priority encoder
S151	1-of-8 data selectors/multiplexers
S153	Dual 4-line to 1-line data multiplexer
S157	Quad 2-to-1-line non-inverting multiplexer
S158	Quad 2-to-1-line inverting data multiplexer
S162	4-bit synchronous decade counters with synchronous clear
S163	4-bit synchronous binary counters with synchronous clear
S168	Synchronous decade up/down counters
S169	4-bit synchronous binary up/down counters
S174	Hex D-type flip-flops
S175	Quad D-type flip-flops
S181	Arithmetic logic units/function generators
S182	Look-ahead carry generators


<b>S189</b>	64-bit random access memories
<b>S194</b>	4-bit bidirectional shift register
<b>S195</b>	4-bit parallel-access shift register
<b>S197</b>	4-bit binary presetable counter/latch
<b>S201</b>	256-bit random memories
<b>S225</b>	Asynchronous first-in first-out memories
<b>S226</b>	4-bit parallel 3-state latched bus transceiver
<b>S240</b>	Octal inverting 3-state bus transceiver
<b>S241</b>	Octal non-inverting 3-state bus transceiver
<b>S244</b>	Octal non-inverting 3-state bus transceiver
<b>S251</b>	3-state data multiplexer
<b>S253</b>	Dual data selectors/multiplexers
<b>S257</b>	Quad 3-state non-inverting data multiplexer
<b>S258</b>	Quad 3-state inverting data multiplexer
<b>S260</b>	Dual 5-input positive NOR gates
<b>S280</b>	9-bit odd/even parity generators/checkers
<b>S283</b>	4-bit binary full adders
<b>S288</b>	Programmable read-only memory
<b>S299</b>	8-bit bidirectional 3-state shift/storage register
<b>S340</b>	Octal inverting 3-state bus transceiver
<b>S344</b>	Octal non-inverting 3-state bus transceiver
<b>S373</b>	Octal 3-state D-latch with common enable
<b>S374</b>	Octal 3-state positive-edge-triggered D register
<b>S381</b>	Arithmetic logic unit/function generator
<b>S471</b>	Programmable read-only memories
<b>S533</b>	8-bit inverting 3-state latch
<b>S534</b>	8-bit inverting 3-state register




















































## *The ASTTL and ANSI ASTTL Libraries*

---

---

The ASTTL Library requires approximately 2810 Kbytes of disk storage, and the ANSI ASTTL Library requires approximately 2859 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*asttl.lib* or *a74asttl.lib*).

The specifications used to construct the models in these libraries were taken from the Texas Instruments data books.

The release level of the ASTTL and ANSI ASTTL Libraries is 9.0.


	Each library contains body drawings and physical, timing, and simulation models for the following 80 components:
AS00	Quad 2-input NAND
AS02	Quad 2-input NOR
AS04	Hex inverter
AS08	Quad 2-input AND
AS10	Triple 3-input NAND
AS11	Triple 3-input AND
AS20	Dual 4-input NAND
AS21	Dual 4-input AND
AS27	Triple 3-input NOR
AS30	8-input NAND
AS32	Quad 2-input OR
AS74	Dual positive-edge-triggered D flip-flop
AS109	Dual JKbar positive-edge-triggered flip-flop with clear and preset
AS112	Dual JK negative-edge-triggered flip-flop with clear and preset
AS113	Dual JK negative-edge-triggered flip-flop with preset
AS114	Dual JK negative-edge-triggered flip-flop with preset common clear and clock
AS137	3-to-8 line decoders/multiplexer with address latch
AS138	3-to-8 line decoders/multiplexer
AS139	Dual 2-to-4 line decoders/multiplexer
AS151	1 of 8 data selectors/multiplexer


<b>AS153</b>	Dual 1 of 4 data selectors/multiplexer
<b>AS157</b>	Quad 1 of 2 data selector/multiplexer
<b>AS158</b>	Quad 1 of 2 data selector/multiplexer
<b>AS161</b>	4-bit synchronous binary counters with direct clear
<b>AS163</b>	Synchronous 4-bit binary counter
 <b>AS169</b>	4-bit synchronous binary up/down counter
<b>AS174</b>	Hex D-type flip-flops with clear
<b>AS175</b>	Quad D-type flip-flops with clear
<b>AS181</b>	Arithmetic logic unit/function generator
<b>AS195</b>	4-bit bidirectional shift registers
 <b>AS240</b>	Octal buffer and line driver with 3-state output
<b>AS241</b>	Octal buffer and line driver with 3-state output
<b>AS242</b>	Quad inverted 3-state bus transceiver
<b>AS243</b>	Quad noninverted 3-state bus transceiver
<b>AS244</b>	Octal buffer and line driver with 3-state output
 <b>AS245</b>	Octal noninverted 3-state bus transceiver
<b>AS251</b>	1 of 8 3-state data selectors/multiplexer
<b>AS253</b>	Dual 1 of 4 data selector/multiplexer with 3-state output
<b>AS257</b>	Quad 1 of 2 data selector/multiplexer with 3-state output
<b>AS258</b>	Quad 1 of 2 data selector/multiplexer with 3-state output
 <b>AS280</b>	9-bit parity generator/checker
<b>AS286</b>	9-bit parity generator/checker with bus driver parity I/O port
<b>AS298</b>	Quad 2-input multiplexer with storage
<b>AS299</b>	8-input 3-state universal shift/storage register
<b>AS323</b>	8-input 3-state universal shift/storage register


<b>AS353</b>	Dual 1 of 4 data selector/multiplexer with 3-state output
<b>AS373</b>	Octal D-type 3-state transparent latch
<b>AS374</b>	Octal D-type edge-triggered flip-flop
<b>AS533</b>	Octal D-type 3-state transparent latch
<b>AS534</b>	Octal D-type edge-triggered flip-flop with 3-state output
<b>AS573</b>	Octal D-type 3-state transparent latch
<b>AS574</b>	Octal D-type edge-triggered flip-flop with 3-state output
<b>AS575</b>	Octal D-type flip-flops with 3-state outputs
<b>AS576</b>	Octal D-type flip-flops with 3-state outputs
<b>AS580</b>	Octal D-type 3-state transparent latch
<b>AS638</b>	Octal bus transceivers
<b>AS640</b>	Octal bus transceivers
<b>AS645</b>	Octal bus transceivers
<b>AS648</b>	Octal bus transceivers and registers
<b>AS652</b>	Octal bus transceivers and registers
<b>AS804A</b>	Hex 2-input NAND drivers
<b>AS805A</b>	Hex 2-input NOR drivers
<b>AS808A</b>	Hex 2-input AND drivers
<b>AS821</b>	10-bit bus interface flip-flops with 3-state outputs
<b>AS823</b>	9-bit bus interface flip-flops with 3-state outputs
<b>AS832A</b>	Hex 2-input OR drivers
<b>AS843</b>	9-bit bus interface D-type latches with 3-state outputs
<b>AS857</b>	Hex 2-to-1 universal multiplexer
<b>AS866</b>	8-bit magnitude comparator
<b>AS867</b>	Synchronous 8-bit up/down counter













<b>AS869</b>	Synchronous 8-bit up/down counter
<b>AS873</b>	Dual 4-bit D-type latches with 3-state outputs
<b>AS874</b>	Dual 4-bit D-type edge-triggered flip-flops
<b>AS877</b>	8-bit universal transceiver port controllers
<b>AS878</b>	Dual 4-bit D-type edge-triggered flip-flops with 3-state outputs
<b>AS882</b>	32-bit look-ahead carry generator
<b>AS1000</b>	Quad 2-input NAND buffer
<b>AS1004</b>	Hex inverting drivers
<b>AS1008</b>	Quad 2-input positive-AND buffers/drivers
<b>AS1034</b>	Hex drivers




































































## *The ALSTTL and ANSI ALSTTL Libraries*

---

---

The ALSTTL Library requires approximately 3431 Kbytes of disk storage, and the ANSI ALSTTL Library requires approximately 3488 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*alsttl.lib* or *a74alsttl.lib*).

The specifications used to construct the models in these libraries were taken from the Texas Instruments data books.

The release level of the ALSTTL and ANSI ALSTTL Libraries is 9.0.










	Each library contains body drawings and physical, timing, and simulation models for the following 110 components:
ALS00	Quad 2-input NAND
ALS01	Quad 2-input open-collector NAND
ALS02	Quad 2-input NOR
ALS03	Quad 2-input open-collector NAND
ALS04	Hex inverter
ALS05	Hex open-collector inverter
ALS08	Quad 2-input AND
ALS09	Quad 2-input open-collector AND
ALS10	Triple 3-input NAND
ALS11	Triple 3-input AND
ALS12	Triple 3-input open-collector NAND
ALS14	Hex Schmitt-trigger inverter
ALS15	Triple 3-input open-collector AND
ALS20	Dual 4-input NAND
ALS21	Dual 4-input AND
ALS22	Dual 4-input open-collector NAND
ALS27	Triple 3-input NOR
ALS28	Quad 2-input NOR buffer
ALS30	8-input NAND
ALS32	Quad 2-input OR
ALS33	Quad 2-input open-collector NOR buffer
ALS37	Quad 2-input NAND buffer
ALS38	Quad 2-input open-collector NAND buffer
ALS40	Dual 4-input NAND buffer
ALS74	Dual positive-edge-triggered D flip-flop


ALS86	Quad 2-input exclusive-OR
ALS109	Dual JKbar positive-edge-triggered flip-flop
ALS112	Dual JK negative-edge-triggered flip-flop with clear and preset
ALS113	Dual JK negative-edge-triggered flip-flop with preset
ALS114	Dual JK negative-edge-triggered flip-flop with preset, common clear, and clock
ALS133	13-input NAND
ALS137	3-to-8 line decoders/multiplexers with address latches
ALS138	3-to-8 line decoders/multiplexers
ALS139	Dual 2-to-4 line decoders/multiplexers
ALS151	1-of-8 data selectors/multiplexers
ALS153	Dual 1-of-4 data selector/multiplexer
ALS157	Quad 1-of-2 data selector/multiplexer
ALS158	Quad 1-of-2 inverted data selector/multiplexer
ALS160	4-bit synchronous decade counters with direct clear
ALS161	4-bit synchronous binary counters with direct clear
ALS162	4-bit synchronous decade counters with synch clear
ALS163	4-bit synchronous binary counters with synch clear
ALS164	8-bit parallel output serial shift register
ALS165	Parallel-load 8-bit shift register
ALS166	8-bit shift registers


<b>ALS168</b>	4-bit synchronous decade up/down counters
<b>ALS169</b>	4-bit synchronous binary up/down counters
<b>ALS174</b>	Hex D-type flip-flops
<b>ALS175</b>	Quad D-type flip-flops
<b>ALS190</b>	Synchronous BCD up/down counter
<b>ALS191</b>	Synchronous binary up/down counter
<b>ALS192</b>	Synchronous BCD up/down dual clock counters
<b>ALS193</b>	Synchronous binary up/down dual clock counters
<b>ALS240</b>	Octal buffer and line driver with 3-state output
<b>ALS241</b>	Octal buffer and line driver with 3-state output
<b>ALS242</b>	Quad inverting 3-state bus transceiver
<b>ALS243</b>	Quad non-inverting 3-state bus transceiver
<b>ALS244</b>	Octal buffer and line driver with 3-state output
<b>ALS245</b>	Octal non-inverting 3-state bus transceiver
<b>ALS251</b>	3-state data multiplexer
<b>ALS253</b>	Dual data selectors/multiplexers
<b>ALS257</b>	Quad 3-state non-inverting data multiplexer
<b>ALS258</b>	Quad 3-state inverting data multiplexer
<b>ALS273</b>	Octal D-type flip-flop with clear
<b>ALS299</b>	8-bit universal shift/storage register with 3-state output
<b>ALS323</b>	8-bit universal shift/storage register with 3-state output
<b>ALS353</b>	Dual 1-of-4 data selectors/multiplexers
<b>ALS365</b>	Hex non-inverting 3-state bus transceiver with gated enables
<b>ALS366</b>	Hex inverting 3-state bus transceiver with gated enables
<b>ALS367</b>	Hex non-inverting 3-state bus driver


<b>ALS368</b>	Hex inverting 3-state bus driver
<b>ALS373</b>	Octal 3-state D-latch with common enable
<b>ALS374</b>	Octal D-type edge-triggered flip-flop
<b>ALS520</b>	8-bit identity comparator
<b>ALS521</b>	8-bit identity comparator
<b>ALS533</b>	Octal D-type transparent latches with 3-state output
<b>ALS534</b>	Octal D-type edge-triggered flip-flop with 3-state output
<b>ALS538</b>	3-line to 8-line decoder/demultiplexer with 3-state output
<b>ALS540</b>	Octal buffer and line driver with 3-state output
<b>ALS541</b>	Octal buffer and line driver with 3-state output
<b>ALS563</b>	Octal D-type transparent latch with 3-state output
<b>ALS564</b>	Octal D-type edge-triggered flip-flop with 3-state output
<b>ALS569</b>	Synchronous 4-bit up/down binary counter with 3-state output
<b>ALS573</b>	Octal D-type transparent latch with 3-state output
<b>ALS574</b>	Octal D-type edge-triggered flip-flop with 3-state output
<b>ALS575</b>	Octal D-type edge-triggered flip-flop with 3-state output
<b>ALS576</b>	Octal D-type edge-triggered flip-flop with 3-state output
<b>ALS580</b>	Octal D-type transparent latch with 3-state output
<b>ALS623</b>	Octal 3-state non-inverting bus transceiver
<b>ALS640</b>	Octal 3-state inverting bus transceiver

<b>ALS645</b>	Octal 3-state non-inverting bus transceiver
<b>ALS648</b>	Octal bus transceivers and registers
<b>ALS651</b>	Octal 3-state bus transceiver and register
<b>ALS652</b>	Octal 3-state non-inverting bus transceiver and register
<b>ALS677</b>	Address comparator
<b>ALS688</b>	8-bit identity comparator
<b>ALS804</b>	Hex 2-input NAND driver
<b>ALS805</b>	Hex 2-input NOR driver
<b>ALS808</b>	Hex 2-input AND driver
<b>ALS857</b>	Hex 2-to-1 universal multiplexer
<b>ALS873</b>	Dual 4-bit D-type 3-state latch
<b>ALS874</b>	Dual 4-bit D-type edge-triggered flip-flop
<b>ALS878</b>	Dual 4-bit D-type edge-triggered flip-flop with 3-state outputs
<b>ALS990</b>	8-bit D-type transparent read-back latches
<b>ALS1000</b>	Quad 2-input NAND buffer
<b>ALS1002</b>	Quad 2-input NOR buffer
<b>ALS1004</b>	Hex inverter
<b>ALS1005</b>	Hex 3-state inverter buffer
<b>ALS1008</b>	Quad 2-input positive-AND buffer/driver
<b>ALS1034</b>	Hex driver


ALS00 (SIZE)			ALS15 (SIZE)		
MAX_DELAY=10000		MAX_DELAY=10000	MAX_DELAY=10000		MAX_DELAY=10000
ALS01 (SIZE)			ALS20 (SIZE)		
	MAX_DELAY=10000				
ALS02 (SIZE)			ALS21 (SIZE)		
	MAX_DELAY=10000				
ALS03 (SIZE)			ALS22 (SIZE)		
	MAX_DELAY=10000				
ALS04 (SIZE)			ALS27 (SIZE)		
	MAX_DELAY=10000				
ALS05 (SIZE)			ALS28 (SIZE)		
ALS08 (SIZE)			ALS30 (SIZE)		
	MAX_DELAY=10000				
ALS09 (SIZE)					
	MAX_DELAY=10000				
ALS10 (SIZE)			ALS32 (SIZE)		
ALS11 (SIZE)			ALS33 (SIZE)		
	MAX_DELAY=10000				
ALS12 (SIZE)			ALS37 (SIZE)		
	MAX_DELAY=10000				
ALS14 (SIZE)			ALS38 (SIZE)		
	MAX_DELAY=10000				














ALS192





ALS193

ALS240  
(SIZE)ALS241  
(SIZE)ALS242  
(SIZE)ALS243  
(SIZE)



ALS244  
(SIZE)





ALS257  
(SIZE)





ALS245  
(SIZE)





ALS258  
(SIZE)





ALS251  
(SIZE)





ALS273  
(SIZE)


















ALS253  
(SIZE)









ALS299














ALS353  
(SIZE)ALS365  
(SIZE)ALS366  
(SIZE)ALS367  
(SIZE)ALS368  
(SIZE)ALS373  
(SIZE)





ALS541  
(SIZE)ALS563  
(SIZE)ALS564  
(SIZE)


ALS569


ALS573  
(SIZE)ALS574  
(SIZE)ALS575  
(SIZE)ALS576  
(SIZE)
























































## *The HCMOS and ANSI HCMOS Libraries*

---

The HCMOS Library requires approximately 5436 Kbytes of disk storage, and the ANSI HCMOS Library requires approximately 5287 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*hcmos.lib* or *a74hcmos.lib*).

The specifications used to construct the models in these libraries were taken from the Motorola data books.

The release level of the HCMOS and ANSI HCMOS Libraries is 9.0.

	Each library contains body drawings and physical, timing, and simulation models for the following 141 components:
HC00	Quad 2-input NAND
HC02	Quad 2-input NOR
HC03	Quad 2-input open-collector NAND
HC04	Hex inverter
HC08	Quad 2-input AND
HC10	Triple 3-input NAND
HC11	Triple 3-input AND
HC14	Hex Schmitt-trigger inverter
HC20	Dual 4-input NAND
HC27	Triple 3-input NOR
HC30	8-input NAND
HC32	Quad 2-input OR
HC42	4-to-10-line decoder
HC51	2-wide 3-input, 2-wide 2-input AND-OR-invert
HC58	2-wide 3-input, 2-wide 2-input AND-OR
HC73	Dual JK flip-flop with clear
HC74	Dual positive-edge-triggered D flip-flop
HC75	4-bit bistable latch
HC76	Dual JK flip-flop with preset and clear
HC85	4-bit magnitude comparator
HC86	Quad 2-input exclusive-OR
HC107	Dual JK negative-edge-triggered flip-flop
HC109	Dual JKbar positive-edge-triggered flip-flop
HC112	Dual JK negative-edge-triggered flip-flop
HC113	Dual JK negative-edge-triggered flip-flop

HC123	Dual retriggerable monostable multivibrators with clear
HC125	Quad bus buffer with three-state output
HC126	Quad bus buffer with three-state output
HC132	Quad 2-input positive-NAND Schmitt triggers
HC133	13-input NAND
HC137	3-to-8 line decoder/demultiplexer with address latch
HC138	3-to-8 line decoder/demultiplexer
HC139	Dual 2-to-4 line decoder/multiplexer
HC147	10-line decimal to 4-line BCD priority encoder
HC151	1-of-8 data selector/multiplexer
HC153	Dual 4-line to 1-line data multiplexer
HC154	4-to-16 line decoder/demultiplexer
HC157	Quad 2-to-1-line non-inverting multiplexer
HC158	Quad 2-to-1-line inverting data multiplexer
HC160	4-bit synchronous decade counters with direct clear
HC161	4-bit synchronous binary counters with direct clear
HC162	4-bit synchronous decade counters with synchronous clear
HC163	4-bit synchronous binary counters with synchronous clear
HC164	8-bit parallel output serial shift register
HC165	8-bit serial output shift register

<b>HC166</b>	8-bit shift register
<b>HC173</b>	Quad D-type flip-flop
<b>HC174</b>	Hex D-type flip-flop
<b>HC175</b>	Quad D-type flip-flop
<b>HC180</b>	9-bit parity generator/checker
<b>HC182</b>	Look-ahead carry generators
<b>HC190</b>	Synchronous BCD up/down counter
<b>HC191</b>	Synchronous binary up/down counter
<b>HC192</b>	Synchronous BCD up/down counter
<b>HC193</b>	Synchronous binary up/down dual clock counters
<b>HC194</b>	4-bit bidirectional shift register
<b>HC195</b>	4-bit universal shift register
<b>HC221</b>	Dual non-retriggerable monostable multivibrator
<b>HC237</b>	3-to-8 line decoder/demultiplexer with address latch
<b>HC240</b>	Octal inverting 3-state bus transceiver
<b>HC241</b>	Octal non-inverting 3-state bus transceiver
<b>HC242</b>	Quad inverting 3-state bus transceiver
<b>HC243</b>	Quad non-inverting 3-state bus transceiver
<b>HC244</b>	Octal non-inverting 3-state bus transceiver
<b>HC245</b>	Octal non-inverting 3-state bus transceiver
<b>HC251</b>	3-state data multiplexer
<b>HC253</b>	Dual data selector/multiplexer
<b>HC259</b>	8-bit addressable latches
<b>HC266</b>	Quad 2-input exclusive-NOR gate
<b>HC257</b>	Quad 3-state non-inverting data multiplexer

<b>HC273</b>	Octal D-type flip-flop
<b>HC280</b>	9-bit odd/even parity generators/checker
<b>HC283</b>	4-bit binary full adders
<b>HC292</b>	Programmable frequency divider/digital timer
<b>HC294</b>	Programmable frequency divider/digital timer
<b>HC298</b>	Quad 2-input multiplexers with storage
<b>HC299</b>	8-bit bidirectional 3-state shift/storage register
<b>HC354</b>	1-of-8 data selector/multiplexer with data and address latches and 3-state output
<b>HC356</b>	1-of-8 data selector/multiplexer with data and address latches and 3-state output
<b>HC365</b>	Hex non-inverted 3-state bus drivers
<b>HC366</b>	Hex inverted 3-state bus drivers
<b>HC367</b>	Hex bus driver
<b>HC368</b>	Hex bus driver
<b>HC373</b>	Octal 3-state D-latch with common enable
<b>HC374</b>	Octal 3-state positive-edge-triggered D register
<b>HC390</b>	Dual 4-stage binary ripple counter
<b>HC393</b>	Dual 4-stage binary ripple counter
<b>HC423</b>	Dual retriggerable monostable multivibrators
<b>HC533</b>	8-bit latch with inverting outputs
<b>HC534</b>	8-bit register with inverting outputs
<b>HC540</b>	Octal buffers and line drivers with 3-state outputs
<b>HC541</b>	Octal buffers and line drivers with 3-state outputs
<b>HC563</b>	8-bit latch with inverting 3-state outputs
<b>HC564</b>	8-bit register with inverting 3-state outputs
<b>HC573</b>	Octal latch with three-state output

<b>HC574</b>	Octal D-type flip-flop with three-state output
<b>HC590</b>	8-bit binary counter/three state latch
<b>HC595</b>	8-bit serial-input/serial- or parallel-output shift register with latched 3-state output
<b>HC597</b>	8-bit serial- or parallel-input/serial-output shift register with input latch
<b>HC640</b>	Octal 3-state inverting bus transceiver
<b>HC643</b>	Octal 3-state inverting and non-inverting bus transceiver
<b>HC646</b>	Octal 3-state non-inverting bus transceiver and D-type flip-flop
<b>HC648</b>	Octal 3-state inverting bus transceiver and D-type flip-flop
<b>HC688</b>	8-bit equality comparator
<b>HC4002</b>	Dual 4-input NOR
<b>HC4016</b>	Quad analog switch/multiplexer/demultiplexer
<b>HC4017</b>	Decade counter/divider
<b>HC4020</b>	14-bit binary counter
<b>HC4024</b>	7-bit binary counter
<b>HC4040</b>	12-bit binary counter
<b>HC4049</b>	Hex inverting buffer/logic-level down converter
<b>HC4050</b>	Hex non-inverting buffer/logic-level down converter
<b>HC4051</b>	8-channel analog multiplexer/demultiplexer
<b>HC4052</b>	Dual 4-channel analog multiplexer/demultiplexer
<b>HC4053</b>	Triple 2-channel analog multiplexer/demultiplexer

<b>HC4066</b>	Quad analog switch/multiplexer/demultiplexer with enhanced on-resistance linearity
<b>HC4075</b>	Triple 3-input OR
<b>HC4078</b>	8-input NOR/OR
<b>HC4316</b>	Quad analog switch/multiplexer/demultiplexer with separate analog and digital power supplies
<b>HC4351</b>	8-channel analog multiplexer/demultiplexer with address latch
<b>HC4352</b>	Dual 4-channel analog multiplexer/demultiplexer with address latch
<b>HC4353</b>	Triple 2-channel analog multiplexer/demultiplexer with address latch
<b>HC4514</b>	4-to-16 line decoder/demultiplexer with address latch
<b>HC4538</b>	Dual monostable multivibrator
<b>HCT00</b>	Quad 2-input NAND gate
<b>HCT02</b>	Quad 2-input NOR gate
<b>HCT04</b>	Hex inverter
<b>HCT32</b>	Quad 2-input OR gate
<b>HCT138</b>	3-to-8 line decoder/demultiplexer
<b>HCT240</b>	Octal inverting 3-state bus transceiver
<b>HCT241</b>	Octal non-inverting 3-state bus transceiver
<b>HCT244</b>	Octal non-inverting 3-state bus transceiver
<b>HCT245</b>	Octal three state bus transceiver
<b>HCT280</b>	9-bit odd/even parity generators/checker
<b>HCT373</b>	Octal 3-state D-latch with common enable

<b>HCT374</b>	Octal 3-state positive-edge-triggered D register
<b>HCT640</b>	Octal 3-state inverting bus transceiver
<b>HCT643</b>	Octal 3-state inverting and non-inverting
<b>HCT688</b>	8-bit equality comparator
<b>HCT670</b>	4x4 register file/3-state output
<b>HCU04</b>	Hex inverter

## Application Notes

### Monostable Multivibrators

The 74HC123, 74HC423, 74HC221, and 74HC4538 models fully support the simulation and timing behavior of retrigerrable and non-retriggerable multivibrators which are resettable at any time.

To use the simulation model, logic initialization or initial depositing of the same value (either 0 or 1) to internal signals D0 and D1 must be performed.

To use the timing verification model, the following must be observed:

- The Timing Verifier's directives file (*verifier.cmd*) must include the directive:

```
LATCH_ERR_MODEL CLOSED;
```

- The first trigger edge must occur after 'PULSE\_WIDTH' ns.
- The maximum trigger frequency is

```
2 * RETRIG_DIV2 -1
```

edges per 'PULSE\_WIDTH' ns. Since RETRIG\_DIV2 is defined to be 6 in the model,  $2 \times 6 - 1 = 11$  clock edges are permitted in any 'PULSE\_WIDTH' ns interval. If an application requires a greater trigger frequency, RETRIG\_DIV2 must be redefined in the model.

## Capacitive Loading Effects

The delay calculations for the timing and simulation models are based on values from the *Motorola High-Speed CMOS Logic Data* book (1983). The delay times are calculated using the short circuit current method with a V<sub>CC</sub> of 4.5 volts and a temperature of 25°C (see page 4-12 of the data book). The typical drive is therefore:

$$0.5 * 4.5 / 17.3 \text{ (mA)} = 0.13$$

The typical and maximum delays for the individual components in the data book are given with a capacitive load of 50pF. Using these values, the typical no-load delay is calculated from the equation:

$$\text{typ\_delay (no load)} = \text{typ\_delay (50pF)} - 0.13 * 50$$

Assuming that the ratio of maximum no-load delay to maximum delay (50pF) is the same as typical no-load delay to typical delay (50pF), the maximum no-load delay is:

$$\text{typ\_delay (no load)} * \text{max\_delay (50pF)} / \text{typ\_delay (50pF)}$$

The minimum delay for timing and simulation models is one-half of typical or one-third of maximum; the minimum drive is calculated from:

$$\text{min\_delay (50pF)} = \text{min\_delay (no load)} / 50$$

The following examples show the delay and drive calculations for a HC00 and an HC74.

### HC00 Data Book:

$$\text{typical delay (50pF)} = 9$$

$$\text{maximum delay (50pF)} = 18$$

$$\text{typical drive} = 0.13$$

**HC00 Calculation:**

typical delay (no load) =  $9 - 0.13 * 50 = 2.5$   
maximum delay (no load) =  $2.5 * 18 / 9 = 5.0$   
minimum delay (50pF) =  $9 / 2 = 4.5$   
minimum delay (no load) =  $2.5 / 2 = 1.25$   
maximum drive =  $(18 - 5) / 50\text{pF} = 0.26$   
minimum drive =  $(4.5 - 1.25) / 50\text{pF} = 0.065$

From these calculations, the min/max delay for the HC00 timing model is 1.25/5.0, and the min/max drive for the timing model is 0.065/0.26. The min/typ/max delay for the HC00 simulation model is 1.25/2.5/5.0, and the min/typ/max drive for the simulation model is 0.065/0.13/0.26.

**HC74 Data Book (from CLK to Q or Q\*):**


typical delay (50pF) = 18  
maximum delay (50pF) = 35  
typical drive = 0.13


**HC74 Calculation:**


typical delay (no load) =  $18 - 0.13 * 50 = 11.5$   
maximum delay (no load) =  $11.5 * 35 / 18 = 22.36$   
minimum delay (50pF) =  $18 / 2 = 9.0$   
minimum delay (no load) =  $11.5 / 2 = 5.75$   
maximum drive =  $(35 - 22.36) / 50\text{pF} = 0.253$   
minimum drive =  $(9.0 - 5.75) / 50\text{pF} = 0.065$


From these calculations, the min/max delay for the HC74 timing model is 5.75/22.36, and the min/max drive for the timing model is 0.065/0.253. The min/typ/max delay for the HC74 simulation model is 5.75/11.5/22.36, and the min/typ/max drive for the simulation model is 0.065/0.13/0.253.
















































































































## *The FAST and ANSI FAST Libraries*

---

The FAST Library requires approximately 7778 Kbytes of disk storage, and the ANSI FAST Library requires approximately 7679 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*fast.lib* or *a74fast.lib*).

The specifications used to construct the models in these libraries were taken from either the Fairchild data books or the Signetics data books. Those marked with an asterisk (\*) are from the Signetics data books..

The release level of the FAST and ANSI FAST Libraries is 9.0.

Each library contains body drawings and physical, timing, and simulation models for the following 195 components:

<b>F00</b>	Quad 2-input NAND
<b>F02</b>	Quad 2-input NOR
<b>F04</b>	Hex inverter
<b>F08</b>	Quad 2-input AND
<b>F10</b>	Triple 3-input NAND
 <b>F11</b>	Triple 3-input AND
<b>* F13</b>	Dual 4-input NAND Schmitt trigger
<b>* F14</b>	Hex inverter Schmitt trigger
<b>F20</b>	Dual 4-input NAND
<b>* F30</b>	8-input NAND gate
 <b>F32</b>	Quad 2-input OR
<b>* F37</b>	Quad 2-input NAND buffer
<b>F38</b>	Quad 2-input NAND buffer (open-collector)
<b>* F40</b>	Dual 4-input NAND buffer
<b>* F51</b>	Dual 2-wide 3-input, 2-wide 2-input AND-OR-invert
 <b>F64</b>	4-2-3-2-input AND-OR-invert gate
<b>F74</b>	Dual positive-edge-triggered D flip-flop
<b>* F83</b>	4-bit binary adder with fast carry (center power pin version of F283)
<b>F85</b>	4-bit magnitude comparator
<b>F86</b>	Quad 2-input exclusive-OR

<b>F109</b>	Dual JKbar positive-edge-triggered flip-flop
<b>F112</b>	Dual JK negative-edge-triggered flip-flop
<b>F113</b>	Dual JK edge-triggered flip-flop
<b>F114</b>	Dual JK negative-edge-triggered flip-flop
* <b>F125</b>	Quad buffer (3-state)
* <b>F126</b>	Quad buffer (3-state)
* <b>F132</b>	Quad 2-input NAND Schmitt trigger
* <b>F133</b>	13-input NAND
<b>F138</b>	3-to-8-line decoders/multiplexers
<b>F139</b>	Dual 2-to-4-line decoders/multiplexers
<b>F148</b>	8-line to 3-line Octal priority encoder
<b>F151</b>	1-of-8 data selectors/multiplexers
* <b>F151A</b>	8-input multiplexers
<b>F153</b>	Dual 4-line to 1-line data multiplexer
* <b>F154</b>	1-of-16 decoder/demultiplexer
<b>F157</b>	Quad 2-to-1-line non-inverting multiplexer
* <b>F157A</b>	Quad 2-input data selector/multiplexer (non-inverted)
<b>F158</b>	Quad 2-to-1-line inverting data multiplexer
* <b>F158A</b>	Quad 2-input data selector/multiplexer (inverted)
<b>F160</b>	4-bit synchronous decade counters with direct clear
* <b>F160A</b>	BCD decade counter
<b>F161</b>	4-bit synchronous binary counters with direct clear
* <b>F161A</b>	4-bit binary counter
<b>F162</b>	4-bit synchronous decade counters with synch clear
* <b>F162A</b>	BCD decade counter

<b>F163</b>	4-bit synchronous binary counters with synch clear
* <b>F163A</b>	4-bit binary counter
<b>F164</b>	8-bit parallel output serial shift register
* <b>F166</b>	8-bit serial/parallel-in, serial out shift register
<b>F168</b>	4-bit synchronous decade up/down counters
<b>F169</b>	4-bit synchronous binary up/down counters
* <b>F173</b>	Quad D-type flip-flops with 3-state output
<b>F174</b>	Hex D-type flip-flops
<b>F175</b>	Quad D-type flip-flops
<b>F181</b>	Arithmetic logic units/function generators
<b>F182</b>	Look-ahead carry generators
<b>F189</b>	64-bit random access memory
* <b>F189A</b>	64-bit TTL bipolar RAM
<b>F190</b>	Synchronous BCD up/down counter
<b>F191</b>	Synchronous binary up/down counter
<b>F192</b>	Synchronous decade up/down counter
<b>F193</b>	Synchronous binary up/down dual clock counters
<b>F194</b>	4-bit bidirectional shift register
* <b>F195</b>	4-bit parallel access shift register
* <b>F198</b>	8-bit bidirectional universal shift register
* <b>F199</b>	8-bit parallel-access shift register
<b>F219</b>	64-bit random access memory
* <b>F219A</b>	64-bit random access memory
<b>F240</b>	Octal inverting 3-state bus transceiver
<b>F241</b>	Octal non-inverting 3-state bus transceiver

<b>F242</b>	Quad inverting 3-state bus transceiver
<b>F243</b>	Quad non-inverting 3-state bus transceiver
<b>F244</b>	Octal non-inverting 3-state bus transceiver
<b>F245</b>	Octal non-inverting 3-state bus transceiver
<b>F251</b>	3-state data multiplexer
* <b>F251A</b>	8-input multiplexer (3-state)
<b>F253</b>	Dual data selectors/multiplexers
* <b>F256</b>	Dual 4-bit addressable latch
<b>F257</b>	Quad 3-state non-inverting data multiplexer
* <b>F257A</b>	Quad 2-to-1 line data selector/multiplexer (3-state)
<b>F258</b>	Quad 3-state inverting data multiplexer
* <b>F258A</b>	Quad 2-to-1 line data selector/multiplexer (3-state)
* <b>F259</b>	8-bit addressable latch
<b>F269</b>	8-bit bidirectional binary counter
<b>F273</b>	Octal D flip-flop
<b>F280</b>	9-bit odd/even parity generators/checkers
<b>F283</b>	4-bit binary full adders
* <b>F298</b>	Quad 2-input multiplexer with storage
<b>F299</b>	8-bit bidirectional 3-state shift/storage register
<b>F322</b>	8-bit serial/parallel register with sign extend
<b>F323</b>	8-bit universal shift/storage register with synch reset and common I/O pins
* <b>F350</b>	4-bit shifter (3-state)
* <b>F352</b>	Dual 4-to-1 line multiplexer
<b>F353</b>	Dual 4-input multiplexer with 3-state output
* <b>F365</b>	Hex buffer with common enable (3-state)

* F366	Hex inverter with common enable (3-state)
F367	Hex buffer/driver with 3-state output
* F368	Hex inverter, 4-bit and 2-bit (3-state)
F373	Octal 3-state D-latch with common enable
F374	Octal 3-state positive-edge-triggered D register
F377	Octal D-type flip-flops with clock enable
F378	Hex parallel D register with enable
F379	Quad D-type flip-flops with enable
F381	Arithmetic logic unit/function generator
* F382	4-bit arithmetic logic unit
* F385	Quad serial adder/subtractor
* F393	Dual 4-bit binary ripple counter
* F395	4-bit cascadable shift register (3-state)
* F398	Quad 2-port register with true and complementary outputs
F399	Quad 2-port register
* F412	Multi-mode buffered latch (non-inverted 3-state)
* F432	Multi-mode buffered latch (inverted 3-state)
* F455	Octal buffer w/parity generator checker
* F456	Octal buffer w/parity generator checker
F521	8-bit identity comparator
F524	8-bit registered comparator
F533	Octal transparent latch
* F534	Octal D flip-flop (3-state)
* F537	1-of-10 decoder (3-state)
F538	1-of-8 decoder

---

* <b>F539</b>	Dual 1-of-4 decoder (3-state)
* <b>F540</b>	Octal inverting buffer (3-state) broadside pinout 'F240'
* <b>F541</b>	Octal inverting buffer (3-state) broadside pinout 'F244'
* <b>F544</b>	Octal transparent bidirectional latch
* <b>F545</b>	Octal bidirectional transceiver (3-state I/O)
 <b>F547</b>	Octal decoder/demultiplexer
* <b>F548</b>	Octal decoder/demultiplexer with acknowledge
* <b>F550</b>	Octal registered transceiver with status flags (non-inverted 3-state)
* <b>F551</b>	Octal registered transceiver with status flags (inverted 3-state)
<b>F552</b>	Octal registered transceiver with parity and flags
 * <b>F563</b>	Octal transparent latch (3-state)
* <b>F564</b>	Octal D flip-flop (3-state)
* <b>F573</b>	Octal transparent latch (3-state)
<b>F574</b>	Octal D-type flip-flop with 3-state output
<b>F579</b>	8-bit bidirectional binary counter with 3-state output
 * <b>F582</b>	4-bit BCD arithmetic logic unit
* <b>F583</b>	4-bit BCD adder
* <b>F588</b>	Octal bidirectional transceiver with IEEE-488 termination resistors (3-state I/O)
* <b>F595</b>	8-bit shift registers with output latches (3-state)
* <b>F597</b>	8-bit shift registers with input latches (3-state)

* <b>F598</b>	8-bit shift registers with input latches (3-state)
* <b>F604</b>	Dual 8-bit latch (3-state)
* <b>F605</b>	Dual 8-bit latch (O.C.)
* <b>F620</b>	Octal bus transceiver inverting (3-state)
* <b>F621</b>	Octal bus transceiver inverting (O.C.)
<b>F622</b>	Octal bus transceiver with open collector output
* <b>F623</b>	Octal bus transceiver non-inverting (3-state)
* <b>F640</b>	Octal bus transceiver inverting (3-state)
* <b>F641</b>	Octal bus transceiver (O.C.)
* <b>F642</b>	Octal bus transceiver, inverting (O.C.)
<b>F646</b>	Octal transceiver/register with 3-state output
* <b>F647</b>	Octal transceiver and register, NINV (O.C.)
<b>F648</b>	Octal transceiver/register with 3-state output
* <b>F651</b>	Octal bus transceiver and register, INV (3-state)
* <b>F652</b>	Octal bus transceiver and register, NINV (3-state)
* <b>F653</b>	Octal bus transceiver and register, INV (O.C.)
* <b>F654</b>	Octal bus transceiver and register, NINV (O.C.)
* <b>F655a</b>	Octal inverting buffer with parity generator-checker (3-state)
* <b>F656a</b>	Octal buffer with parity generator-checker (3-state)
<b>F657</b>	Octal bidirectional transceiver with 8-bit parity generator/checker and 3-state output
* <b>F670</b>	4 x 4 register file (3-state)
* <b>F674</b>	16-bit shift register parallel-in/serial-in/serial-out (3-state)
* <b>F676</b>	16-bit serial/parallel-in serial-out (3-state)
* <b>F732</b>	Quad data multiplexer (inverting, 3-state)
* <b>F733</b>	Quad data multiplexer (non-inverting, 3-state)

* F755	Octal mailbox register with ready flag (3-state)
* F779	8-bit up/down counter, common I/O (3-state)
* F786	4-input asynchronous bus arbitor
* F804	Hex 2-input NAND driver
* F805	Hex 2-input NOR driver
* F827	10-bit buffer, NINV (3-state)
* F828	10-bit buffer, INV (3-state)
* F841	10-bit latch, NINV (3-state)
* F842	10-bit latch, INV (3-state)
* F844	9-bit latch, INV (3-state)
* F846	8-bit latch, INV (3-state)
* F861	10-bit transceiver, NINV (3-state)
* F862	10-bit transceiver, INV (3-state)
* F863	9-bit transceiver, NINV (3-state)
* F864	9-bit transceiver, INV (3-state)
* F881	Arithmetic logic UNIX/function generator
* F882	32-bit look-ahead carry generator
* F1240	Octal buffer (3-state) light load 'F240'
* F1241	Octal buffer (3-state) light load 'F241'
* F1242	Quad transceiver, INV (3-state) light load 'F242'
* F1243	Quad transceiver, INV (3-state) light load 'F243'
* F1244	Octal buffer (3-state) light load 'F244'
* F1245	Octal bus transceiver (3-state) light load 'F245'
* F3037	Quad 2-input 30 ohm Xmission line driver, NINV
* F3038	Quad 2-input 30 ohm Xmission line driver, NINV (O.C.)

* F3040	Dual 4-input 30 ohm transmission line driver
* F30240	Octal 30 ohm transmission line/backplane driver INV (O.C.)
* F30244	Octal 30 ohm transmission line/backplane driver NINV (O.C.)
* F30245	Octal 30 ohm transmission line/backplane transceiver NINV
* F30640	Octal 30 ohm transmission line/backplane transceiver INV

## Application Notes

### **DELAY\_EQ Property**

The FAST library supports specification of a **DELAY\_EQ** property on the simulation model primitives.


Use the **DELAY\_EQ** property on the model along with the **USER\_EXPRESSION** directive in the *simulate.cmd* file to adjust primitive delay times for various test conditions. By combining the property and the directive, you avoid changing the delay values directly on the sim models in the library and eliminate the need to recompile the design each time the delay is changed.


For example, to increase the delay on the simulation models for the library by a factor of two, include the following **USER\_EXPRESSION** in the *simulator.cmd* file:


```
user_expression fast, rep='delay*2.0';
```


Additional information on the **USER\_EXPRESSION** directive can be found in the “Expression Evaluator” section of the *ValidSIM Reference Manual*.



































F257  
(SIZE)F257A  
(SIZE)F258  
(SIZE)F258A  
(SIZE)



F259





F269


F273  
(SIZE)


F280




































F674




F657














F670





F676




**F779****F786****F804 (SIZE)****F805 (SIZE)****F827 (SIZE)**


























































F521





F524





F533 (SIZE)















































## *The TTL and ANSI TTL Libraries*

---

The TTL Library requires approximately 2735 Kbytes of disk storage, and the ANSI TTL Library requires approximately 2845 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*ttl.lib* or *a74ttl.lib*).

The specifications used to construct the models in these libraries were taken from the Texas Instruments data books.

The release level of the TTL and ANSI TTL Libraries is 9.0.

Each library contains body drawings and physical, timing, and simulation models for the following 85 components:

- |    |   |
|----|---|
| 00 | Quad 2-input positive NAND gate                                     |
| 01 | Quad 2-input positive NAND gate with open collector output          |
| 02 | Quad 2-input positive NOR gate                                      |
| 03 | Quad 2-input positive NAND gate with open collector output          |
| 04 | Hex inverter  |
| 05 | Hex inverter with open collector output                             |
| 06 | Hex inverter buffer/driver with open collector output               |
| 07 | Hex buffer/driver with open collector output                        |
| 08 | Quad 2-input positive AND gate                                      |
| 09 | Quad 2-input positive AND gate with open collector output           |
| 10 | Triple 3-input positive NAND gate                                   |
| 12 | Triple 3-input positive NAND gate with open collector output        |
| 13 | Dual 4-input positive NAND Schmitt trigger                          |
| 14 | Hex Schmitt-trigger inverter  |
| 16 | Hex inverter buffer/driver with open collector high-voltage outputs |

17	Hex buffer/driver with open collector output
20	Dual 4-input positive NAND gate
22	Dual 4-input positive NAND gate with open collector output
23	Expandable dual 4-input positive NOR gate with strobe
25	Dual 4-input positive NOR gate with strobe
26	Quad 2-input high voltage interface positive NAND gate
27	Triple 3-input positive NOR gate
28	Quad 2-input positive NOR gate
30	8-input positive NAND gate
32	Quad 2-input positive OR gate
33	Quad 2-input positive OR buffer with open collector outputs
37	Quad 2-input positive NAND buffer
38	Quad 2-input positive NAND buffer with open collector outputs
40	Dual 4-input positive NAND buffer
45	BCD to decimal decoder
47	BCD to 7-segment decoder
48	BCD to 7-segment decoder/driver
50	Dual 2-wide 2-input AND-OR-invert gates
51	AND-OR-invert gate
53	Expandable 4-wide AND-OR-invert gates

54	4-wide AND-OR-invert gates
60	Dual 4-input expanders
70	AND-gated JK positive edge triggered flip-flop with preset and clear
72	AND-gated JK master-slave flip-flop with preset and clear
73	Dual JK flip-flop with clear
74	Dual D-type positive edge-triggered flip-flop with preset and clear
75	4-bit bistable latches
76	Dual JK flip-flop with preset and clear
80	Gated full adders
81	Gated full adders
82	2-bit binary full adders
85	4-bit magnitude comparator
86	Quad 2-input exclusive-OR gates
94	4-bit shift registers
96	5-bit shift registers
97	Synchronous 6-bit binary rate multipliers
107	Dual JK flip-flop with clear
109	Dual JK positive edge-triggered flip-flop with preset and clear
110	AND-gated JK master-slave flip-flop with data lockout
111	Dual JK master-slave flip-flop with data lockout

116	Dual 4-bit latches
120	Dual pulse synchronizers/drivers
121	Monostable multivibrators
122	Retriggerable monostable multivibrators with clear
123	Dual retriggerable monostable multivibrators with clear
125	Quad bus buffer gates with three-state outputs
126	Quad bus buffer gates with three-state outputs
128	50-ohm line driver
132	Quad 2-input positive NAND Schmitt triggers
142	Counter/latch/decoder/driver
143	Counter/latch/decoder/driver
144	Counter/latch/decoder/driver
145	BCD-to-decimal decoder/driver for lamps, delays, MOS
147	10-line decimal to 4-line BCD priority encoder
148	8-line to 3-line octal priority encoder
150	1-of-16 data selector/multiplexer
153	Dual 4-line to 1-line data selector/multiplexer
154	4-to-16 line decoder/demultiplexer
155	Decoder/demultiplexer
156	Decoder/demultiplexer with open collector outputs
157	Quad 2-line to 1-line data selector/multiplexer
159	4-to-16 line decoder/demultiplexer
176	35-MHz presettable decade counters/latches
177	35-MHz presettable binary counters/latches
179	4-bit universal shift registers

<b>185</b>	Binary-to-BCD converter
<b>198</b>	8-bit bidirectional universal shift registers
<b>265</b>	Quad complementary output elements
<b>273</b>	Octal D-type flip-flop
<b>376</b>	Quad JK flip-flops

## Application Notes

### Monostable Multivibrators

The 74121, 74122, and 74123 models fully support the simulation and timing behavior of a retrigerrable multivibrator – infinite retriggering edges and external resetability at any time.

To use the simulation model, logic initialization or initial depositing of the same value (either 0 or 1) to internal signals D0 and D1 must be performed.

To use the timing verification model, the following must be observed:

- The Timing Verifier's directives file (*verifier.cmd*) must include the directive:


```
LATCH_ERR_MODEL CLOSED;
```


- The first trigger edge must occur after 'PULSE\_WIDTH' ns.
- The maximum trigger frequency is


```
2 * RETRIG_DIV2 -1
```


edges per 'PULSE\_WIDTH' ns. Since RETRIG\_DIV2 is defined to be 6 in the model,  $2 \times 6 - 1 = 11$  clock edges are permitted in any 'PULSE\_WIDTH' ns interval. If an application requires a greater trigger frequency, RETRIG\_DIV2 must be redefined in the model.






























































## *The FACT Library*

---

---

The CMOS FACT Library requires approximately 2570 Kbytes of disk storage.

The specifications used to construct the models in this library were taken from the Fairchild data books.

The release level of the FACT Library is 9.0.

Each library contains body drawings and physical, timing, and simulation models for the following 83 components:

AC00	Quad 2-input NAND
AC02	Quad 2-input NOR
AC04	Hex inverter
AC08	Quad 2-input AND
AC10	Triple 3-input NAND
AC11	Triple 3-input AND
AC14	Hex inverter Schmitt-trigger
AC20	Dual 4-input NAND
AC32	Quad 2-input OR
AC74	Dual positive-edge-triggered D flip-flop
AC109	Dual JKbar positive-edge-triggered flip-flop
AC138	3-to-8 line decoders/multiplexers
AC139	Dual 2-to-4 line decoders/multiplexers
AC151	1-of-8 data selectors/multiplexers
AC153	Dual 4-line to 1-line data multiplexer
AC157	Quad 2-to-1-line non-inverting multiplexer
AC158	Quad 2-to-1-line inverting data multiplexer
AC160	4-bit synchronous decade counters with direct clear
AC161	4-bit synchronous binary counters with direct clear
AC163	4-bit synchronous binary counters with synch clear

AC168	4-bit synchronous decade up/down counters
AC169	4-bit synchronous binary up/down counters
AC174	Hex D-type flip-flops
AC175	Quad D-type flip-flops
AC240	Octal inverting 3-state bus transceiver
AC241	Octal non-inverting 3-state bus transceiver
AC244	Octal non-inverting 3-state bus transceiver
AC245	Octal non-inverting 3-state bus transceiver
AC251	3-state data multiplexer
AC253	Dual data selectors/multiplexers
AC257	Quad 3-state non-inverting data multiplexer
AC258	Quad 3-state inverting data multiplexer
AC273	Octal D flip-flop
AC352	Dual 4-input multiplexer
AC353	Dual 4-input multiplexer with 3-state output
AC373	Octal 3-state D-latch with common enable
AC374	Octal 3-state positive-edge-triggered D register
AC377	Octal D-type flip-flops with clock enable
AC378	Hex parallel D register with enable
AC379	Quad D-type flip-flops with enable
AC540	Octal inverting buffer (3-state) broadside pinout ‘AC240’
AC541	Octal buffer (3-state) broadside pinout ‘AC244’
AC573	Octal D-type latch with 3-state output
AC574	Octal D-type flip-flop with 3-state output
AC646	Octal transceiver/register with 3-state output

ACT00	Quad 2-input NAND
ACT04	Hex inverter
ACT08	Quad 2-input AND
ACT14	Hex inverter Schmitt trigger
ACT32	Quad 2-input OR
ACT74	Dual positive-edge-triggered D flip-flop
ACT109	Dual JKbar positive-edge-triggered flip-flop
ACT138	3-to-8 line decoders/multiplexers
ACT139	Dual 2-to-4 line decoders/multiplexers
ACT151	1-of-8 data selectors/multiplexers
ACT153	Dual 4-line to 1-line data multiplexer
ACT157	Quad 2-to-1-line non-inverting multiplexer
ACT158	Quad 2-to-1-line inverting data multiplexer
ACT160	4-bit synchronous decade counters with direct clear
ACT161	4-bit synchronous binary counters with direct clear
ACT163	4-bit synchronous binary counters with synch clear
ACT174	Hex D-type flip-flops
ACT175	Quad D-type flip-flops
ACT240	Octal inverting 3-state bus transceiver
ACT241	Octal non-inverting 3-state bus transceiver
ACT244	Octal non-inverting 3-state bus transceiver
ACT245	Octal non-inverting 3-state bus transceiver
ACT251	3-state data multiplexer
ACT253	Dual data selectors/multiplexers
ACT257	Quad 3-state non-inverting data multiplexer


ACT258	Quad 3-state inverting data multiplexer
ACT273	Octal D flip-flop
ACT352	Dual 4-input multiplexer
ACT353	Dual 4-input multiplexer with 3-state output
ACT373	Octal 3-state D-latch with common enable
ACT374	Octal 3-state positive-edge-triggered D register
ACT377	Octal D-type flip-flops with clock enable
ACT378	Hex parallel D register with enable
ACT379	Quad D-type flip-flops with enable
ACT540	Octal inverting buffer (3-state) broadside pinout ‘ACT240’
ACT541	Octal buffer (3-state) broadside pinout ‘ACT244’
ACT573	Octal D-type latch with 3-state output
ACT574	Octal D-type flip-flop with 3-state output

## Application Notes



### AC168 and AC169

The simulator models of AC168 and AC169 use the pin-to-pin delay property. To get accurate results, be sure to include the PIN\_DELAY property in the *simulate.cmd* file.









AC158  
(SIZE)





AC168





AC160





AC169





AC161





AC174  
(SIZE)





AC163

























AC175  
(SIZE)











AC540  
(SIZE)AC541  
(SIZE)AC573  
(SIZE)AC574  
(SIZE)AC646  
(SIZE)ACT00  
(SIZE)ACT04  
(SIZE)ACT08  
(SIZE)ACT14  
(SIZE)ACT32  
(SIZE)ACT74  
(SIZE)














## *The RCACMOS Library*

---

---

The RCACMOS Library requires approximately 2855 Kbytes of disk storage.

The specifications used to construct the models in this library were taken from the *GE Solid State: RCA Advanced CMOS Logic ICs* data books.

The release level of the RCACMOS Library is 9.0.

	Each library contains body drawings and physical, timing, and simulation models for the following 98 components:
AC00	Quad 2-input NAND
AC02	Quad 2-input NOR
AC04	Hex inverter
AC08	Quad 2-input AND
AC10	Triple 3-input NAND
AC20	Dual 4-input NAND
AC32	Quad 2-input OR
AC74	Dual positive-edge-triggered D flip-flop
AC86	Quad 2-input exclusive-OR
AC109	Dual JKbar positive-edge-triggered flip-flop
AC112	Dual JK negative-edge-triggered flip-flop
AC138	3-to-8 line decoders/multiplexers
AC139	Dual 2-to-4 line decoders/multiplexers
AC151	1-of-8 data selectors/multiplexers
AC153	Dual 4-line to 1-line data multiplexer
AC157	Quad 2-to-1-line non-inverting multiplexer
AC158	Quad 2-to-1-line inverting data multiplexer
AC161	4-bit synchronous binary counters with direct clear
AC163	4-bit synchronous binary counters with synch clear
AC174	Hex D-type flip-flops
AC175	Quad D-type flip-flops
AC238	3-to-8-line decoder/demultiplexer
AC240	Octal inverting 3-state bus transceiver
AC241	Octal non-inverting 3-state bus transceiver
AC244	Octal non-inverting 3-state bus transceiver

AC245	Octal non-inverting 3-state bus transceiver
AC251	3-state data multiplexer
AC253	Dual data selectors/multiplexers
AC257	Quad 3-state non-inverting data multiplexer
AC258	Quad 3-state inverting data multiplexer
AC273	Octal D flip-flop
AC283	4-bit full-adder with fast carry
AC352	Dual 4-input multiplexer
AC353	Dual 4-input multiplexer with 3-state output
AC373	Octal 3-state D-latch with common enable
AC374	Octal 3-state positive-edge-triggered D register
AC377	Octal D-type flip-flops with clock enable
AC378	Hex parallel D register with enable
AC379	Quad D-type flip-flops with enable
AC533	Octal transparent latch (3-state inverting)
AC534	Octal D-type flip-flops, positive-edge trigger (3-state inverting)
AC540	Octal inverting buffer (3-state) broadside pinout 'AC240'
AC541	Octal buffer (3-state) broadside pinout 'AC244'
AC563	Octal transparent latch (3-state inverting)
AC564	Octal D-type flip-flops, positive-edge trigger (3-state inverting)
AC573	Octal D-type latch with 3-state output
AC574	Octal D-type flip-flop with 3-state output
AC623	Octal bus transceiver (3-state)
AC646	Octal transceiver/register with 3-state output
ACT00	Quad 2-input NAND




ACT02	Quad 2-input NOR
ACT04	Hex inverter
ACT08	Quad 2-input AND
ACT10	Triple 3-input NAND
ACT20	Dual 4-input NAND
ACT32	Quad 2-input OR
ACT74	Dual positive-edge-triggered D flip-flop
ACT86	Quad 2-input exclusive-OR
ACT109	Dual JKbar positive-edge-triggered flip-flop
ACT112	Dual JK negative-edge-triggered flip-flop
ACT138	3-to-8 line decoders/multiplexers
ACT139	Dual 2-to-4 line decoders/multiplexers
ACT151	1-of-8 data selectors/multiplexers
ACT153	Dual 4-line to 1-line data multiplexer
ACT157	Quad 2-to-1-line non-inverting multiplexer
ACT158	Quad 2-to-1-line inverting data multiplexer
ACT161	4-bit synchronous binary counters with direct clear
ACT163	4-bit synchronous binary counters with synch clear
ACT174	Hex D-type flip-flops
ACT175	Quad D-type flip-flops
ACT238	3-to-8-line decoder/demultiplexer
ACT240	Octal inverting 3-state bus transceiver
ACT241	Octal non-inverting 3-state bus transceiver
ACT244	Octal non-inverting 3-state bus transceiver
ACT245	Octal non-inverting 3-state bus transceiver

ACT251	3-state data multiplexer
ACT253	Dual data selectors/multiplexers
ACT257	Quad 3-state non-inverting data multiplexer
ACT258	Quad 3-state inverting data multiplexer
ACT273	Octal D flip-flop
ACT283	4-bit full-adder with fast carry
ACT352	Dual 4-input multiplexer
ACT353	Dual 4-input multiplexer with 3-state output
ACT373	Octal 3-state D-latch with common enable
ACT374	Octal 3-state positive-edge-triggered D register
ACT377	Octal D-type flip-flops with clock enable
ACT378	Hex parallel D register with enable
ACT379	Quad D-type flip-flops with enable
ACT533	Octal transparent latch (3-state inverting)
ACT534	Octal D-type flip-flops, positive-edge trigger (3-state inverting)
ACT540	Octal inverting buffer (3-state) broadside pinout 'ACT240'
ACT541	Octal buffer (3-state) broadside pinout 'ACT244'
ACT563	Octal transparent latch (3-state inverting)
ACT564	Octal D-type flip-flops, positive-edge trigger (3-state inverting)
ACT573	Octal D-type latch with 3-state output
ACT574	Octal D-type flip-flop with 3-state output
ACT623	Octal bus transceiver (3-state)
ACT646	Octal transceiver/register with 3-state output


## Application Notes

### AC168 and AC169



The simulator models of AC168 and AC169 use the pin-to-pin delay property. To get accurate results, be sure to include the `PIN_DELAY` property in the *simulate.cmd* file.





AC112  
(SIZE)





AC138





AC139





AC151  
(SIZE)





AC153  
(SIZE)


























# Index

## Numbers

- 100K library, *Vol II*: 5-23  
application notes, *Vol II*: 5-26
- 10K library, *Vol II*: 5-3  
application notes, *Vol II*: 5-8
- 10KH library, *Vol II*: 5-15  
application notes, *Vol II*: 5-16
- 54 series libraries, *Vol II*: 3-1
- 54ALSTTL library, *Vol II*: 3-89
- 54ASTTL library, *Vol II*: 3-71
- 54FAST library, *Vol II*: 3-171
- 54HCMOS library, *Vol II*: 3-125  
application notes, *Vol II*: 3-133
- 54LSTTL library, *Vol II*: 3-3  
application notes, *Vol II*: 3-11
- 54STTL library, *Vol II*: 3-53
- 54TTL library, *Vol II*: 3-193  
application notes, *Vol II*: 3-196
- 74 series libraries, *Vol I*: 2-1

## A

- A SIZE PAGE border, *Vol I*: 1-4
- ADVPAL library, *Vol II*: 6-33  
application notes, *Vol II*: 6-34
- ALSTTL library, *Vol I*: 2-119

- ANSI libraries
- 10KH, *Vol II*: 5-15
- 54ALSTTL, *Vol II*: 3-89
- 54ASTTL, *Vol II*: 3-71
- 54FAST, *Vol II*: 3-171
- 54HCMOS, *Vol II*: 3-125
- 54LSTTL, *Vol II*: 3-3
- 54STTL, *Vol II*: 3-53
- 54TTL, *Vol II*: 3-193
- ALSTTL, *Vol I*: 2-119
- ASTTL, *Vol I*: 2-91
- FAST, *Vol I*: 2-201
- HCMOS, *Vol I*: 2-153
- LSTTL, *Vol I*: 2-3
- MEMORY, *Vol II*: 4-29
- STTL, *Vol I*: 2-69
- TTL, *Vol I*: 2-267
- application notes
- 100K library, *Vol II*: 5-26
- 10K library, *Vol II*: 5-8
- 10KH and ANSI 10KH libraries,  
*Vol II*: 5-16
- 54HCMOS and ANSI 54HCMOS  
libraries, *Vol II*: 3-133
- 54LSTTL and ANSI 54LSTTL libraries,  
*Vol II*: 3-11
- 54TTL and ANSI 54TTL libraries,  
*Vol II*: 3-196
- ADVPAL library, *Vol II*: 6-34
- CMOS library, *Vol II*: 4-9
- DISCRETE library, *Vol II*: 4-25
- FACT library, *Vol I*: 2-297
- FAST and ANSI FAST libraries, *Vol I*:  
2-211

application notes (*continued*)

HCMOS and ANSI HCMOS libraries,  
*Vol I:* 2-161  
IFL library, *Vol II:* 6-40  
LSTTL and ANSI LSTTL libraries,  
*Vol I:* 2-14  
MEMORY and ANSI MEMORY  
libraries, *Vol II:* 4-34  
NEWPAL20 library, *Vol II:* 6-18  
NEWPAL24 library, *Vol II:* 6-24  
RCACMOS library, *Vol I:* 2-314  
TTL and ANSI TTL libraries, *Vol I:*  
2-273

approximation registers, successive,  
*Vol II:* 4-10

ASTTL library, *Vol I:* 2-91

## B

B SIZE PAGE border, *Vol I:* 1-4  
blown fuses, *see* fusemap file  
bodies  
  DEFINE, *Vol I:* 1-4  
  DRAWING, *Vol I:* 1-4, 1-8  
  FLAG, *Vol I:* 1-4  
  MERGE/DEMERGE, *Vol I:* 1-4 to 1-5  
  NOT, *Vol I:* 1-6  
  ORIGIN, *Vol I:* 1-7  
  PIN NAME, *Vol I:* 1-7  
  REPLICATE, *Vol I:* 1-7  
  SIGN EXTEND, *Vol I:* 1-7  
  SIM\_DIRECTIVES, *Vol I:* 1-9  
  SLASH, *Vol I:* 1-7

bodies (*continued*)

SYNONYM, *Vol I:* 1-8  
  and MERGE bodies, *Vol I:* 1-5  
  and NOT bodies, *Vol I:* 1-6  
TAP, *Vol I:* 1-6  
TIME\_DIRECTIVES, *Vol I:* 1-9  
VALID A SIZE PAGE, *Vol I:* 1-9  
VALID B SIZE PAGE, *Vol I:* 1-9  
borders, page, *Vol I:* 1-4, 1-9  
bubble checker, *Vol I:* 1-6  
buses, *Vol I:* 1-4

## C

capacitive loading effects, *Vol I:*  
2-162; *Vol II:* 3-134

CMOS library, *Vol II:* 4-3  
  application notes, *Vol II:* 4-9

commands, system  
  expand, *Vol II:* 6-10  
  genpld, *Vol II:* 6-5 to 6-6, 6-9 to  
    6-10, 6-12  
  makepld, *Vol II:* 6-7  
  rempld, *Vol II:* 6-10

Compiler and programmable logic  
devices, *Vol II:* 6-12

config.dat file, *Vol II:* 6-6

connectivity file, *Vol II:* 6-4  
  creating, *Vol II:* 6-9

creating  
  connectivity files, *Vol II:* 6-9  
  JEDEC files, *Vol II:* 6-9  
  programmable parts, *Vol II:* 6-7

**D**

DEFINE body, *Vol I*: 1-4  
 DELAY\_EQ property, *Vol I*: 2-211; *Vol II*: 5-18  
 description file, programmable logic devices, *Vol II*: 6-5 to 6-6  
 format, *Vol II*: 6-14  
 design flow, programmable logic devices, *Vol II*: 6-16  
 directives  
   LIBRARY, *Vol II*: 6-12, 6-13  
   USER\_EXPRESSION, *Vol II*: 5-18  
 directories  
   pld.sdir, *Vol II*: 6-12  
   /tmp, *Vol II*: 6-10  
 DISCRETE library, *Vol II*: 4-23  
 application notes, *Vol II*: 4-25  
 DRAWING body, *Vol I*: 1-4, 1-8

**E**

ECL libraries, *Vol II*: 5-1  
 100K, *Vol II*: 5-23  
 10K, *Vol II*: 5-3  
 10KH and ANSI 10KH, *Vol II*: 5-15  
 equations file tabs, *Vol II*: 6-10  
 expand command, *Vol II*: 6-10

**F**

FACT library, *Vol I*: 2-293  
 application notes, *Vol II*: 2-297  
 FAST library, *Vol I*: 2-201  
 application notes, *Vol II*: 2-211  
 files  
   config.dat, *Vol II*: 6-6  
   connectivity, *Vol II*: 6-4  
     creating, *Vol II*: 6-9  
   equation, *Vol II*: 6-10  
   fusemap, *Vol II*: 6-5  
     reading, *Vol II*: 6-9  
   JEDEC format, *Vol II*: 6-4  
   parts (programmable logic devices), *Vol II*: 6-8  
   plds.prt, *Vol II*: 6-8, 6-13  
     removing programmable logic devices, *Vol II*: 6-10  
   programmable logic device  
     description, *Vol II*: 6-5 to 6-6, 6-14  
   simulate.cmd  
     DELAY\_EQ property, *Vol I*: 2-211, 5-18  
     PIN\_DELAY property, *Vol I*: 2-297, 2-314  
     verifier.cmd, *Vol II*: 4-10  
   FLAG body, *Vol I*: 1-4  
   format file, JEDEC, *Vol II*: 6-3, 6-4  
   FPGA, FPLA, FPLS, *see* programmable logic device  
   fusemap file, *Vol II*: 6-5  
     reading, *Vol II*: 6-9

## G

gate-level model, *see* programmable logic device

GED

and programmable logic devices,  
*Vol II:* 6-11

commands

**ignore**, *Vol II:* 6-11

**library**, *Vol I:* 2-1; *Vol II:* 3-1,  
4-1

**use**, *Vol II:* 6-11

generating programmable logic, *Vol II:*  
6-5 to 6-6

**genpld** command, *Vol II:* 6-5 to 6-6,  
6-9 to 6-10, 6-12

and /tmp directory, *Vol II:* 6-10

## H

HCMOS library, *Vol I:* 2-153

application notes, *Vol I:* 2-161

capacitive loading effects, *Vol I:*  
2-162

## I

**IFL** library, *Vol II:* 6-45

**ignore** command, *Vol II:* 6-11

implementing programmable logic  
devices, *Vol II:* 6-5 to 6-6

intact fuses, *see* fusemap file

interface signals, *Vol I:* 1-7

I/O pins, *Vol II:* 6-12

## J

JEDEC files

creating, *Vol II:* 6-9

formatting, *Vol II:* 6-3, 6-4

## L

libraries

100K, *Vol II:* 5-23

10K, *Vol II:* 5-3

10KH, *Vol II:* 5-15

54 series, *Vol II:* 3-1

54ALSTTL, *Vol II:* 3-89

54ASTTL, *Vol II:* 3-71

54FAST, *Vol II:* 3-171

54HCMOS, *Vol II:* 3-125

**libraries (*continued*)**

54LSTTL, *Vol II*: 3-3  
 54STTL, *Vol II*: 3-53  
 54TTL, *Vol II*: 3-193  
 74 series, *Vol I*: 2-1  
 ADVPAL, *Vol II*: 6-33  
 ALSTTL, *Vol I*: 2-119  
 ANSI  
   10KH, *Vol II*: 5-15  
   54ALSTTL, *Vol II*: 3-89  
   54ASTTL, *Vol II*: 3-71  
   54FAST, *Vol II*: 3-171  
   54HCMOS, *Vol II*: 3-125  
   54LSTTL, *Vol II*: 3-3  
   54STTL, *Vol II*: 3-53  
   54TTL, *Vol II*: 3-193  
   ALSTTL, *Vol I*: 2-119  
   ASTTL, *Vol I*: 2-91  
   FAST, *Vol I*: 2-201  
   HCMOS, *Vol I*: 2-153  
   LSTTL, *Vol I*: 2-3  
   MEMORY, *Vol II*: 4-29  
   STTL, *Vol I*: 2-69  
   TTL, *Vol I*: 2-267  
   ASTTL, *Vol I*: 2-91  
   CMOS, *Vol II*: 4-3  
   DISCRETE, *Vol II*: 4-23  
   ECL, *Vol II*: 5-1  
     100K, *Vol II*: 5-23  
     10K, *Vol II*: 5-3  
     10KH and ANSI 10KH, *Vol II*: 5-15  
   FACT, *Vol I*: 2-293

**libraries (*continued*)**

FAST, *Vol I*: 2-201  
 HCMOS, *Vol I*: 2-153  
 IFL, *Vol II*: 6-45  
 LSTTL, *Vol I*: 2-3  
 manufacturer-supported, *Vol II*: A-1  
 MEMORY, *Vol II*: 4-29  
 MM74C, *Vol II*: 4-71  
 NEWPAL20, *Vol II*: 6-19  
 NEWPAL24, *Vol II*: 6-27  
 PHANTOM, *Vol I*: 1-13  
 RCACMOS, *Vol I*: 2-309  
 SIM, *Vol I*: 1-25  
 STANDARD, *Vol I*: 1-3  
 STTL, *Vol I*: 2-69  
 TIME, *Vol I*: 1-17  
 TTL, *Vol I*: 2-267  
 TUTORIAL, *Vol I*: 1-35  
**library command, *Vol I*:** 2-1; *Vol II*:  
   3-1, 4-1  
**LIBRARY directive, *Vol II***: 6-12, 6-13  
**libutil software support package**  
   ADVPAL library, *Vol II*: 6-34  
   NEWPAL20 library, *Vol II*: 6-21  
   NEWPAL24 library, *Vol II*: 6-28  
**loading effects, capacitive, *Vol I***:  
   2-162; *Vol II*: 3-134  
**logic devices, programmable, *Vol II***:  
   6-3 to 6-18  
**LSB, *see* least significant bit**  
**LSTTL library, *Vol I***: 2-3  
   application notes, *Vol I*: 2-14

## M

*makepld* command, *Vol II*: 6-7, 6-13  
manufacturer-supported libraries,  
*Vol II*: A-1  
MEMORY library, *Vol II*: 4-29  
application notes, *Vol II*: 4-34  
MERGE/DEMERGE bodies, *Vol I*: 1-4 to  
1-5  
MM74C library, *Vol II*: 4-71  
modeling programmable logic devices,  
*Vol II*: 6-3 to 6-18  
modifying programmable logic devices,  
*Vol II*: 6-8  
monostable multivibrators  
  54HCMOS and ANSI 54HCMOS  
    libraries, *Vol II*: 3-133  
  54LSTTL and ANSI 54LSTTL libraries,  
    *Vol II*: 3-11  
  54TTL and ANSI 54TTL libraries,  
    *Vol II*: 3-196  
CMOS library, *Vol I*: 4-9  
HCMOS and ANSI HCMOS libraries,  
  *Vol I*: 2-161  
LSTTL and ANSI LSTTL libraries,  
  *Vol I*: 2-14  
TTL and ANSI TTL libraries, *Vol I*:  
  2-273  
most significant bit, *Vol I*: 1-6  
MSB, *see* most significant bit  
multi-bit signals, *see* buses  
multivibrators, *see* monostable  
  multivibrators

## N

NEWPAL20 library, *Vol II*: 6-19  
application notes, *Vol II*: 6-18  
NEWPAL24 library, *Vol II*: 6-27  
application notes, *Vol II*: 6-24  
NOT bodies, *Vol I*: 1-6

## O

open collector and emitter technology,  
*Vol I*: 1-14  
ORIGIN body, *Vol I*: 1-7  
overwriting programmable logic device  
descriptions, *Vol II*: 6-9

## P

Packager and programmable logic  
devices, *Vol II*: 6-13  
PAL, *see* programmable logic device  
PALASM program, *Vol II*: 6-10  
parts file, programmable logic devices,  
*Vol II*: 6-8  
PHANTOM library, *Vol I*: 1-13  
PIN\_DELAY property, *Vol I*: 2-297,  
  2-314  
PIN NAMES body, *Vol I*: 1-7  
pins, I/O, *Vol II*: 6-12  
pld.sdir directory, *Vol II*: 6-12  
PLDs, *see* programmable logic devices  
plds.prt file, *Vol II*: 6-8, 6-13  
removing programmable logic  
devices, *Vol II*: 6-10

programmable logic devices, *Vol II*:  
   6-3 to 6-18  
   and SCALD software, *Vol II*: 6-11 to  
     6-13  
   chips information, *Vol II*: 6-8  
   creating  
     connectivity files, *Vol II*: 6-9  
     new parts, *Vol II*: 6-7  
   description file format, *Vol II*: 6-14  
   design flow, *Vol II*: 6-16  
   implementing, *Vol II*: 6-5 to 6-6  
   modeling scheme, *Vol II*: 6-4  
   modifying, *Vol II*: 6-8  
   overwriting previous descriptions,  
     *Vol II*: 6-9  
   PLD description file, *Vol II*: 6-5 to  
     6-6  
   removing, *Vol II*: 6-10  
   tabs in PALASM equation file, *Vol II*:  
     6-10  
 programs  
   PALASM, *Vol II*: 6-10  
   user interface, *Vol II*: 6-7 to 6-10  
 PROMS, *see* programmable logic  
   devices  
 properties  
   DELAY\_EQ, *Vol I*: 2-211; *Vol II*:  
     5-18  
   PIN\_DELAY, *Vol I*: 2-297, 2-314  
   SIZE, *Vol I*: 1-7  
     and programmable logic devices,  
       *Vol II*: 6-4  
     and TAP bodies, *Vol I*: 1-6  
   WIRE-GATE, *Vol I*: 1-15

**R**

RCACMOS library, *Vol I*: 2-309  
   application notes, *Vol I*: 2-314  
   reading fusemap files, *Vol II*: 6-9  
   registers, successive approximation,  
     *Vol II*: 4-10  
   removing programmable logic devices,  
     *Vol II*: 6-10  
   rempld command, *Vol II*: 6-10  
   REPLICATE body, *Vol I*: 1-7

**S**

SCALD software and programmable  
   logic devices, *Vol II*: 6-11  
   SIGN EXTEND body, *Vol I*: 1-7  
   signals  
     interface, *Vol I*: 1-7  
     vectored, *Vol I*: 1-4  
   SIM library, *Vol I*: 1-25  
   SIM\_DIRECTIVES body, *Vol I*: 1-9  
   simulate.cmd file  
     DELAY\_EQ property, *Vol I*: 2-211;  
       *Vol II*: 5-18  
     PIN\_DELAY property, *Vol I*: 2-297,  
       2-314  
   Simulator  
   and programmable logic devices,  
     *Vol II*: 6-12  
   directives, USER\_EXPRESSION, *Vol II*:  
     5-18

SIZE property, *Vol I*: 1-7  
and programmable logic devices,  
*Vol II*: 6-4  
and TAP bodies, *Vol I*: 1-6  
SLASH body, *Vol I*: 1-7  
software support, *libutil* package  
  ADVPAL library, *Vol II*: 6-34  
  NEWPAL20 library, *Vol II*: 6-21  
  NEWPAL24 library, *Vol II*: 6-28  
STANDARD library, *Vol I*: 1-3  
STTL library, *Vol I*: 2-69  
successive approximation registers,  
*Vol II*: 4-10  
SYNONYM body, *Vol I*: 1-8  
  and MERGE bodies, *Vol I*: 1-5  
  and NOT bodies, *Vol I*: 1-6  
system commands  
  `expand`, *Vol II*: 6-10  
  `genpld`, *Vol II*: 6-5 to 6-6, 6-9 to  
    6-10, 6-12  
  `makepld`, *Vol II*: 6-7  
  `rempld`, *Vol II*: 6-10

## T

tabs in PALASM equation file, *Vol II*:  
  6-10  
TAP bodies, *Vol I*: 1-6  
TIME library, *Vol I*: 1-17

TIME\_DIRECTIVES body, *Vol I*: 1-9  
Timing Verifier and programmable  
  logic devices, *Vol II*: 6-13  
/tmp directory, *Vol II*: 6-10  
TTL library, *Vol I*: 2-267  
  application notes, *Vol I*: 2-273  
TUTORIAL library, *Vol I*: 1-35

## U

unprogrammed devices, *see*  
  programmable logic devices  
use command, *Vol II*: 6-11  
USER\_EXPRESSION directive, *Vol II*:  
  5-18  
user interface programs, *Vol II*: 6-7 to  
  6-10

## V

VALID A SIZE PAGE body, *Vol I*: 1-9  
VALID B SIZE PAGE body, *Vol I*: 1-9  
vectored signals, *Vol I*: 1-4  
verifier.cmd file, *Vol II*: 4-10

## W

WIRE-GATE property, *Vol I*: 1-15