

Library Reference Manual

Volume II

October 1, 1989

P/N: 900-00734

Valid Logic Systems, Incorporated
2820 Orchard Parkway
San Jose, California 95134
(408) 432-9400 Telex 371 9004
FAX (408) 432-9430

Copyright © 1989 Valid Logic Systems Incorporated

This document contains confidential proprietary information which is not to be disclosed to unauthorized persons without the prior written consent of an officer of Valid Logic Systems Incorporated.

The copyright notice appearing above is included to provide statutory protection in the event of unauthorized or unintentional public disclosure.

While every attempt has been made to keep the information in this document as accurate and as current as possible, Valid makes no warranty, expressed or implied, with regard to the information contained herein, including, but not limited to, the implied warranties of merchantability and fitness for any particular application. Valid further assumes no responsibility for any errors that may appear within this document or for any damages, direct or indirect, that may result from using this document.

ValidGED, ValidCOMPILER, ValidPACKAGER, ValidSIM, and ValidTIME are trademarks of Valid Logic Systems Inc.

Sun Workstation is a trademark of Sun Microsystems, Inc.

UNIX is a trademark of AT&T Bell Laboratories.

Ethernet is a trademark of Xerox Corporation.

DECstation and ULTRIX are trademarks of Digital Equipment Corporation.

PC AT is a trademark of International Business Machines.

MANUAL REVISION HISTORY

Rev	Date	Software Release	Reason for Change
A	3-10-86	Library Release 7.3	Initial release.
B	6-30-86	Library Release 7.6	Updated libraries to include releases 7.4 and 7.6; added VAXstation II support.
C	10-10-86	Library Release 7.8	Updated libraries to include release 7.8.
D	4-6-87	Library Release 8.4	Updated libraries to include releases 8.0, 8.2, and 8.4; updated PIN NUMBER property and added platform-specific information for the Sun Workstation.
E	10-1-89	Library Release 9.0	Updated all libraries to include releases 8.6, and 9.0; updated logic array libraries to include release 9.3; added ECL 10KH, ECL ANSI 10KH, FACT, and RCACMOS libraries; added DECstation support.


Table of Contents

Volume II

Section 3: 54 Series Libraries	3-1
54LSTTL and ANSI 54LSTTL Libraries	3-3
54LSTTL Library	3-13
ANSI 54LSTTL Library	3-31
54STTL and ANSI 54STTL Libraries	3-53
54STTL Library	3-57
ANSI 54STTL Library	3-63
54ASTTL and ANSI 54ASTTL Libraries	3-71
54ASTTL Library	3-75
ANSI 54ASTTL Library	3-81
54ALSTTL and ANSI 54ALSTTL Libraries	3-89
54ALSTTL Library	3-97
ANSI 54ALSTTL Library	3-109
54HCMOS and ANSI 54HCMOS Libraries	3-125
54HCMOS Library	3-137
ANSI 54HCMOS Library	3-153
54FAST and ANSI 54FAST Libraries	3-171
54FAST Library	3-175
ANSI 54FAST Library	3-183
54TTL and ANSI 54TTL Libraries	3-193
54TTL Library	3-197
ANSI 54TTL Library	3-201

Section 4: Miscellaneous Libraries	4-1
CMOS Library	4-3
DISCRETE Library	4-23
MEMORY and ANSI MEMORY Libraries	4-29
MEMORY Library	4-35
ANSI MEMORY Library	4-49
MM74C Library	4-71
Section 5: ECL Libraries	5-1
10K Library	5-3
10KH and ANSI 10KH Libraries	5-15
10KH Library	5-19
ANSI 10KH Library	5-21
100K Library	5-23
Section 6: The LOGIC ARRAY Libraries	6-1
Programmable Logic Devices User's Guide	6-3
Modeling Programmable Logic Devices	6-4
Implementing Programmable Logic Devices	6-5
Fusemap file	6-5
PLD description file	6-5
User Interface	6-7
Makepld	6-7
Genpld	6-9
Rempld	6-10


Programmable Logic Devices and Scald Software ..	6-11
Graphics Editor	6-11
Compiler	6-12
Simulator	6-12
Timing Verifier	6-13
Packager	6-13
PLD Description File Format	6-14
Design Flow	6-16
Installation	6-17
NEWPAL20 Library	6-19
NEWPAL24 Library	6-27
ADVPAL Library	6-39
IFL Library	6-45
Additional Libraries	A-1
Index	I-1



54 Series Libraries

This section describes the individual libraries that make up the 54 series libraries. Note that both standard and ANSI body styles are available for all libraries and that the same components are available in each library. The body style selected is determined by the first library name encountered in the library search path or by the last **library** command.

Contents	
54LSTTL/ANSI 54LSTTL Libraries	3-3
54STTL/ANSI 54STTL Libraries	3-53
54ASTTL/ANSI 54ASTTL Libraries	3-71
54ALSTTL/ANSI 54ALSTTL Libraries	3-89
54HCMOS/ANSI 54HCMOS Libraries	3-125
54FAST/ANSI 54FAST Libraries	3-171
54TTL/ANSI 54TTL Libraries	3-193



The 54LSTTL and ANSI 54LSTTL Libraries

The 54LSTTL Library requires approximately 5694 Kbytes of disk storage, and the ANSI 54LSTTL Library requires approximately 5675 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*54lsttl.lib* or *a54lsttl.lib*).

The specifications used to construct the models in these libraries were taken from the Texas Instruments data books or from Mil Spec MIL-M-38510. Parts indicated with an asterisk (*) are from MIL-M-38510; the descriptions for these components include the military device type in parentheses.

The release level of the 54LSTTL and ANSI 54LSTTL Libraries is 9.0.

Each library contains body drawings and physical, timing, and simulation models for the following 155 components:

- * **54LS00** Quad 2-input NAND (30001)
- * **54LS02** Quad 2-input NOR (30301)
- * **54LS03** Quad 2-input open-collector NAND (30002)
- * **54LS04** Hex inverter (30003)
- * **54LS05** Hex open-collector inverter (30004)

- * **54LS08** Quad 2-input AND (31004)
- * **54LS09** Quad 2-input open-collector AND (31005)
- * **54LS10** Triple 3-input NAND (30005)
- * **54LS11** Triple 3-input AND (31001)
- * **54LS12** Triple 3-input open-collector NAND (30006)

- * **54LS13** Dual 4-input NAND Schmitt trigger (31301)
- * **54LS14** Hex Schmitt-trigger inverter (31302)
- * **54LS15** Triple 3-input open-collector AND (31002)
- * **54LS20** Dual 4-input NAND (30007)
- * **54LS21** Dual 4-input AND (31003)

- * **54LS22** Dual 4-input open-collector NAND (30008)
- 54LS24** Quad 2-input Schmitt-trigger NAND
- * **54LS26** Quad 2-input NAND (32102)
- * **54LS27** Triple 3-input NOR (30302)
- * **54LS28** Quad 2-input NOR (30204)

- * **54LS30** 8-input NAND (30009)
- * **54LS32** Quad 2-input OR (30501)
- 54LS33** Quad 2-input NOR
- * **54LS37** Quad 2-input NAND buffer (30202)
- * **54LS38** Quad 2-input open-collector NAND buffer (30203)

* 54LS40	Dual 4-input NAND (30201)
* 54LS42	4-to-10-line decoder (30703)
54LS48	BCD-to-7-segment decoder/driver
* 54LS51	2-wide 3-input, 2-wide 2-input AND-OR-invert (30401)
* 54LS54	4-wide AND-OR-invert (30402)
 54LS55	 2-wide 4-input AND-OR-invert
* 54LS73	Dual JK flip-flops with clear (30101)
* 54LS74	Dual positive-edge-triggered D flip-flop (30102)
* 54LS75	4-bit bistable latch (31601)
* 54LS76	Dual JK flip-flop with preset and clear (30110)
 54LS78	 Dual JK flip-flop with common clock and clear
* 54LS83	4-bit binary full adders with fast carry (31201)
* 54LS85	4-bit magnitude comparator (31101)
* 54LS86	Quad 2-input exclusive-OR (30502)
* 54LS90	Decade counter (31501)
 54LS91	 8-bit shift register
* 54LS92	4-bit divide-by-12 counter (31510)
* 54LS93	4-bit binary counter (31502)
* 54LS95	4-bit shift register (30603)
* 54LS96	5-bit shift register (30604)
 54LS107	 Dual JK flip-flops with clear (30108)
* 54LS109	Dual JKbar positive-edge-triggered flip-flop (30109)
* 54LS112	Dual JK negative-edge-triggered flip-flop (30103)
* 54LS113	Dual JK negative-edge-triggered flip-flop with preset (30104)
* 54LS114	Dual JK negative-edge-triggered flip-flop with preset, common clear and clock (30105)

* 54LS122	Retriggerable monostable multivibrator with clear (31403)
* 54LS123	Dual retriggerable monostable multivibrators with clear (31401)
* 54LS125	Quad bus buffers with three-state outputs (32301)
* 54LS126	Quad bus buffers with three-state outputs (30104)
* 54LS132	Quad 2-input positive-NAND Schmitt triggers (30105)
54LS133	13-input positive-NAND gate
54LS136	Quad 2-input exclusive-OR
54LS137	3-to-8 line decoders/multiplexers with address latch
* 54LS138	3-to-8 line decoders/multiplexers (30701)
* 54LS139	Dual 2-to-4 line decoders/multiplexers (30702)
54LS145	BCD-to-decimal decoders/drivers
54LS147	10-line decimal to 4-line BCD priority encoder
* 54LS148	8-line to 3-line octal priority encoder (36001)
* 54LS151	1-of-8 data selectors/multiplexers (30901)
54LS152	1-of-8 data selectors/multiplexers
* 54LS153	Dual 4-line-to-1-line data multiplexer (30902)
54LS154	4-to-16 line decoders/demultiplexers
* 54LS155	Decoders/demultiplexers (32601)
* 54LS157	Quad 2-to-1-line non-inverting multiplexer (30903)
* 54LS158	Quad 2-to-1-line inverting data multiplexer (30904)

* 54LS160	4-bit synchronous decade counters with direct clear (31503)
* 54LS161	4-bit synchronous binary counters with direct clear (31504)
* 54LS162	4-bit synchronous decade counters with synchronous clear (31511)
* 54LS163	4-bit synchronous binary counters with synchronous clear (31512)
* 54LS164	8-bit parallel output serial shift register (30605)
* 54LS165	Parallel-load 8-bit shift registers (30608)
* 54LS166	8-bit shift registers (30609)
* 54LS169	4-bit synchronous binary up/down counters (31506)
* 54LS170	4 by 4 register files (31902)
* 54LS173	4-bit D-type registers with 3-state outputs (36101)
* 54LS174	Hex D-type flip-flops (30106)
* 54LS175	Quad D-type flip-flops (30107)
* 54LS181	Arithmetic logic units/function generators (30801)
54LS182	Look-ahead carry generators
54LS183	Dual carry-save full adders
* 54LS190	Synchronous BCD up/down counter (31513)
* 54LS191	Synchronous binary up/down counter (31509)
* 54LS192	Synchronous BCD up/down dual clock counters (31507)
* 54LS193	Synchronous binary up/down dual clock counters (31508)
* 54LS194A	4-bit bidirectional shift register (30601)

* 54LS195	4-bit parallel-access shift registers (30602)
* 54LS196	Presettable decade/bi-quinary counters/latches (32001)
* 54LS197	Presettable binary counters/latches (32002)
54LS219	64-bit random access memory
* 54LS221	Dual monostable multivibrators (31402)
 54LS222	16 x 4 asynchronous first-in first-out memories
* 54LS240	Octal inverting 3-state bus transceiver (32401)
* 54LS241	Octal non-inverting 3-state bus transceiver (32402)
* 54LS242	Quad inverting 3-state bus transceiver (32801)
* 54LS243	Quad non-inverting 3-state bus transceiver (32802)
 * 54LS244	Octal non-inverting 3-state bus transceiver (32403)
* 54LS245	Octal non-inverting 3-state bus transceiver (32803)
* 54LS251	3-state data multiplexer (30905)
* 54LS253	Dual data selectors/multiplexers (30908)
* 54LS257	Quad 3-state non-inverting data multiplexer (30906)
 * 54LS258	Quad 3-state inverting data multiplexer (30907)
* 54LS259	8-bit addressable latches (31603)
54LS260	Dual 5-input NOR
* 54LS266	Quad 2-input exclusive-NOR gates with open collector (30303)
* 54LS273	Octal D-type flip-flops (32501)
 * 54LS279	Quad SR latches (31602)
* 54LS280	9-bit odd/even parity generators/checkers (32901)
* 54LS283	4-bit binary full adders (31202)
* 54LS290	Decade counter (32003)
* 54LS293	4-bit binary counter (32004)

* 54LS295	4-bit bidirectional universal shift register (30606)
* 54LS298	Quad 2-input multiplexers with storage (30909)
54LS299	8-bit bidirectional 3-state shift/storage register
54LS322	8-bit shift register with sign extend
54LS323	8-bit bidirectional universal shift/storage registers with 3-state outputs
* 54LS348	8-line to 3-line priority encoder (36002)
54LS353	Dual 4-line to 1-line data selectors/multiplexers
54LS363	Hex bus drivers
54LS364	Hex bus drivers
* 54LS365	Hex noninverted 3-state bus drivers (32201)
* 54LS366	Hex inverted 3-state bus drivers (32202)
* 54LS367	Hex bus drivers (32203)
* 54LS368	Hex bus drivers (32204)
* 54LS373	Octal 3-state D-latch with common enable (32502)
* 54LS374	Octal 3-state positive-edge-triggered D register (32503)
* 54LS377	Octal D-type flip-flops with enable (32504)
54LS378	Hex D-type flip-flops
54LS379	Quad D-type flip-flops with enable
54LS381	Arithmetic logic unit/function generator
* 54LS390	Dual decade counters (32701)
* 54LS393	Dual 4-bit binary counters (32702)
54LS533	8-bit latch with inverting outputs
* 54LS540	Octal buffers and line drivers with 3-state outputs (32404)
* 54LS541	Octal buffers and line drivers with 3-state outputs (32405)
54LS590	8-bit binary counters with output registers

54LS592	8-bit binary counter with input registers
54LS593	8-bit binary counter with input registers
54LS640	Octal 3-state inverting bus transceiver
54LS641	Octal open-collector non-inverting bus transceiver
54LS642	Octal open collector inverting bus transceiver
54LS645	Octal 3-state non-inverting bus transceiver
54LS668	Synchronous 4-bit up/down counters
54LS669	Synchronous 4-bit up/down counters
* 54LS670	4 x 4 register files with 3-state outputs (31901)
54LS671	4-bit 3-state universal shift register/latch
54LS672	4-bit 3-state universal shift register/latch
54LS674	16-bit shift registers
54LS684	8-bit magnitude comparators
54LS693	Synchronous counters with output registers and multiplexed 3-state outputs
54LS699	Synchronous up/down counters with output registers and multiplexed 3-state outputs

Application Notes

Monostable Multivibrators

The 54LS122, 54LS123, and 54LS221 models fully support the simulation and timing behavior of a retrigerrable multivibrator - infinite retriggering edges and external resetability at any time.

To use the simulation model, logic initialization or initial depositing of the same value (either 0 or 1) to internal signals D0 and D1 must be performed.

To use the timing verification model, the following must be observed:

- The Timing Verifier's directives file (*verifier.cmd*) must include the directive:


```
LATCH_ERR_MODEL CLOSED;
```


- The first trigger edge must occur after 'PULSE_WIDTH' ns.
- The maximum trigger frequency is












```
2 * RETRIG_DIV2 -1
```


edges per 'PULSE_WIDTH' ns. Since RETRIG_DIV2 is defined to be 6 in the model, $2 \times 6 - 1 = 11$ clock edges are permitted in any 'PULSE_WIDTH' ns interval. If an application requires a greater trigger frequency, RETRIG_DIV2 must be redefined in the model.


54LS00 (SIZE)			54LS15 (SIZE)		
54LS02 (SIZE)			54LS20 (SIZE)		
54LS03 (SIZE)			54LS21 (SIZE)		
54LS04 (SIZE)			54LS22 (SIZE)		
54LS05 (SIZE)			54LS24 (SIZE)		
54LS08 (SIZE)			54LS26 (SIZE)		
54LS09 (SIZE)			54LS27 (SIZE)		
54LS10 (SIZE)			54LS28 (SIZE)		
54LS11 (SIZE)			54LS30 (SIZE)		
54LS12 (SIZE)			54LS32 (SIZE)		
54LS13 (SIZE)			54LS33 (SIZE)		
54LS14 (SIZE)			54LS37 (SIZE)		



































54LS260
(SIZE)





54LS273
(SIZE)





54LS279
(SIZE)





54LS280





54LS283



































54LS699















































































The 54STTL and ANSI 54STTL Libraries

The 54STTL Library requires approximately 1891 Kbytes of disk storage, and the ANSI 54STTL Library requires approximately 1878 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*54sttl.lib* or *a54sttl.lib*).


The specifications used to construct the models in these libraries were taken from the Texas Instruments data books or from Mil Spec MIL-M-38510. Parts indicated with an asterisk (*) are from MIL-M-38510; the descriptions for these components include the military device type in parentheses.


The release level of the 54STTL and ANSI 54STTL Libraries is 9.0.


	Each library contains body drawings and physical, timing, and simulation models for the following 59 components:
* 54S00	Quad 2-input NAND (07001)
* 54S02	Quad 2-input NOR (07301)
* 54S03	Quad 2-input open-collector NAND (07002)
* 54S04	Hex inverter (07003)
* 54S05	Hex open-collector inverter (07004)
* 54S08	Quad 2-input AND (08003)
* 54S09	Quad 2-input open-collector AND (08004)
* 54S10	Triple 3-input NAND (07005)
* 54S11	Triple 3-input AND (08001)
* 54S15	Triple 3-input open-collector AND (08002)
* 54S20	Dual 4-input NAND (07006)
* 54S22	Dual 4-input open-collector NAND (07007)
* 54S30	8-input NAND
54S32	Quad 2-input OR
54S37	Quad 2-input NAND buffer
54S38	Quad 2-input open-collector NAND buffer
* 54S40	Dual 4-input positive NAND buffer (07201)
* 54S51	2-wide 3-input, 2-wide 2-input AND-OR-invert (07401)
* 54S64	4-2-3-2 input AND-OR-invert gates (07402)
* 54S74	Dual positive-edge-triggered D flip-flop (07101)


* 54S85	4-bit magnitude comparator (08201)
* 54S86	Quad 2-input exclusive-OR (07501)
54S109	Dual JKbar positive-edge-triggered flip-flop
* 54S112	Dual JK negative-edge-triggered flip-flop (07102)
54S132	Quad 2-input positive NAND Schmitt triggers
* 54S133	13-input positive NAND gates
* 54S138	3-to-8 line decoders/multiplexers (07701)
* 54S139	Dual 2-to-4 line decoders/multiplexers (07702)
* 54S140	Dual 4-input positive NAND 50-ohm line drivers (08101)
* 54S151	1-of-8 data selectors/multiplexers (07901)
* 54S153	Dual 4-line to 1-line data multiplexer (07902)
* 54S157	Quad 2-to-1-line non-inverting multiplexer (07903)
* 54S158	Quad 2-to-1-line inverting data multiplexer (07904)
54S162	4-bit synchronous decade counters with synchronous clear
54S163	4-bit synchronous binary counters with synchronous clear
54S169	4-bit synchronous binary up/down counters
* 54S174	Hex D-type flip-flops (07105)
* 54S175	Quad D-type flip-flops (07106)
* 54S181	Arithmetic logic units/function generators (07801)
* 54S182	Look-ahead carry generators (07802)


54S189	64-bit random access memories
* 54S194	4-bit bidirectional shift register (07601)
54S201	256-bit random memories
54S225	Asynchronous first-in first-out memories
54S240	Octal inverting 3-state bus transceiver
54S241	Octal non-inverting 3-state bus transceiver
54S244	Octal non-inverting 3-state bus transceiver
* 54S251	3-state data multiplexer (07905)
* 54S253	Dual data selectors/multiplexers (07908)
* 54S257	Quad 3-state non-inverting data multiplexer (07906)
* 54S258	Quad 3-state inverting data multiplexer (07907)
54S260	Dual 5-input positive NOR gates
54S280	9-bit odd/even parity generators/checkers
54S283	4-bit binary full adders
54S299	8-bit bidirectional 3-state shift/storage register
54S373	Octal 3-state D-latch with common enable
54S374	Octal 3-state positive-edge-triggered D register
54S381	Arithmetic logic unit/function generator
54S471	Programmable read-only memories




















54S373
(SIZE)54S374
(SIZE)


54S381





54S471























The 54ASTTL and ANSI 54ASTTL Libraries

The 54ASTTL Library requires approximately 2019 Kbytes of disk storage, and the ANSI 54ASTTL Library requires approximately 2043 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*54asttl.lib* or *a54asttl.lib*).
















The specifications used to construct the models in these libraries were taken from the Texas Instruments data books.

The release level of the 54ASTTL and ANSI 54ASTTL Libraries is 9.0.


	Each library contains body drawings and physical, timing, and simulation models for the following 59 components:
54AS00	Quad 2-input NAND
54AS02	Quad 2-input NOR
54AS04	Hex inverter
54AS08	Quad 2-input AND
54AS10	Triple 3-input NAND
54AS11	Triple 3-input AND
54AS20	Dual 4-input NAND
54AS21	Dual 4-input AND
54AS27	Triple 3-input NOR
54AS30	8-input NAND
54AS32	Quad 2-input OR
54AS74	Dual positive-edge-triggered D flip-flop
54AS109	Dual JKbar positive-edge-triggered flip-flop with clear and preset
54AS112	Dual JK negative-edge-triggered flip-flop with clear and preset
54AS113	Dual JK negative-edge-triggered flip-flop with preset
54AS114	Dual JK negative-edge-triggered flip-flop with preset common clear and clock
54AS137	3-to-8 line decoders/multiplexer with address latch
54AS138	3-to-8 line decoders/multiplexer
54AS139	Dual 2-to-4 line decoders/multiplexer
54AS151	1 of 8 data selectors/multiplexer


54AS153	Dual 1 of 4 data selectors/multiplexer
54AS157	Quad 1 of 2 data selector/multiplexer
54AS158	Quad 1 of 2 data selector/multiplexer
54AS161	4-bit synchronous binary counters with direct clear
54AS163	Synchronous 4-bit binary counter
54AS169	4-bit synchronous binary up/down counter
54AS174	Hex D-type flip-flops with clear
54AS175	Quad D-type flip-flops with clear
54AS181	Arithmetic logic unit/function generator
54AS182	Look-ahead carry generator
54AS195	4-bit bidirectional shift registers
54AS240	Octal buffer and line driver with 3-state output
54AS241	Octal buffer and line driver with 3-state output
54AS243	Quad noninverted 3-state bus transceiver
54AS244	Octal buffer and line driver with 3-state output
54AS251	1 of 8 3-state data selectors/multiplexer
54AS253	Dual 1 of 4 data selector/multiplexer with 3-state output
54AS257	Quad 1 of 2 data selector/multiplexer with 3-state output
54AS258	Quad 1 of 2 data selector/multiplexer with 3-state output
54AS373	Octal D-type 3-state transparent latch


54AS374	Octal D-type edge-triggered flip-flop
54AS533	Octal D-type 3-state transparent latch
54AS534	Octal D-type edge-triggered flip-flop with 3-state output
54AS573	Octal D-type 3-state transparent latch
54AS574	Octal D-type edge-triggered flip-flop with 3-state output
54AS580	Octal D-type 3-state transparent latch
54AS623	Octal bus transceivers
54AS645	Octal bus transceivers
54AS648	Octal bus transceivers and registers
54AS821	10-bit bus interface flip-flops with 3-state outputs
54AS823	9-bit bus interface flip-flops with 3-state outputs
54AS843	9-bit bus interface D-type latches with 3-state outputs
54AS867	Synchronous 8-bit up/down counter
54AS869	Synchronous 8-bit up/down counter
54AS873	Dual 4-bit D-type latches with 3-state outputs
54AS877	8-bit universal transceiver port controllers
54AS881	Arithmetic logic/unit function generator
54AS882	32-bit look-ahead carry generator
54AS1034	Hex drivers


54AS00
(SIZE)54AS02
(SIZE)54AS04
(SIZE)54AS08
(SIZE)54AS10
(SIZE)54AS11
(SIZE)54AS20
(SIZE)54AS21
(SIZE)54AS27
(SIZE)54AS30
(SIZE)54AS32
(SIZE)54AS74
(SIZE)54AS109
(SIZE)54AS112
(SIZE)54AS113
(SIZE)54AS114
(SIZE)


54AS137









































The 54ALSTTL and ANSI 54ALSTTL Libraries

The 54ALSTTL Library requires approximately 3363 Kbytes of disk storage, and the ANSI 54ALSTTL Library requires approximately 3423 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*54alsttl.lib* or *a54alsttl.lib*).

The specifications used to construct the models in these libraries were taken from either the Texas Instruments data books or from Mil Spec MIL-M-38510. Parts indicated with an asterisk (*) are from MIL-M-38510; the descriptions for these components include the military device type in parentheses.

The release level of the 54ALSTTL and ANSI 54ALSTTL Libraries is 9.0.

	Each library contains body drawings and physical, timing, and simulation models for the following 108 components:
* 54ALS00	Quad 2-input NAND (37001)
54ALS01	Quad 2-input open-collector NAND
* 54ALS02	Quad 2-input NOR (37301)
54ALS03	Quad 2-input positive-NAND with open-collector input
* 54ALS04	Hex inverter (37006)
54ALS05	Hex open-collector inverter
* 54ALS08	Quad 2-input AND (37401)
54ALS09	Quad 2-input positive-AND with open-collector output
* 54ALS10	Triple 3-input NAND (37002)
* 54ALS11	Triple 3-input AND (37402)
54ALS12	Triple 3-input positive-AND with open-collector output
54ALS15	Triple 3-input positive-AND with open-collector output
* 54ALS20	Dual 4-input NAND (37003)
54ALS21	Dual 4-input AND
54ALS22	Dual 4-input positive-NAND with open-collector output
* 54ALS27	Triple 3-input NOR (37302)
* 54ALS28	Quad 2-input positive-NOR buffer (38402)
* 54ALS30	8-input NAND (37004)
* 54ALS32	Quad 2-input OR (37501)
54ALS33	Quad 2-input positive-NOR buffer with open-collector output


* 54ALS37	Quad 2-input NAND buffer (38401)
54ALS38	Quad 2-input open-collector NAND buffer
* 54ALS40	Dual 4-input positive-NAND buffer (38407)
* 54ALS74	Dual positive-edge-triggered D flip-flop (37101)
54ALS86	Quad 2-input exclusive-OR
* 54ALS109	Dual JKbar positive-edge-triggered flip-flop (37102)
* 54ALS112	Dual JK negative-edge-triggered flip-flop with clear and preset (37103)
54ALS113	Dual JK negative-edge-triggered flip-flop with preset
54ALS114	Dual JK negative-edge-triggered flip-flop with preset, common clear, and clock
* 54ALS133	13-input positive-NAND (37005)
54ALS137	3-to-8 line decoder/multiplexer with address latches
* 54ALS138	3-to-8 line decoders/multiplexers (37701)
54ALS139	Dual 2-to-4 line decoders/multiplexers
54ALS151	1-of-8 data selectors/multiplexers
54ALS153	Dual 1-of-4 data selector/multiplexer
54ALS157	Quad 1-of-2 data selector/multiplexer
54ALS158	Quad 1-of-2 data selector/multiplexer
* 54ALS160	4-bit synchronous decade counters with direct clear (38101)
* 54ALS161	4-bit synchronous binary counters with direct clear (38001)
* 54ALS162	4-bit synchronous decade counters with synchronous clear (38102)






* 54ALS163	4-bit synchronous binary counters with synchronous clear (38002)
54ALS164	8-bit parallel output serial shift register
54ALS165	Parallel-load 8-bit shift register
54ALS166	8-bit shift registers
* 54ALS168	4-bit synchronous decade up/down counters (38103)
* 54ALS169	4-bit synchronous binary up/down counters (38003)
* 54ALS174	Hex D-type flip-flops (37201)
* 54ALS175	Quad D-type flip-flops (37202)
54ALS190	Synchronous BCD up/down counter
54ALS191	Synchronous binary up/down counter
54ALS192	Synchronous binary up/down dual clock counters
54ALS193	Synchronous binary up/down dual clock counters
* 54ALS240	Octal buffer and line driver with 3-state output (38301)
* 54ALS241	Octal buffer and line driver with 3-state output (38302)
* 54ALS242	Quad inverting 3-state bus transceiver (38506)
* 54ALS243	Quad 3-state bus transceiver (38507)
* 54ALS244	Octal buffer and line driver with 3-state output (38303)
54ALS245	Octal non-inverting 3-state bus transceiver
54ALS251	3-state data multiplexer
54ALS253	Dual data selectors/multiplexers

54ALS257	Quad 3-state non-inverting data multiplexer
54ALS258	Quad 3-state inverting data multiplexer
54ALS273	Octal D-type flip-flop with clear
* 54ALS299	8-bit universal shift/storage register with 3-state output (37601)
* 54ALS323	8-bit universal shift/storage register with 3-state output (37602)
54ALS352	Dual 1 of 4 line inverting data selector/multiplexer
54ALS353	Dual 1 of 4 data selector/multiplexer with 3-state output
54ALS365	Hex non-inverted 3-state bus transceiver
54ALS366	Hex inverted 3-state output bus driver
54ALS367	Hex non-inverted 3-state output bus driver
54ALS368	Hex inverted 3-state output bus driver
* 54ALS373	Octal 3-state D-latch with common enable (37203)
* 54ALS374	Octal D-type edge-triggered flip-flop (37204)
54ALS520	8-bit identity comparator
54ALS521	8-bit identity comparator
54ALS533	Octal D-type transparent latches with 3-state output
54ALS534	Octal D-type edge-triggered flip-flop with 3-state output
54ALS538	3-line to 8-line decoder/demultiplexer with 3-state output
54ALS540	Octal buffer and line driver with 3-state output
54ALS541	Octal buffer and line driver with 3-state output


54ALS563	Octal D-type transparent latch with 3-state output
54ALS564	Octal D-type edge-triggered flip-flop with 3-state output
* 54ALS569	Synchronous 4-bit up/down binary counter with 3-state output (38005)
* 54ALS573	Octal D-type transparent latch with 3-state output (38201)
* 54ALS574	Octal D-type edge-triggered flip-flop with 3-state output (37104)
54ALS575	Octal D-type edge-triggered flip-flop with 3-state output
* 54ALS576	Octal D-type edge-triggered flip-flop with 3-state output (37105)
* 54ALS580	Octal D-type transparent latch with 3-state output (38202)
54ALS623	Octal 3-state non-inverting bus transceiver
* 54ALS640	Octal 3-state inverting bus transceiver (38501)
* 54ALS645	Octal 3-state non-inverting bus transceiver (38505)
54ALS648	Octal bus transceiver and register
54ALS652	Octal bus transceiver and register
54ALS677	Address comparator
54ALS688	8-bit identity comparator
54ALS804	Hex 2-input NAND driver
54ALS805	Hex 2-input NOR driver
54ALS808	Hex 2-input AND driver
* 54ALS857	Hex 2-to-1 universal multiplexer (37901)
* 54ALS873	Dual 4-bit D-type 3-state latch (38203)

* 54ALS874	Dual 4-bit D-type edge-triggered flip-flop (37106)
* 54ALS878	Dual 4-bit D-type edge-triggered flip-flop with 3-state outputs
* 54ALS1000	Quad 2-input positive-NAND buffer (38401)
* 54ALS1002	Quad 2-input NOR buffer (38402)
* 54ALS1004	Hex inverter (38409)
* 54ALS1005	Hex 3-state inverter buffer (38410)
* 54ALS1008	Quad 2-input positive-AND buffer/driver (38404)
* 54ALS1034	Hex driver (38411)







54ALS133
(SIZE)




54ALS137




54ALS138





54ALS139





54ALS151
(SIZE)


























54ALS365
(SIZE)54ALS366
(SIZE)54ALS367
(SIZE)54ALS368
(SIZE)54ALS373
(SIZE)54ALS374
(SIZE)54ALS520
(SIZE)
























































The 54HCMOS and ANSI 54HCMOS Libraries

The 54HCMOS Library requires approximately 5373 Kbytes of disk storage, and the ANSI 54HCMOS Library requires approximately 5312 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*54hcmos.lib* or *a54hcmos.lib*).

The release level of the 54HCMOS and ANSI 54HCMOS Libraries is 9.0.

	Each library contains body drawings and physical, timing, and simulation models for the following 141 components:
54HC00	Quad 2-input NAND
54HC02	Quad 2-input NOR
54HC03	Quad 2-input open-collector NAND
54HC04	Hex inverter
54HC08	Quad 2-input AND
54HC10	Triple 3-input NAND
54HC11	Triple 3-input AND
54HC14	Hex Schmitt-trigger inverter
54HC20	Dual 4-input NAND
54HC27	Triple 3-input NOR
54HC30	8-input NAND
54HC32	Quad 2-input OR
54HC42	4-to-10-line decoder
54HC51	2-wide 3-input, 2-wide 2-input AND-OR-invert
54HC58	2-wide 3-input, 2-wide 2-input AND-OR
54HC73	Dual JK flip-flop with clear
54HC74	Dual positive-edge-triggered D flip-flop
54HC75	4-bit bistable latch
54HC76	Dual JK flip-flop with preset and clear
54HC85	4-bit magnitude comparator
54HC86	Quad 2-input exclusive-OR
54HC107	Dual JK negative-edge-triggered flip-flop
54HC109	Dual JKbar positive-edge-triggered flip-flop
54HC112	Dual JK negative-edge-triggered flip-flop
54HC113	Dual JK negative-edge-triggered flip-flop

54HC123	Dual retriggerable monostable multivibrators with clear
54HC125	Quad bus buffer with three-state output
54HC126	Quad bus buffer with three-state output
54HC132	Quad 2-input positive-NAND Schmitt triggers
54HC133	13-input NAND
54HC137	3-to-8 line decoder/demultiplexer with address latch
54HC138	3-to-8 line decoder/demultiplexer
54HC139	Dual 2-to-4 line decoder/multiplexer
54HC147	10-line decimal to 4-line BCD priority encoder
54HC151	1-of-8 data selector/multiplexer
54HC153	Dual 4-line to 1-line data multiplexer
54HC154	4-to-16 line decoder/demultiplexer
54HC157	Quad 2-to-1-line non-inverting multiplexer
54HC158	Quad 2-to-1-line inverting data multiplexer
54HC160	4-bit synchronous decade counters with direct clear
54HC161	4-bit synchronous binary counters with direct clear
54HC162	4-bit synchronous decade counters with synchronous clear
54HC163	4-bit synchronous binary counters with synchronous clear
54HC164	8-bit parallel output serial shift register
54HC165	8-bit serial output shift register

54HC166	8-bit shift register
54HC173	Quad D-type flip-flop
54HC174	Hex D-type flip-flop
54HC175	Quad D-type flip-flop
54HC180	9-bit parity generator/checker
54HC182	Look-ahead carry generators
54HC190	Synchronous BCD up/down counter
54HC191	Synchronous binary up/down counter
54HC192	Synchronous BCD up/down counter
54HC193	Synchronous binary up/down dual clock counters
54HC194	4-bit bidirectional shift register
54HC195	4-bit universal shift register
54HC221	Dual non-retriggerable monostable multivibrator
54HC237	3-to-8 line decoder/demultiplexer with address latch
54HC240	Octal inverting 3-state bus transceiver
54HC241	Octal non-inverting 3-state bus transceiver
54HC242	Quad inverting 3-state bus transceiver
54HC243	Quad non-inverting 3-state bus transceiver
54HC244	Octal non-inverting 3-state bus transceiver
54HC245	Octal non-inverting 3-state bus transceiver
54HC251	3-state data multiplexer
54HC253	Dual data selector/multiplexer
54HC259	8-bit addressable latches
54HC266	Quad 2-input exclusive-NOR gate
54HC257	Quad 3-state non-inverting data multiplexer

54HC273	Octal D-type flip-flop
54HC280	9-bit odd/even parity generators/checker
54HC283	4-bit binary full adders
54HC292	Programmable frequency divider/digital timer
54HC294	Programmable frequency divider/digital timer
54HC298	Quad 2-input multiplexers with storage
54HC299	8-bit bidirectional 3-state shift/storage register
54HC354	1-of-8 data selector/multiplexer with data and address latches and 3-state output
54HC356	1-of-8 data selector/multiplexer with data and address latches and 3-state output
54HC365	Hex non-inverted 3-state bus drivers
54HC366	Hex inverted 3-state bus drivers
54HC367	Hex bus driver
54HC368	Hex bus driver
54HC373	Octal 3-state D-latch with common enable
54HC374	Octal 3-state positive-edge-triggered D register
54HC390	Dual 4-stage binary ripple counter
54HC393	Dual 4-stage binary ripple counter
54HC423	Dual retriggerable monostable multivibrators
54HC533	8-bit latch with inverting outputs
54HC534	8-bit register with inverting outputs
54HC540	Octal buffers and line drivers with 3-state outputs
54HC541	Octal buffers and line drivers with 3-state outputs
54HC563	8-bit latch with inverting 3-state outputs
54HC564	8-bit register with inverting 3-state outputs
54HC573	Octal latch with three-state output

54HC574	Octal D-type flip-flop with three-state output
54HC590	8-bit binary counter/three state latch
54HC595	8-bit serial-input/serial- or parallel-output shift register with latched 3-state output
54HC597	8-bit serial- or parallel-input/serial-output shift register with input latch
54HC640	Octal 3-state inverting bus transceiver
54HC643	Octal 3-state inverting and non-inverting bus transceiver
54HC646	Octal 3-state non-inverting bus transceiver and D-type flip-flop
54HC648	Octal 3-state inverting bus transceiver and D-type flip-flop
54HC688	8-bit equality comparator
54HC4002	Dual 4-input NOR
54HC4016	Quad analog switch/multiplexer/demultiplexer
54HC4017	Decade counter/divider
54HC4020	14-bit binary counter
54HC4024	7-bit binary counter
54HC4040	12-bit binary counter
54HC4049	Hex inverting buffer/logic-level down converter
54HC4050	Hex non-inverting buffer/logic-level down converter
54HC4051	8-channel analog multiplexer/demultiplexer
54HC4052	Dual 4-channel analog multiplexer/demultiplexer
54HC4053	Triple 2-channel analog multiplexer/demultiplexer

54HC4066	Quad analog switch/multiplexer/demultiplexer with enhanced on-resistance linearity
54HC4075	Triple 3-input OR
54HC4078	8-input NOR/OR
54HC4316	Quad analog switch/multiplexer/demultiplexer with separate analog and digital power supplies
54HC4351	8-channel analog multiplexer/demultiplexer with address latch
54HC4352	Dual 4-channel analog multiplexer/demultiplexer with address latch
54HC4353	Triple 2-channel analog multiplexer/demultiplexer with address latch
54HC4514	4-to-16 line decoder/demultiplexer with address latch
54HC4538	Dual monostable multivibrator
54HCT00	Quad 2-input NAND gate
54HCT02	Quad 2-input NOR gate
54HCT04	Hex inverter
54HCT32	Quad 2-input OR gate
54HCT138	3-to-8 line decoder/demultiplexer
54HCT240	Octal inverting 3-state bus transceiver
54HCT241	Octal non-inverting 3-state bus transceiver
54HCT244	Octal non-inverting 3-state bus transceiver
54HCT245	Octal three state bus transceiver
54HCT280	9-bit odd/even parity generators/checker
54HCT373	Octal 3-state D-latch with common enable

54HCT374	Octal 3-state positive-edge-triggered D register
54HCT640	Octal 3-state inverting bus transceiver
54HCT643	Octal 3-state inverting and non-inverting
54HCT688	8-bit equality comparator
54HCT670	4x4 register file/3-state output
54HCU04	Hex inverter

Application Notes

Monostable Multivibrators

The 54HC123, 54HC423, 54HC221, and 54HC4538 models fully support the simulation and timing behavior of retrigerrable and non-retriggerable multivibrators which are resettable at any time.

To use the simulation model, logic initialization or initial depositing of the same value (either 0 or 1) to internal signals D0 and D1 must be performed.

To use the timing verification model, the following must be observed:

- The Timing Verifier's directives file (*verifier.cmd*) must include the directive:

```
LATCH_ERR_MODEL CLOSED;
```

- The first trigger edge must occur after 'PULSE_WIDTH' ns.
- The maximum trigger frequency is

```
2 * RETRIG_DIV2 -1
```

edges per 'PULSE_WIDTH' ns. Since RETRIG_DIV2 is defined to be 6 in the model, $2*6-1=11$ clock edges are permitted in any 'PULSE_WIDTH' ns interval. If an application requires a greater trigger frequency, RETRIG_DIV2 must be redefined in the model.

Capacitive Loading Effects

The delay calculations for the timing and simulation models are based on values from the *Motorola High-Speed CMOS Logic Data* book (1983). The delay times are calculated using the short circuit current method with a Vcc of 4.5 volts and a temperature of 25°C (see page 4-12 of the data book). The typical drive is therefore:

$$0.5 * 4.5 / 17.3 \text{ (mA)} = 0.13$$

The typical and maximum delays for the individual components in the data book are given with a capacitive load of 50pF. Using these values, the typical no-load delay is calculated from the equation:

$$\text{typ_delay (no load)} = \text{typ_delay (50pF)} - 0.13 * 50$$

Assuming that the ratio of maximum no-load delay to maximum delay (50pF) is the same as typical no-load delay to typical delay (50pF), the maximum no-load delay is:

$$\text{typ_delay (no load)} * \text{max_delay (50pF)} / \text{typ_delay (50pF)}$$

The minimum delay for timing and simulation models is one-half of typical or one-third of maximum; the minimum drive is calculated from:

$$\text{min_delay (50pF)} = \text{min_delay (no load)} / 50$$

The following examples show the delay and drive calculations for a 54HC00 and an 54HC74.

54HC00 Data Book:

typical delay (50pF) = 9

maximum delay (50pF) = 18

typical drive = 0.13

54HC00 Calculation:

typical delay (no load) = $9 - 0.13 * 50 = 2.5$
 maximum delay (no load) = $2.5 * 18 / 9 = 5.0$
 minimum delay (50pF) = $9 / 2 = 4.5$
 minimum delay (no load) = $2.5 / 2 = 1.25$
 maximum drive = $(18 - 5) / 50\text{pF} = 0.26$
 minimum drive = $(4.5 - 1.25) / 50\text{pF} = 0.065$

From these calculations, the min/max delay for the 54HC00 timing model is 1.25/5.0, and the min/max drive for the timing model is 0.065/0.26. The min/typ/max delay for the 54HC00 simulation model is 1.25/2.5/5.0, and the min/typ/max drive for the simulation model is 0.065/0.13/0.26.


54HC74 Data Book (from CLK to Q or Q^{*}):


typical delay (50pF) = 18
 maximum delay (50pF) = 35
 typical drive = 0.13


54HC74 Calculation:


typical delay (no load) = $18 - 0.13 * 50 = 11.5$
 maximum delay (no load) = $11.5 * 35 / 18 = 22.36$
 minimum delay (50pF) = $18 / 2 = 9.0$
 minimum delay (no load) = $11.5 / 2 = 5.75$
 maximum drive = $(35 - 22.36) / 50\text{pF} = 0.253$
 minimum drive = $(9.0 - 5.75) / 50\text{pF} = 0.065$


From these calculations, the min/max delay for the 54HC74 timing model is 5.75/22.36, and the min/max drive for the timing model is 0.065/0.253. The min/typ/max delay for the 54HC74 simulation model is 5.75/11.5/22.36, and the min/typ/max drive for the simulation model is 0.065/0.13/0.253.















54HC194




54HC195





PULSE_WIDTH=10000


54HC221




54HC237





54HC240 (SIZE)



















54HCT240 (SIZE)





54HC241 (SIZE)





54HCT241
(SIZE)54HC242
(SIZE)54HC243
(SIZE)54HC244
(SIZE)54HCT244
(SIZE)54HC245
(SIZE)54HCT245
(SIZE)






































































54HC540 (SIZE)














The 54FAST and ANSI 54FAST Libraries

The 54FAST Library requires approximately 2271 Kbytes of disk storage, and the ANSI 54FAST Library requires approximately 2232 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*fast.lib* or *a74fast.lib*).


The specifications used to construct the models in these libraries were taken from either the Fairchild FAST data books or from Mil Spec MIL-M-38510. Parts identified with an asterisk (*) are from MIL-M-38510; the descriptions for these components include the military device type in parentheses.


The release level of the 54FAST and ANSI 54FAST Libraries is 9.0.


	Each library contains body drawings and physical, timing, and simulation models for the following 62 components:
* 54F00	Quad 2-input NAND (33001)
* 54F02	Quad 2-input NOR (33301)
* 54F04	Hex inverter (33002)
* 54F08	Quad 2-input AND (34001)
* 54F10	Triple 3-input NAND (33003)
* 54F11	Triple 3-input AND (34002)
* 54F20	Dual 4-input NAND (33004)
* 54F32	Quad 2-input OR (33501)
* 54F64	4-2-3-2-input AND-OR-invert gate (33401)
* 54F74	Dual positive-edge-triggered D flip-flop (34101)
* 54F86	Quad 2-input exclusive-OR (34501)
* 54F109	Dual JKbar positive-edge-triggered flip-flop (34102)
* 54F112	Dual JK negative-edge-triggered flip-flop (34103)
* 54F138	3-to-8-line decoders/multiplexers (33701)
* 54F139	Dual 2-to-4-line decoders/multiplexers (33702)
54F148	8-line to 3-line priority encoder
* 54F151	1-of-8 data selectors/multiplexers (33901)
* 54F153	Dual 4-line to 1-line data multiplexer (33902)
* 54F157	Quad 2-to-1-line non-inverting multiplexer (33903)
* 54F158	Quad 2-to-1-line inverting data multiplexer (33904)


54F161	Synchronous presettable binary counter
54F163	4-bit synchronous binary counters with synchronous clear
54F164	Serial-in parallel-out shift register
54F169	4-stage synchronous bidirectional counter
* 54F174	Hex D-type flip-flops (34017)
* 54F175	Quad D-type flip-flops (34104)
54F181	Arithmetic logic units/function generators
54F182	Look-ahead carry generators
54F189	64-bit random access memory
54F190	Synchronous BCD up/down counter
54F191	Synchronous binary up/down counter
* 54F194	4-bit bidirectional shift register (33601)
54F219	64-bit random access memory
* 54F240	Octal inverting 3-state bus transceiver (33201)
* 54F241	Octal non-inverting 3-state bus transceiver (33202)
* 54F242	Octal bus transceiver with 3-state outputs (34801)
* 54F243	Quad non-inverting 3-state bus transceiver (34802)
* 54F244	Octal non-inverting 3-state bus transceiver (33203)
* 54F245	Octal non-inverting 3-state bus transceiver (34803)
* 54F251	3-state data multiplexer (33905)
* 54F253	Dual data selectors/multiplexers (33908)
* 54F257	Quad 3-state non-inverting data multiplexer (33906)
* 54F258	Quad 3-state inverting data multiplexer (33907)
54F273	Octal D-type flip-flops
* 54F280	9-bit odd/even parity generators/checkers (34901)


* 54F283	4-bit binary full adders (34201)
54F323	8-bit universal shift/storage register
* 54F352	Dual 4-input multiplexer (33909)
* 54F353	Dual 4-input multiplexer with 3-state outputs (33910)
* 54F373	Octal 3-state D-latch with common enable (34601)
* 54F374	Octal 3-state positive-edge-triggered D register (34105)
54F377	Octal D-type flip-flops with clock enable
54F378	Parallel D-type register with enable
54F379	Quad D-type flip-flops with enable
54F381	Arithmetic logic unit/function generator
54F382	4-bit arithmetic logic unit
* 54F398	Quad 2-port register (35001)
* 54F399	Quad 2-port register (35002)
* 54F521	8-bit identity comparator (34701)
* 54F533	Octal transparent latch (34602)
* 54F534	Octal D-type flip-flop (34106)
54F569	4-bit binary counter















































The 54TTL and ANSI 54TTL Libraries

The 54TTL Library requires approximately 1171 Kbytes of disk storage, and the ANSI 54TTL Library requires approximately 1231 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*54ttl.lib* or *a54ttl.lib*).

The specifications used to construct the models in these libraries were taken from either the Texas Instruments data books or from Mil Spec MIL-M-38510. Parts identified with an asterisk (*) are from MIL-M-38510; the descriptions for these components include the military device type in parentheses.

The release level of the 54TTL and ANSI 54TTL Libraries is 9.0.

Each library contains body drawings and physical, timing, and simulation models for the following 35 components:

- * **5400** Quad 2-input positive NAND gate (00104)
- * **5404** Hex inverter (00105)
- * **5406** Hex inverter buffer/driver with open collector output (00801)
- * **5407** Hex buffer/driver with open collector output (00803)
- * **5408** Quad 2-input positive AND gate (01601)
- * **5410** Triple 3-input positive NAND gate (00103)
- * **5416** Hex inverter buffer/drivers with open collector high-voltage outputs (00802)
- * **5417** Hex buffer/driver with open collector output (00804)
- * **5425** Dual 4-input positive NOR gate with strobe (00403)
- * **5428** Quad 2-input positive NOR gate (16201)
- * **5432** Quad 2-input positive OR gate (16101)
- 5433** Quad 2-input NOR buffers with open collector output
- * **5445** BCD to decimal decoder (01004)
- * **5447** BCD to 7-segment decoder (01007)
- * **5470** AND-gated JK positive edge triggered flip-flop with preset and clear (00206)

5480	Gated full adders
5481	Gated full adders
* 5482	2-bit binary full adders (00601)
5494	4-bit shift registers
* 54116	Dual 4-bit latches (01503)
54120	Dual pulse synchronizers/drivers
* 54121	Monostable multivibrators (01201)
* 54123	Dual retriggerable monostable multivibrators with clear (01203)
54128	50-ohm line driver
* 54150	1-of-16 data selector/multiplexer (01401)
* 54154	4-to-16 line decoder/demultiplexer (15201)
54159	4-to-16 line decoder/demultiplexer
54176	35-MHz presettable decade counters/latches
54177	35-MHz presettable binary counters/latches
54179	4-bit universal shift registers
54185	Binary-to-BCD converter
54198	8-bit bidirectional universal shift registers
54265	Quad complementary output elements
54273	Octal D-type flip-flop
54376	Quad JK flip-flops

Application Notes

Monostable Multivibrators

The 74121, 74122, and 74123 models fully support the simulation and timing behavior of a retrigerrable multivibrator – infinite retrigerring edges and external resetability at any time.

To use the simulation model, logic initialization or initial depositing of the same value (either 0 or 1) to internal signals D0 and D1 must be performed.

To use the timing verification model, the following must be observed:


- The Timing Verifier's directives file (*verifier.cmd*) must include the directive:


```
LATCH_ERR_MODEL CLOSED;
```


- The first trigger edge must occur after 'PULSE_WIDTH' ns.
- The maximum trigger frequency is


```
2 * RETRIG_DIV2 -1
```


edges per 'PULSE_WIDTH' ns. Since RETRIG_DIV2 is defined to be 6 in the model, $2 \times 6 - 1 = 11$ clock edges are permitted in any 'PULSE_WIDTH' ns interval. If an application requires a greater trigger frequency, RETRIG_DIV2 must be redefined in the model.






























Miscellaneous Libraries

This section describes the miscellaneous libraries available from Valid. Note that both standard and ANSI body styles are available with the MEMORY Library; when both libraries are included, the body style selected is determined by the first library name encountered in the library search path or by the last **library** command.

Contents

CMOS Library	4-3
DISCRETE Library	4-23
MEMORY/ANSI MEMORY Libraries	4-29
MM74C Library	4-71



The CMOS Library requires approximately 4327 Kbytes of disk storage. The specifications used to construct the models in this library were taken from the following data books:

- Motorola
- RCA
- National
- Fairchild

The data books were used in the order listed. If the part was not in Motorola, it was taken from RCA. If it was not in either Motorola or RCA, it was taken from National, and so on.

The release level of the CMOS Library is 9.0.

	The library contains bodies and physical, simulation, and timing models for the following 106 components:
4000UB	Quad 2-input NAND
4001B	Quad 2-input NOR
4002B	Dual 4-input NOR
4006B	18-bit static shift register
4008B	4-bit full adder
4011B	Quad 2-input NAND
4012B	Dual 4-input NAND
4013B	Dual D flip-flop
4014B	8-bit static shift register
4015B	Dual 5-bit static shift register
4016B	Quad analog switch/quad multiplexer
4017B	Decade counter/divider
4018B	Presettable divide-by-N counter
4019B	Quad AND/OR select
4020B	14-bit binary counter
4021B	8-bit static shift register
4022B	Octal counter/divider
4023B	Triple 3-input NAND
4024B	7-stage ripple counter
4025B	Triple 3-input NOR
4027B	Dual JK flip-flop
4028B	BCD-to-decimal decoder
4029B	4-bit presettable up/down counter
4030B	Quad exclusive-OR
4032B	Triple serial adder

4034B	8-bit universal bus register
4035B	4-bit shift register
4038B	Triple serial adder
4040B	12-bit binary counter
4042B	Quad latch
4043B	Quad NOR R-S latch
4047B	Monostable/astable multivibrator
4049UB	Hex inverter/buffer
4050B	Hex buffer
4051B	8-channel analog multiplexer
4052B	Dual 4-channel analog multiplexer
4053B	Triple 2-channel analog multiplexer
4060B	14-stage ripple-carry binary counter/divider
4066B	Quad analog switch
4067B	Multiplexer/demultiplexer
4068B	8-input NAND
4069UB	Hex inverter
4070B	Quad exclusive-OR
4071B	Quad 2-input OR
4072B	Dual 4-input OR
4073B	Triple 3-input AND
4075B	Triple 3-input OR
4076B	Quad D-type register
4077B	Quad exclusive-NOR
4078B	8-input NOR

4081B	Quad 2-input AND
4082B	Dual 4-input AND
4093B	Quad 2-input NAND Schmitt trigger
4094B	8-bit bus compatible shift store latch
4098B	Dual monostable multivibrator
4099B	8-bit addressable latch
4160B	Decade counter with asynchronous clear
4161B	Binary counter with asynchronous clear
4162B	Decade counter with synchronous clear
4163B	Binary counter with synchronous clear
4174B	Hex D flip-flop
4175B	Quad D flip-flop
4502B	Strobed hex inverter/buffer
4503B	Hex 3-state buffer
4504B	Hex TTL or CMOS to CMOS level shifter
4508B	Dual 4-bit latch
4510B	BCD up/down counter
4511B	BCD to 7-segment latch/decoder/driver
4512B	8-channel data selector
4514B	4-bit latch/4-to-16 line decoder
4515B	4-bit latch/4-to-16 line decoder
4516B	Binary up/down counter
4517B	Dual 64-bit static shift register
4519B	4-bit AND/OR selector
4520B	Dual binary up counter

4526B	Programmable binary divide-by-N counter
4528B	Dual monostable multivibrator
4529B	Dual 4-channel analog data selector
4530B	Dual 5-input majority logic gate
4532B	8-bit priority encoder
4538B	Dual precision monostable multivibrator
4539B	Dual 4-channel data selector/multiplexer
4549B	Successive approximation register
4551B	Quad 2-input analog mux/demultiplexer
4552B	64 x 4 bit static RAM
4555B	Dual binary to 1-of-4 decoder
4556B	Dual binary to 1-of-4 decoder
4557B	1-to-64 bit variable length shift register
4559B	Successive approximation register
4562B	128-bit static shift register
4572UB	Hex gate
4584B	Hex Schmitt trigger
4585B	4-bit magnitude comparator
4599B	8-bit addressable latch
4724B	8-bit addressable latch
40085B	4-bit magnitude comparator
40103B	8-stage presetable synchronous down counter
40105B	FIFO register
40109B	Quad low-to-high voltage level shifter
40161B	Binary counter with asynchronous clear

40162B	Decade counter with synchronous clear
40163B	Binary counter with synchronous clear
40174B	Hex D flip-flop
40175B	Quad D flip-flop
40192B	BCD up/down counter
40193B	Binary up/down counter

Application Notes

Monostable Multivibrators

The 4098B and 4047B models fully support the simulation and timing behavior of a retrigerrable multivibrator - infinite retriggering edges and external resetability at any time.

To use the simulation model, logic initialization or initial depositing of the same value (either 0 or 1) to internal signals D0 and D1 must be performed.

To use the timing verification model, the following must be observed:

- The Timing Verifier's directives file (*verifier.cmd*) must include the directive:

```
LATCH_ERR_MODEL CLOSED;
```

- The first trigger edge must occur after 'PULSE_WIDTH' ns.
- The maximum trigger frequency is


```
2 * RETRIG_DIV2 -1
```


edges per 'PULSE_WIDTH' ns. Since RETRIG_DIV2 is defined to be 6 in the model, $2*6-1=11$ clock edges are permitted in any 'PULSE_WIDTH' ns interval. If an application requires a greater trigger frequency, RETRIG_DIV2 must be redefined in the model.


Successive Approximation Registers











To use the timing verification model for the 4549B or 4559B successive approximation registers, the Timing Verifier's directive file (*verifier.cmd*) must include the directive:


```
LATCH_ERR_MODEL CLOSED;
```



















4049UB
(SIZE)4050B
(SIZE)4051B
(SIZE)4066B
(SIZE)4052B
(SIZE)4053B
(SIZE)4067B
(SIZE)4068B
(SIZE)4069UB
(SIZE)4070B
(SIZE)4071B
(SIZE)4072B
(SIZE)4073B
(SIZE)




















The DISCRETE Library requires approximately
415 Kbytes of disk storage.

The release level of the DISCRETE Library is 9.0.

The library contains body drawings and physical models for the following 31 components:

4BIT CONNECTOR

ANALOG GND

ANTENNA

ATTENUATOR

BATTERY

CAPACITOR

CHASSIS GND

CONNECTOR

DIODE

EARTH GND

FUSE

GND

INDUCTOR

INTERLOCK

LAMP

LED

LOOP ANTENNA

MULTITAP TRANSFORMER

N JFET

NPN

P JFET

PNP

RESISTOR

SWITCH

TAPPED INDUCTOR

TERMINAL BOARD

TEST POINT

TRANSFORMER

TUNNEL DIODE

VDC


ZENER DIODE


Application Notes

The Discrete Library is a generic library; users must diagram and customize parts to meet their requirements.

The RESISTOR, CAPACITOR, and INDUCTOR models also include simulation and timing models. These models function only as connection elements; the output signal always follows the input signal. Hence, the CAPACITOR can only be used as a coupling capacitor, not as a bypass capacitor. Likewise, the RESISTOR model cannot be used as a pullup or pulldown resistor.

RESISTOR (SIZE)				INTERLOCK	
CAPACITOR (SIZE)				LAMP	
INDUCTOR (SIZE)				TERMINAL BOARD	
TAPPED INDUCTOR				TRANSFORMER	
DIODE				MULTITAP TRANSFORMER	
ZENER DIODE					
TUNNEL DIODE				CONNECTOR	
LED				4BIT CONNECTOR	
VDC				ATTENUATOR	
TEST POINT				SWITCH	
FUSE					





The MEMORY and ANSI MEMORY Libraries

The MEMORY Library requires approximately 4623 Kbytes of disk storage, and the ANSI MEMORY Library requires approximately 4948 Kbytes of disk storage. The physical, timing, and simulation models for each library are identical and differ only in their body drawings. The part name for a component in either library is the same; the body drawing used is determined by the first library name encountered in the library search path (*memory.lib* or *amemory.lib*).

The release level of the MEMORY and ANSI MEMORY Libraries is 9.0.

	Each library contains a body drawing and physical, timing, and simulation models for the following 98 components:
2114AL-1	1024 x 4 static RAM
2147H-1	4096 x 1 static RAM
2148H-3	1024 x 4 static RAM
2164A-15	65536 x 1 dynamic RAM
24S10	256 x 4 bipolar PROM
24S41	1024 x 4 bipolar PROM
24S81	2048 x 4 bipolar PROM
24SA10	256 x 4 bipolar PROM
27128	16384 x 8 EPROM
2716-1	2048 x 8 EPROM
27256	32K x 8 EPROM
2732A-2	4096 x 8 EPROM
27512	64K x 8 EPROM
2764-2	8192 x 8 EPROM
27C256	32K x 8 EPROM
27C64	8K x 8 EPROM
27LS18	32 x 8 bipolar PROM
27LS19	32 x 8 bipolar PROM
27S13	512 x 4 bipolar PROM
27S13A	512 x 4 bipolar PROM
27S181	1024 x 8 bipolar PROM
27S181A	1024 x 8 bipolar PROM
27S185	2048 x 4 bipolar PROM
27S185A	2048 x 4 bipolar PROM
27S19	32 x 8 bipolar PROM

27S191	2048 x 8 bipolar PROM
27S19A	32 x 8 bipolar PROM
27S21	256 x 4 bipolar PROM
27S21A	256 x 4 bipolar PROM
27S25	512 x 8 bipolar PROM
27S25A	512 x 8 bipolar PROM
27S27	512 x 8 bipolar PROM
27S28	512 x 8 bipolar PROM
27S28A	512 x 8 bipolar PROM
27S29	512 x 8 bipolar PROM
27S29A	512 x 8 bipolar PROM
27S291	2048 x 8 bipolar PROM
27S291A	2048 x 8 bipolar PROM
27S33	1024 x 4 bipolar PROM
27S33A	1024 x 4 bipolar PROM
27S41	4096 x 4 bipolar PROM
27S41A	4096 x 4 bipolar PROM
27S43	4096 x 8 bipolar PROM
27S43A	4096 x 8 bipolar PROM
28L22	256 x 8 low-power PROM
28L42	512 x 8 low-power PROM
28L86A	1024 x 8 low-power PROM
28LA22	256 X 8 low-power PROM
28R85	512 x 8 registered PROM
28S42	512 x 8 standard PROM

28S86A	1024 x 8 standard PROM
28S166	2048 x 8 standard PROM
51C256L-15	256K x 1 CHMOS dynamic RAM
51C64L-12	64K x 1 CHMOS dynamic RAM
74F410	16 x 4 RAM with register stack
74S188	32 x 8 PROM
74S288	32 x 8 PROM
74S387	256 x 4 PROM
AM9122-25	256 x 4 static R/W RAM
AM9128-70	2048 x 8 static R/W RAM
AM9150-20	1024 x 4 static R/W RAM
AM93L422	256 x 4 static RAM
AM9864-2	8192 x 8 EEPROM
CY7C122-15	256 x 4 static R/W RAM
CY7C150-15	1024 x 4 static R/W RAM
CY7C166-25	16384 x 4 static R/W RAM
CY7C167-25	16384 x 1 static R/W RAM
CY7C169-25	4096 x 4 static R/W RAM
CY7C185-35	8192 x 4 static R/W RAM
CY7C235-30	1K x 8 CMOS PROM
CY7C263-35	8192 x 8 PROM
CY8C166-25	16384 x 4 static R/W RAM
CY8C185-35	8192 x 4 static R/W RAM
F1600-55	65536 x 1 CMOS static RAM
HM4864-2	65536 x 1 NMOS RAM

HM6116-2	2048 x 8 CMOS RAM
HM6167	16384 x 1 CMOS RAM
HM6264P-15	8192 x 8 CMOS static RAM
HM6514-5	1024 x 4 CMOS static RAM
IDT7130L-90	1024 x 8 CMOS dual port RAM
IDT7130S-90	1024 x 8 CMOS dual port RAM
IMS1420-45	4096 x 4 static RAM
M5M44C256P-10	256K x 4 dynamic RAM
M5M4C1000P-10	1024K x 1 dynamic RAM
MCM10474-15	1024 x 4 static RAM
MCM10474-25	1024 x 4 static RAM
MCM6164-55	8192 x 8 HCMOS static RAM
MCM6664-15	65536 x 1 dynamic RAM
NMC2142A	1024 x 4 static RAM
TC511002-10	1024K dynamic RAM
TC5517B	2048 x 8 CMOS RAM
TC5564P-15	8192 x 8 CMOS static RAM
TMS2149-3	1024 x 4 static RAM
TMS2167-4	16384 x 1 static RAM
TMS4164-12	16384 x 1 dynamic RAM
TMS4256E9-15	256K x 9 dynamic RAM
UPD446-5	2048 x 8 static CMOS RAM
X2210	64 x 4 nonvolatile static RAM


Application Notes


Static RAMs


The static RAM models work for both a CS*-controlled write cycle and a WE*-controlled write cycle. To make the best use of the models, include the following directive in the Timing Verifier's directives file (*verifier.cmd*):


```
latch_err_model closed;
```


If this directive is omitted, the model still works correctly, but the Timing Verifier generates an erroneous hold time violation on the I/O pins.




































































































The MM74C Library


The MM74C Library requires approximately 359 Kbytes of disk storage.


The specifications used to construct the models in this library were taken from the National Semiconductor Data Books.

The release level of the MM74C Library is 9.0.

The library contains body drawings and physical, timing, and simulation models for the following 10 components:

C42	BCD-to-decimal decoder
C74	Dual D-type flip-flop
C154	4-line to 16-line decoder/demultiplexer
C157	Quad 2-input multiplexers
C192	Synchronous 4-bit up/down decade counter
C373	3-state octal D-type latch
C374	3-state octal D-type flip-flop
C902	Hex non-inverting TTL buffer
C910	256-bit 3-state random access read/write memory
C914	Hex Schmitt trigger with extended input voltage






ECL Libraries

This section describes the individual libraries that make up the ECL libraries.

Contents	10K Library	5-3
	10KH and ANSI 10KH Libraries	5-17
	100K Library	5-27



The 10K Library

The 10K Library requires approximately 2196 kbytes of disk storage.

The specifications used to construct the models in this library were taken from the Motorola Data Books.

The release level of the ECL 10K Library is 9.0.

	The 10K library contains body drawings and physical, timing, and simulation models for the following 68 components:
10016	Counter
10100	Quad 2-input NOR with strobe
10101	Quad OR/NOR
10102	Quad 2-input NOR
10103	Quad 2-input OR
10104	Quad 2-input AND
10105	Triple 2-3-2-input OR/NOR
10106	Triple 4-3-3-input NOR
10107	Triple 2-input exclusive-OR/exclusive-NOR
10109	Dual 4-5-input OR/NOR
10110	Dual 3-input 3-output OR
10111	Dual 3-input 3-output NOR
10113	Quad exclusive-OR
10115	Quad line receiver
10116	Triple line receiver
10117	Dual 2-wide 2-3-input OR-AND/OR-AND-invert
10118	Dual 2-wide 3-input OR-AND
10119	4-wide 4-3-3-3-input OR-AND
10121	4-wide OR-AND/OR-AND-invert
10123	Triple 4-3-3 input bus driver
10124	Quad MTTL-to-MECL translator
10125	Quad MECL-to-MTTL translator
10130	Dual latch
10131	Dual D-type master-slave flip-flop
10132	Dual multiplexer with latch and common reset

10133	Quad latch
10134	Dual multiplexer with latch
10135	Dual JK master-slave flip-flop
10136	Universal hexadecimal counter
10137	Universal decade counter
10141	4-bit universal shift register
10145	16 X 4 register file
10153	Quad latch
10154	Binary Counter
10158	Quad 2-input multiplexer
10159	Quad 2-input inverting multiplexer
10160	12-bit parity generator/checker
10161	Binary to 1-of-8 decoder (low)
10162	Binary to 1-of-8 decoder (high)
10163	Error detection/correction circuit
10164	8-line multiplexer
10165	8-input priority encoder
10166	5-bit magnitude comparator
10168	Quad latch
10170	9 plus 2-bit parity generator/checker
10171	Dual binary to 1-of-4 decoder (low)
10172	Dual binary to 1-of-4 decoder (high)
10173	Quad 2-input multiplexer/latch
10174	Dual 4-to-1 multiplexer
10175	Quint latch

10176	Hex D-type master-slave flip-flop
10179	Look-ahead carry block
10180	Dual 2-bit adder/subtractor
10181	4-bit arithmetic logic unit and function generator
10186	Hex D-type master-slave flip-flop with reset
10188	Hex buffer with enable
10189	Hex inverter with enable
10192	Quad bus driver
10195	Hex inverter/buffer
10197	Hex AND
10210	High-speed dual 3-input 3-output OR gate
10211	High-speed dual 3-input 3-output NOR gate
10212	High-speed dual 3-input 3-output OR/NOR gate
10216	High-speed triple line receiver
10231	High-speed dual type-D master/slave flip-flop
10415	1K x 1 RAM
10804	4-bit ECL/TTL inverting bidirectional transceiver with latch
10805	5-bit ECL/TTL inverting bidirectional transceiver with latch

Application Notes

10115 Quad Line Receiver

The three body versions of the 10115 quad line receiver can be used in three different ways:

- As a differential line receiver (Version 1)
- As a non-inverting translator (Version 2)
- As an inverting translator (Version 3)

When the part is used as an inverting/non-inverting translator, one of the input pins must be tied to the bias pin (pin 'V'). If the part has the SIZE property, the user must place a REPLICATE body between the 'V' pin and the input pin since the 'V' pin is a scalar pin and the input pin is a vectored pin. There is a restriction in the current implementation of the model in that the user cannot put a SIZE greater than 4B to the part (there are four sections in a package); otherwise the Packager will not be able to package the part correctly.

Body version 2 is used as a non-inverting translator. The 'V' pin is connected to pin 'B<SIZE-1..0>*' (the pin directly opposite the 'V' pin) through a REPLICATE body. No REPLICATE body is needed for SIZE=1B.

Body version 3 is used as an inverting translator. The 'V' pin is connected to the input of a REPLICATE body (for SIZE > 1B) and the output of the REPLICATE body is connected to pin 'A<SIZE-1..0>' of the part (the pin directly opposite the 'V' pin). No REPLICATE body is needed for SIZE=1B.

10116 Triple Line Receiver

The 10116 triple line receiver has the same considerations as the 10115 quad line receiver except that the maximum size is 3B (SIZE=3B).

10125 Quad MECL-to-MTTL Translator

The 10125 quad MECL-to-MTTL translator has the same considerations as the 10115 quad line receiver.

10216 High-Speed Triple Line Receiver

The 10216 high-speed triple line receiver has the same considerations as the 10115 quad line receiver except that the maximum size is 3B (SIZE=3B).

Receiver/Translator Modifications**10115****10116****10125****10216**

The following parts have been modified to allow proper packaging:


Quad line receiver


Triple line receiver


Quad MECL-to-MTTL translator


High-speed triple line receiver


The bias pin (pin V) of body version 1 of the above components has been changed from an invisible pin to a visible, off-grid pin centered between the two input pins. When individual sections of one of these components are to be included in the same package, the bias pins from each section must be wired together (using the blue button).

















The 10KH and ANSI 10KH Libraries

The ECL 10KH Library and ANSI 10KH Libraries both require approximately 464 Kbytes of disk storage.

The specifications used to construct the models in these libraries were taken from the Motorola ECL data books.

The release level of the ECL 10KH and ANSI 10KH Libraries is 9.0.

	The libraries contain body drawings and physical, timing, and simulation models for the following 12 components:
10H104	Quad 2-input AND
10H115	Quad line receiver
10H116	Triple line receiver
10H131	Dual D-type master-slave flip-flop
10H158	Quad 2-input multiplexer
10H174	Dual 4-to-1 multiplexer
10H175	Quint latch
10H176	Hex D-type master-slave flip-flop
10H179	Look-ahead carry block
10H180	Dual 2-bit adder/subtractor
10H181	4-bit arithmetic logic unit and function generator
10H186	Hex D-type master-slave flip-flop with reset

Application Notes

10115 Quad Line Receiver

The three body versions of the 10115 quad line receiver can be used in three different ways:

- As a differential line receiver (Version 1)
- As a non-inverting translator (Version 2)
- As an inverting translator (Version 3)

When the part is used as an inverting/non-inverting translator (Version 2 or Version 3), one of the input

	<p>pins must be tied to the bias pin (pin 'V'). If the part has the SIZE property, the user must place a REPLICATE body between the 'V' pin and the input pin since the 'V' pin is a scalar pin and the input pin is a vectored pin. There is a restriction in the current implementation of the model in that the user cannot put a SIZE greater than 4B to the part (there are four sections in a package); otherwise the Packager will not be able to package the part correctly.</p> <p>Body version 2 is used as a non-inverting translator. The 'V' pin is connected to pin 'B<SIZE-1..0>*' (the pin directly opposite the 'V' pin) through a REPLICATE body. No REPLICATE body is needed for SIZE=1B.</p> <p>Body version 3 is used as an inverting translator. The 'V' pin is connected to the input of a REPLICATE body (for SIZE > 1B) and the output of the REPLICATE body is connected to pin 'A<SIZE-1..0>' of the part (the pin directly opposite the 'V' pin). No REPLICATE body is needed for SIZE=1B.</p>
10116 Triple Line Receiver	The 10116 triple line receiver has the same considerations as the 10115 quad line receiver except that the maximum size is 3B (SIZE=3B).
Receiver/Translator Modifications	The following components have been modified to allow proper packaging:
10115 10116	Quad line receiver Triple line receiver

DELAY_EQ Property

The bias pin (pin V) of body version 1 of the above components has been changed from an invisible pin to a visible, off-grid pin centered between the two input pins. When individual sections of one of these components are to be included in the same package, the bias pins from each section must be wired together (using the blue button).


The ANSI 10KH library supports specification of a **DELAY_EQ** property on the simulation model primitives.


Use the **DELAY_EQ** property on the model along with the **USER_EXPRESSION** directive in the *simulate.cmd* file to adjust primitive delay times for various test conditions. By combining the property and the directive, you avoid changing the delay values directly on the SIM models in the library and eliminate the need to recompile the design each time the delay is changed.


For example, to increase the delay on the simulation models for the library by a factor of two, include the following **USER_EXPRESSION** in the *simulator.cmd* file:


```
user_expression fast, rep='delay*2.0';
```


For additional information on the **USER_EXPRESSION** directive, refer to the “Expression Evaluator” section of the *ValidSIM Reference Manual*.











The 100K Library

The 100K Library requires approximately 1537 Kbytes of disk storage.

The specifications used to construct the models in this library were taken from the Fairchild Data Books.

The release level of the ECL 100K Library is 9.0.

	The library contains body drawings and physical, timing, and simulation models for the following 39 components:
100101	Triple 5-input OR/NOR
100102	Quint 2-input OR/NOR with enable
100107	Quint exclusive-OR/NOR
100112	Quad driver with enable
100113	Quad driver
100114	Differential line receiver
100117	Triple 2-wide OR-AND/OR-AND-invert
100118	5-wide 5-4-4-4-2 OR-AND/OR-AND-invert
100122	9-bit buffer
100123	Hex bus driver
100124	Hex TTL-to-ECL translator
100125	Hex ECL-to-TTL translator
100126	9-bit backplane driver
100130	Triple D-type latch
100131	Triple D-type flip-flop
100136	4-stage counter/shift register
100141	8-bit shift register
100142	4 x 4 content addressable memory
100145	16 x 4 read/write register file
100150	Hex D-type latch
100151	Hex D-type flip-flop
100155	Quad multiplexer/latch
100156	Mask-merge
100158	8-bit shift matrix
100160	Dual parity generator/checker

100163	Dual 8-input multiplexer
100164	16-input multiplexer
100165	Universal priority encoder
100166	9-bit comparator
100170	Universal demultiplexer/decoder
100171	Triple 4-input multiplexer with enable
100179	Carry look-ahead
100180	Fast 6-bit adder
100181	4-bit binary/BCD ALU
100182	9-bit Wallace tree adder
100183	2 x 8-bit recode multiplier
100255	ECL 100K-to-TTL converter
100422	256 x 4-bit static random access memory
100474	1024 x 4-bit static random access memory

Application Notes

100114 Hex TTL-to-ECL Translator

The three body versions of the 10114 hex TTL-to-ECL translator can be used in three ways:

- As a differential line receiver (Version 1)
- As a non-inverting translator (Version 2)
- As an inverting translator (Version 3)

When the part is used as an inverting/non-inverting translator (Version 2 or Version 3), one of the input pins must be tied to the bias pin (pin 'V'). If the part has the SIZE property, the user must place a REPLICATE body between the 'V' pin and the input pin since the 'V' pin is a scalar pin and the input pin is a vectored pin. There is a restriction in the current implementation of the model in that the user cannot put a SIZE greater than 5B to the part (there are five sections in a package); otherwise the Packager will not be able to package the part correctly.

Body version 2 is used as a non-inverting translator. The 'V' pin is connected to pin 'B<SIZE-1..0>*' (the pin directly opposite the 'V' pin) through a REPLICATE body. No REPLICATE body is needed for SIZE=1B.

Body version 3 is used as an inverting translator. The 'V' pin is connected to the input of a REPLICATE body (for SIZE > 1B) and the output of the REPLICATE body is connected to pin 'A<SIZE-1..0>' of the part (the pin directly opposite the 'V' pin). No REPLICATE body is needed for SIZE=1B.

**100125 – Hex
ECL-to-TTL
Translator****Receiver/Translator
Modifications****100114****100125**


The 100125 hex ECL-to-TTL translator has the same considerations as the 100114 except that the maximum size is 6B.


The following components have been modified to allow proper packaging:


Hex TTL-to-ECL Translator


Hex ECL-toTTL Translator


The bias pin (pin V) of body version 1 of the above components has been changed from an invisible pin to a visible, off-grid pin centered between the two input pins. When individual sections of one of these components are to be included in the same package, the bias pins from each section must be wired together (using the blue button).















The LOGIC ARRAY Libraries

This section describes the individual libraries that make up the LOGIC ARRAY libraries.

Contents

Programmable Logic Devices User's Guide	6-3
NEWPAL20 Library	6-17
NEWPAL24 Library	6-23
ADVPAL Library	6-33
IFL Library	6-40



Programmable Logic Devices User's Guide

This document details a technique for modeling Programmable Logic Devices (PLDs), including PAL, PROM, FPGA, FPLA, and FPLS devices. The technique provides a convenient and compact way of describing accurate gate-level models where precise simulation and timing analysis is required.

The technique modifies blank, or unprogrammed, base models for a particular PLD made up of standard SCALD primitives. A JEDEC format file is used to modify the device's database and to customize, or program, the part.

The release level of the Programmable Logic Devices User's Guide is 9.1.

Modeling Programmable Logic Devices

The major difference between PLD libraries and standard SCALD libraries is that the PLD library is not referenced during a Graphics Editor session. Rather, a device in the PLD library represents a "base" model that is brought into your account and customized, similar to the treatment of a physical device. Several programs and scripts are provided to develop a PLD model.

The basic PLD modeling scheme is that models are defined in two parts, or *pages*. One page represents the base, or logical, model of the PLD and is constructed using standard SCALD primitives (with the SIZE property) to reproduce the internal gate array structure of the PLD. This section of the model accurately represents a blank, unprogrammed device.

The other page represents reserved space for a connectivity file made up of the actual programmable AND/OR arrays. This file, when added to the base model, completes the programming for the device. A data conversion routine is provided to create this file from a JEDEC format file specification.

Implementing Programmable Logic Devices

A Pascal-based program, *genpld*, is provided to generate the programmable logic of the device. The function of this program is to provide a device-independent logic array generator complemented by a base model that provides buffers and registers to interface to the outside world. The base model is also used to attach the timing information. *Genpld* produces the second page of the model in GED connectivity file format.

Two major files are required by the *genpld* program:

Fusemap file

This file is in standard JEDEC format to provide the program with the necessary information about blown and intact fuses. This file is obtained by an independent front end running on either the workstation or some other host. Currently, three tools are supported on the SCALD system (ABEL, CUPL, and PALASM) to produce this JEDEC format file.

PLD description file

This file specifies the size and node names of a particular PLD. This file is used to generate the logic and to connect the base model with the corresponding programmable array. One description file is required for each device model, and additional parts may be added without changing the software. The intent is that Valid supplies all files, although experienced users can model parts themselves. An example of the file format is outlined on page 6-14.

Genpld actually generates AND and OR gates and connects them by building nodes. The logic is optimized for the actual number of terms used and also

makes extensive use of vectors in order to keep the number of primitives and signal names (synonyms) to a minimum. An optional text file that describes non-SCALD primitives may be specified. This feature adds the capability to interface to other simulators. The text file contains various AND and OR gate primitives that describe the formal form of the primitive and the naming of input and output pins. You must change the base model in the library to completely support this feature; the default is to use the SCALD primitives. *Genpld* also reads in the signal name syntax configuration file (*config.dat*) in order to determine the library format.

Genpld accepts the following command-line arguments:

- s *simulator_primitive_filename* (optional argument)
- p *PLD_description_filename* (required argument)
- j *jedec_file* (optional argument)

Genpld is completely embedded in shell scripts and is transparent to the user. These scripts manage the environment, including:

- Moving and deleting files
- Providing a user-friendly interface
- Performing extensive error checking

User Interface

Three shell programs are provided to create and manipulate PLDS:

- *makepld* Make PLD
- *genpld* Blow fuses (program device)
- *rempld* Remove PLD

The program functions are detailed below. A flowchart is provided on page 6-16.

Makepld

The basic function of the *makepld* program is to create a new, unique part in your work area (your account) by copying a part from an existing library. To run this program, type:

```
makepld
```

The program prompts for the following entries:

- *Device name (type) from library* (for example, 16R8, 16L8, etc.).
- *Device name for part in your account* (for example, pal_1, P7035A, decoder2). The program tests to be sure the name you enter is unique. The device name you enter must be compatible with the operating system's file name syntax. No spaces or special characters are permitted.
- *Your working SCALD directory*. The program tests for an existing Valid SCALD directory. The SCALD directory name you enter must be in the current directory.

When this information is correctly entered, *makepld* copies the requested device from the library into your account under the new device name. An entry is made in the specified SCALD directory, and a "chips" entry is made in the file *plds.prt*. *Pls.prt* is a local part file created by *makepld* that contains the chips information for all of your PLDs in your SCALD directory. This file is read by the Packager when schematics containing the PLDs are processed.

The *makepld* program changes the names of drawings in several files to avoid complaints from the Compiler.

The *makepld* program provides a basic body shape for use in drawings, the foundation for simulator and verifier models (unprogrammed), and the basic chips information for a device. You can modify the body shape with respect to shape, size, pin orientation, bubbles, and notes. You should not add or delete pins or change pin names (adding, deleting, and changing pin names is possible; a detailed knowledge of library modeling is required). The body has a default property "label" that is modified to reflect the name of the device. The property value appears as text that may be moved, scaled, or displayed invisibly by the Graphics Editor.

Genpld

The basic function of the *genpld* program is to read a fusemap file in JEDEC format and then to program your PLD. Before running this program, you must create the input JEDEC file by running the PALASM program (PALS only), CUPL, or ABEL (see associated user documentation).

You may also choose to generate a JEDEC file on another host with other tools such as AMAZE (Signetics); the JEDEC file then must be moved to the SCALD system via RS232, tape, or diskette. To run the program, type:

```
genpld
```

The program prompts for the following entries:

- *PLD name* (the name you gave the device)
- *PLD JEDEC file name*

Genpld checks the status of the PLD and reports if the device has been previously programmed. You may overwrite the previous PLD description or quit. The program displays the header from the specified file for your inspection before proceeding.

A data conversion routine reads the JEDEC file and generates a connectivity file that is added to the device model (the program also performs some file cleanup to keep the Compiler from complaining).

Unlike physical PLD devices, these models can be programmed and reprogrammed as required. It is not necessary to make a new PLD or to modify the schematic.

	<p>Note: <i>Genpld</i> uses several temporary files in the <i>/tmp</i> directory. Files in this directory with the same names as those used by this program are deleted.</p>
Caution	<p>The PALASM program does not accept tabs in the equations file. Check to be sure your screen editor does not insert tabs automatically (the UNIX/ULTRIX expand command can be used to remove tabs). Also, when using the equation section, be sure to include the "DESCRIPTION:" keyword at the end of the file.</p>
Rempld	<p>The basic function of the <i>rempld</i> program is to remove a PLD from your account. This program removes the subdirectory for the specified PLD, the corresponding SCALD directory entry, and the entry in the <i>plds.prt</i> file.</p> <p>To run this program, type:</p> <pre>rempld</pre> <p>The program prompts for the following entries:</p> <ul style="list-style-type: none">• <i>PLD name</i>• <i>Your working SCALD directory</i> <p>Before removing the PLD, the program reports the status of the device. At this point, you may choose whether or not to continue the removal process.</p>
Note:	<p>A PLD may be removed using the Graphics Editor; its entry, however, remains in <i>plds.prt</i> unless the entry is manually deleted from the file. In case the device is subsequently reentered without removing the physical information, the Packager issues Error 201.</p>

Programmable Logic Devices and Scald Software

Graphics Editor

PLDs behave in a unique way since they are created outside of the Graphics Editor and are simply "plugged-in" to your SCALD directory.

PLDs behave in a unique way since they are created outside of the Graphics Editor and are simply "plugged-in" to your SCALD directory.

When a PLD is created prior to starting a session of the Graphics Editor, the PLD device appears in your directory and is ready for immediate use. If a Graphics Editor session is currently running when a PLD is made, the PLD does not automatically appear in your directory. Accordingly, the Graphics Editor must reread the working directory before the PLD can be used. The recommended procedure is to use the **ignore** and **use** directory commands from within the Graphics Editor; note that any bodies created in the working directory disappear from the current schematic with the **ignore** command and then reappear with the **use** command. Alternately, you can exit the current Graphics Editor session and restart the editor.

The output pins of devices that have programmable output pins are individually bubbleable. You should section the part in order to map the logical names to the physical pins.

Compiler

A special SCALD directory has been created in the library for "primitives" used in the modeling of PLDS. This directory (*pld.sdir*) is used only for device modeling purposes and should not be referenced by the user in the Compiler directives file. The name of the PLD library or libraries used must be referenced with the LIBRARY directive (for example, LIBRARY NEWPAL24;) and should be included in the master library file. All information required to compile locally is in your account. When compiling for logic (to package a PLD design), it is not necessary to first run *genpld*; when compiling for sim or time, *genpld* must run to "program" the PLD before compiling the design.

Simulator

I/O pins that are programmed as inputs must be driven by external gates for simulation purposes. I/O pins functioning as inputs have an internal three-state buffer on the node in a high-impedance state. This state is propagated on the pin and cannot be overridden by the Simulator; only a gate on the schematic can drive this node.

Timing Verifier

The Timing Verifier models are essentially duplicates of their corresponding Simulator models. You should be aware that when these complex models are verified on a schematic, the verifier outputs timing information for signals internal to the model (in addition to all other signals in the design). Although this additional information may be a nuisance, the Timing Verifier results are correct. Devices that have three state outputs must be enabled (for example, in a case file); otherwise high impedance may propagate back via feedback paths and thus result in an unknown state.

Packager

PLD chips files can be modified to accommodate the Packager. The Packager performs checks on nets to determine if any design rules have been violated (for example, outputs tied together of incompatible types; see the *ValidPACKAGER Reference Manual* for details). The chips information is created by the *makepld* program in the *plds.prt* file. This file must be referenced as a library file (with the LIBRARY directive) in the Packager directives file.

PLD Description File Format

```
device_name (* must be in lower case *)
:AND_TERMS
  SIZE_AND {size} (* number of and gates *)
  SIZE_INPUT {size}:{skip}(* input + feedback *)
  INPUT_NAME {signalname}(* input + feedback in fuseaddress order *)
  FUSE_STARTADDRESS {fuseaddresses}(* e.g., 1712 *)
  FIXED (* for proms *)
  OUTPUT_NAME {signalname}

:OR_TERMS
  SIZE_OR {size}
  SIZE_INPUT {size}:{skip}
  INPUT_NAME {signalname}
  FUSE_STARTADDRESS {fuseaddresses}
  FIXED (* for pals *)
  OUTPUT_NAME {signalname}

:CONTROL_TERMS
  SIZE_AND {size}
  SIZE_INPUT {size}:{skip}
  INPUT_NAME {signalname}
  FUSE_STARTADDRESS {fuseaddresses}
  NONE
  OUTPUT_NAME {signalname}

:SPECIAL_FUSES
  RANGE={fuseaddress..fuseaddress}:{skip}:
    {input_signature<bitsubscript> or constant}:
    {output_signature<bitsubscript>}:{floatvalue}:{O or A}
  SINGLE={fuseaddress}:{input_signature<bitsubscript> or constant}:
    {output_signature<bitsubscript>}:{floatvalue}
```

Figure 6-1. PLD Description File Format

Remarks

- All signal names must have a bit subscript.
- All signal names must be in upper case.
- No numeric characters are allowed in a signal name.
- The optional A or O parameter in the RANGE directive causes AND or OR gates to be built.
- All parameters to a directive are separated by colons.

Design Flow





Figure 6-2. PLD Design Flow



The NEWPAL20 Library

The NEWPAL20 Library requires approximately 1703 Kbytes of disk storage.

The specifications used to construct the models in this library were taken from the Monolithic Memories data books.


The release level of the NEWPAL20 Library is 9.3.


The library contains body drawings and physical, timing, and simulation models for the following 32 components:


10H8	16L8D
10L8	16LD8
10P8	16P2
12H6	16P8
12L6	16R4
12P6	16R4A
14H4	16R4B
14L4	16R4D
14P4	16R6
16C1	16R6B
16H2	16R8
16HD8	16R8A
16L2	16R8B
16L8	16RP4
16L8A	16RP6
16L8B	16RP8


Application Notes


- The NEWPAL20 library requires the *libutil* software package; this package is installed in the */u0/tools* or */usr/valid/tools* directory.
- Please refer to the *Programmable Logic Devices User's Guide* at the front of this section.











The NEWPAL24 Library

The NEWPAL24 Library requires approximately 1439 Kbytes of disk storage.

The specifications used to construct the models in this library were taken from the Monolithic Memories data books.


The release level of the NEWPAL24 Library is 9.3.

The library contains body drawings and physical, timing, and simulation models for the following 40 components:


6L16A	20L10
8L14A	20L10A
12H10	20L10B
12L10	20P2
12P10	20R4
14H8	20R4A
14L8	20R4B
14P8	20R6
16H6	20R6A
16L6	20R8
16P6	20R8A
18H4	20R8B
18L4	20RS4
18P4	20RS8
20C1	20RS10
20H2	20S10
20L2	20X4
20L8	20X8
20L8A	20X10
20L8B	22P10A

Application Notes


- The NEWPAL24 library requires the *libutil* software package; this package is installed in the */u0/tools* or */usr/valid/tools* directory.
- Please refer to the *Programmable Logic Devices User's Guide* at the front of this section.




14P8




16H6




16L6




16P6




18H4




18L4







20L8B




20L10




20L10A




20L10B










20P2




20R4









20X8




20X10



22P10A





The ADVPAL Library

The ADVPAL Library requires approximately 1986 Kbytes of disk storage.

The specifications used to create the models in this library were taken from the following data books:

- Advanced Micro Devices
- Altera
- Lattice
- Monolithic Memories
- Texas Instruments


The appropriate data book is noted with each component.


The release level of the ADVPAL Library is 9.3.

	The library contains body drawings and physical, timing, and simulation models for the following 15 components:
16V8	Lattice GAL16V8A
18P8	AMD AMPAL18P8
18P8A	AMD AMPAL18P8A
18P8B	AMD AMPAL18P8B
20RA10	MMI 20RA10
20V8	Lattice GAL20V8A
22V10	AMD PAL22V10
22VP10	TI TIBPAL22VP10-25M
23S8	MMI AMPAL23S8
32R16	MMI PAL32R16
32VX10	MMI PAL32VX10
EP300	Altera EP300
EP600	Altera EP600
EP900	Altera EP900
T19L8	TI TIBPALR19L8

Application Notes

- The ADVPAL library requires the *libutil* software package; this package is installed in the */u0/tools* or */usr/valid/tools* directory.
- Please refer to the *Programmable Logic Devices User's Guide* at the front of this section.







XLABELX



XLABELX





The IFL Library

The IFL Library requires approximately 711 Kbytes of disk storage.


The specifications used to construct the models in this library were taken from the Signetics data books.


The release level of the IFL Library is 9.3.


	The library contains body drawings and physical, timing, and simulation models for the following 12 components:
82S100	FPLA (Field Programmable Logic Array)
82S101	FPLA
82S103	FPGA (Field Programmable Gate Array)
82S105	FPLS (Field Programmable Logic Sequencer)
82S151	FPGA
 82S153	FPLA
82S153A	FPLA
82S155	FPLS 4-Bit Register
82S157	FPLS 6-Bit Register
82S159	FPLS 8-Bit Register
 82S161	FPLA
82S167	FPLS

Application Notes

- The IFL library requires the *libutil* software package; this package is installed in the */u0/tools* or */usr/valid/tools* directory.
- Please refer to the *Programmable Logic Devices User's Guide* at the front of this section.







Additional Libraries

The following libraries are available for use on the SCALD system. These libraries are supplied directly by the manufacturer; for additional information, contact your Valid Sales Representative.

AMCCQ700	LMA 9K
C6000	MCA1200
CDC6000	MCA2500
FGC	MCA2800
HCA6300	MCA2900
LCA 10K	SCX3MU
LCB 15	TISC

Index

Numbers

- 100K library, *Vol II*: 5-23
 - application notes, *Vol II*: 5-26
- 10K library, *Vol II*: 5-3
 - application notes, *Vol II*: 5-8
- 10KH library, *Vol II*: 5-15
 - application notes, *Vol II*: 5-16
- 54 series libraries, *Vol II*: 3-1
- 54ALSTTL library, *Vol II*: 3-89
- 54ASTTL library, *Vol II*: 3-71
- 54FAST library, *Vol II*: 3-171
- 54HCMOS library, *Vol II*: 3-125
 - application notes, *Vol II*: 3-133
- 54LSTTL library, *Vol II*: 3-3
 - application notes, *Vol II*: 3-11
- 54STTL library, *Vol II*: 3-53
- 54TTL library, *Vol II*: 3-193
 - application notes, *Vol II*: 3-196
- 74 series libraries, *Vol I*: 2-1

A

- A SIZE PAGE border, *Vol I*: 1-4
- ADVPAL library, *Vol II*: 6-33
 - application notes, *Vol II*: 6-34
- ALSTTL library, *Vol I*: 2-119

ANSI libraries

- 10KH, *Vol II*: 5-15
- 54ALSTTL, *Vol II*: 3-89
- 54ASTTL, *Vol II*: 3-71
- 54FAST, *Vol II*: 3-171
- 54HCMOS, *Vol II*: 3-125
- 54LSTTL, *Vol II*: 3-3
- 54STTL, *Vol II*: 3-53
- 54TTL, *Vol II*: 3-193
- ALSTTL, *Vol I*: 2-119
- ASTTL, *Vol I*: 2-91
- FAST, *Vol I*: 2-201
- HCMOS, *Vol I*: 2-153
- LSTTL, *Vol I*: 2-3
- MEMORY, *Vol II*: 4-29
- STTL, *Vol I*: 2-69
- TTL, *Vol I*: 2-267
- application notes
 - 100K library, *Vol II*: 5-26
 - 10K library, *Vol II*: 5-8
 - 10KH and ANSI 10KH libraries, *Vol II*: 5-16
 - 54HCMOS and ANSI 54HCMOS libraries, *Vol II*: 3-133
 - 54LSTTL and ANSI 54LSTTL libraries, *Vol II*: 3-11
 - 54TTL and ANSI 54TTL libraries, *Vol II*: 3-196
- ADVPAL library, *Vol II*: 6-34
- CMOS library, *Vol II*: 4-9
- DISCRETE library, *Vol II*: 4-25
- FACT library, *Vol I*: 2-297
- FAST and ANSI FAST libraries, *Vol I*: 2-211

application notes (*continued*)

HCMOS and ANSI HCMOS libraries,
Vol I: 2–161
IFL library, *Vol II:* 6–40
LSTTL and ANSI LSTTL libraries,
Vol I: 2–14
MEMORY and ANSI MEMORY
libraries, *Vol II:* 4–34
NEWPAL20 library, *Vol II:* 6–18
NEWPAL24 library, *Vol II:* 6–24
RCACMOS library, *Vol I:* 2–314
TTL and ANSI TTL libraries, *Vol I:*
2–273

approximation registers, successive,
Vol II: 4–10

ASTTL library, *Vol I:* 2–91

B

B SIZE PAGE border, *Vol I:* 1–4

blown fuses, *see* fusemap file

bodies

DEFINE, *Vol I:* 1–4
DRAWING, *Vol I:* 1–4, 1–8
FLAG, *Vol I:* 1–4
MERGE/DEMERGE, *Vol I:* 1–4 to 1–5
NOT, *Vol I:* 1–6
ORIGIN, *Vol I:* 1–7
PIN NAME, *Vol I:* 1–7
REPLICATE, *Vol I:* 1–7
SIGN EXTEND, *Vol I:* 1–7
SIM_DIRECTIVES, *Vol I:* 1–9
SLASH, *Vol I:* 1–7

bodies (*continued*)

SYNONYM, *Vol I:* 1–8
and MERGE bodies, *Vol I:* 1–5
and NOT bodies, *Vol I:* 1–6
TAP, *Vol I:* 1–6
TIME_DIRECTIVES, *Vol I:* 1–9
VALID A SIZE PAGE, *Vol I:* 1–9
VALID B SIZE PAGE, *Vol I:* 1–9
borders, page, *Vol I:* 1–4, 1–9
bubble checker, *Vol I:* 1–6
buses, *Vol I:* 1–4

C

capacitive loading effects, *Vol I:*
2–162; *Vol II:* 3–134

CMOS library, *Vol II:* 4–3
application notes, *Vol II:* 4–9

commands, system

expand, *Vol II:* 6–10
genpld, *Vol II:* 6–5 to 6–6, 6–9 to
6–10, 6–12
makepld, *Vol II:* 6–7
rempld, *Vol II:* 6–10

Compiler and programmable logic
devices, *Vol II:* 6–12

config.dat file, *Vol II:* 6–6

connectivity file, *Vol II:* 6–4
creating, *Vol II:* 6–9

creating

connectivity files, *Vol II:* 6–9
JEDEC files, *Vol II:* 6–9
programmable parts, *Vol II:* 6–7

D

DEFINE body, *Vol I*: 1-4
 DELAY_EQ property, *Vol I*: 2-211;
Vol II: 5-18
 description file, programmable logic devices, *Vol II*: 6-5 to 6-6
 format, *Vol II*: 6-14
 design flow, programmable logic devices, *Vol II*: 6-16
 directives
 LIBRARY, *Vol II*: 6-12, 6-13
 USER_EXPRESSION, *Vol II*: 5-18
 directories
 pld.sdir, *Vol II*: 6-12
 /tmp, *Vol II*: 6-10
 DISCRETE library, *Vol II*: 4-23
 application notes, *Vol II*: 4-25
 DRAWING body, *Vol I*: 1-4, 1-8

E

ECL libraries, *Vol II*: 5-1
 100K, *Vol II*: 5-23
 10K, *Vol II*: 5-3
 10KH and ANSI 10KH, *Vol II*: 5-15
 equations file tabs, *Vol II*: 6-10
 expand command, *Vol II*: 6-10

F

FACT library, *Vol I*: 2-293
 application notes, *Vol II*: 2-297
 FAST library, *Vol I*: 2-201
 application notes, *Vol II*: 2-211
 files
 config.dat, *Vol II*: 6-6
 connectivity, *Vol II*: 6-4
 creating, *Vol II*: 6-9
 equation, *Vol II*: 6-10
 fusemap, *Vol II*: 6-5
 reading, *Vol II*: 6-9
 JEDEC format, *Vol II*: 6-4
 parts (programmable logic devices),
Vol II: 6-8
 plds.prt, *Vol II*: 6-8, 6-13
 removing programmable logic devices, *Vol II*: 6-10
 programmable logic device
 description, *Vol II*: 6-5 to 6-6,
 6-14
 simulate.cmd
 DELAY_EQ property, *Vol I*: 2-211,
 5-18
 PIN_DELAY property, *Vol I*: 2-297,
 2-314
 verifier.cmd, *Vol II*: 4-10
 FLAG body, *Vol I*: 1-4
 format file, JEDEC, *Vol II*: 6-3, 6-4
 FPGA, FPLA, FPLS, *see* programmable logic device
 fusemap file, *Vol II*: 6-5
 reading, *Vol II*: 6-9

G

gate-level model, *see* programmable logic device

GED

and programmable logic devices,
Vol II: 6-11
commands
ignore, *Vol II:* 6-11
library, *Vol I:* 2-1; *Vol II:* 3-1,
4-1
use, *Vol II:* 6-11

generating programmable logic, *Vol II:*
6-5 to 6-6

genpld command, *Vol II:* 6-5 to 6-6,
6-9 to 6-10, 6-12
and /tmp directory, *Vol II:* 6-10

H

HCMOS library, *Vol I:* 2-153
application notes, *Vol I:* 2-161
capacitive loading effects, *Vol I:*
2-162

I

IFL library, *Vol II:* 6-45
ignore command, *Vol II:* 6-11
implementing programmable logic
devices, *Vol II:* 6-5 to 6-6
intact fuses, *see* fusemap file
interface signals, *Vol I:* 1-7
I/O pins, *Vol II:* 6-12

J

JEDEC files
creating, *Vol II:* 6-9
formatting, *Vol II:* 6-3, 6-4

L

libraries
100K, *Vol II:* 5-23
10K, *Vol II:* 5-3
10KH, *Vol II:* 5-15
54 series, *Vol II:* 3-1
54ALSTTL, *Vol II:* 3-89
54ASTTL, *Vol II:* 3-71
54FAST, *Vol II:* 3-171
54HCMOS, *Vol II:* 3-125

libraries (*continued*)
 54LSTTL, *Vol II*: 3-3
 54STTL, *Vol II*: 3-53
 54TTL, *Vol II*: 3-193
 74 series, *Vol I*: 2-1
 ADVPAL, *Vol II*: 6-33
 ALSTTL, *Vol I*: 2-119
 ANSI
 10KH, *Vol II*: 5-15
 54ALSTTL, *Vol II*: 3-89
 54ASTTL, *Vol II*: 3-71
 54FAST, *Vol II*: 3-171
 54HCMOS, *Vol II*: 3-125
 54LSTTL, *Vol II*: 3-3
 54STTL, *Vol II*: 3-53
 54TTL, *Vol II*: 3-193
 ALSTTL, *Vol I*: 2-119
 ASTTL, *Vol I*: 2-91
 FAST, *Vol I*: 2-201
 HCMOS, *Vol I*: 2-153
 LSTTL, *Vol I*: 2-3
 MEMORY, *Vol II*: 4-29
 STTL, *Vol I*: 2-69
 TTL, *Vol I*: 2-267
 ASTTL, *Vol I*: 2-91
 CMOS, *Vol II*: 4-3
 DISCRETE, *Vol II*: 4-23
 ECL, *Vol II*: 5-1
 100K, *Vol II*: 5-23
 10K, *Vol II*: 5-3
 10KH and ANSI 10KH, *Vol II*: 5-15
 FACT, *Vol I*: 2-293

libraries (*continued*)
 FAST, *Vol I*: 2-201
 HCMOS, *Vol I*: 2-153
 IFL, *Vol II*: 6-45
 LSTTL, *Vol I*: 2-3
 manufacturer-supported, *Vol II*: A-1
 MEMORY, *Vol II*: 4-29
 MM74C, *Vol II*: 4-71
 NEWPAL20, *Vol II*: 6-19
 NEWPAL24, *Vol II*: 6-27
 PHANTOM, *Vol I*: 1-13
 RCACMOS, *Vol I*: 2-309
 SIM, *Vol I*: 1-25
 STANDARD, *Vol I*: 1-3
 STTL, *Vol I*: 2-69
 TIME, *Vol I*: 1-17
 TTL, *Vol I*: 2-267
 TUTORIAL, *Vol I*: 1-35
library command, *Vol I*: 2-1; *Vol II*: 3-1, 4-1
 LIBRARY directive, *Vol II*: 6-12, 6-13
 libutil software support package
 ADVPAL library, *Vol II*: 6-34
 NEWPAL20 library, *Vol II*: 6-21
 NEWPAL24 library, *Vol II*: 6-28
 loading effects, capacitive, *Vol I*: 2-162; *Vol II*: 3-134
 logic devices, programmable, *Vol II*: 6-3 to 6-18
 LSB, *see* least significant bit
 LSTTL library, *Vol I*: 2-3
 application notes, *Vol I*: 2-14

M

makepld command, *Vol II*: 6–7, 6–13
manufacturer-supported libraries,
Vol II: A–1
MEMORY library, *Vol II*: 4–29
 application notes, *Vol II*: 4–34
MERGE/DEMERGE bodies, *Vol I*: 1–4 to
 1–5
MM74C library, *Vol II*: 4–71
modeling programmable logic devices,
Vol II: 6–3 to 6–18
modifying programmable logic devices,
Vol II: 6–8
monostable multivibrators
 54HCMOS and ANSI 54HCMOS
 libraries, *Vol II*: 3–133
 54LSTTL and ANSI 54LSTTL libraries,
 Vol II: 3–11
 54TTL and ANSI 54TTL libraries,
 Vol II: 3–196
CMOS library, *Vol I*: 4–9
HCMOS and ANSI HCMOS libraries,
 Vol I: 2–161
LSTTL and ANSI LSTTL libraries,
 Vol I: 2–14
TTL and ANSI TTL libraries, *Vol I*:
 2–273
most significant bit, *Vol I*: 1–6
MSB, *see* most significant bit
multi-bit signals, *see* buses
multivibrators, *see* monostable
 multivibrators

N

NEWPAL20 library, *Vol II*: 6–19
 application notes, *Vol II*: 6–18
NEWPAL24 library, *Vol II*: 6–27
 application notes, *Vol II*: 6–24
NOT bodies, *Vol I*: 1–6

O

open collector and emitter technology,
Vol I: 1–14
ORIGIN body, *Vol I*: 1–7
overwriting programmable logic device
 descriptions, *Vol II*: 6–9

P

Packager and programmable logic
 devices, *Vol II*: 6–13
PAL, *see* programmable logic device
PALASM program, *Vol II*: 6–10
parts file, programmable logic devices,
 Vol II: 6–8
PHANTOM library, *Vol I*: 1–13
PIN_DELAY property, *Vol I*: 2–297,
 2–314
PIN NAMES body, *Vol I*: 1–7
pins, I/O, *Vol II*: 6–12
pld.sdir directory, *Vol II*: 6–12
PLDs, *see* programmable logic devices
plds.prt file, *Vol II*: 6–8, 6–13
 removing programmable logic
 devices, *Vol II*: 6–10

programmable logic devices, *Vol II*:
 6-3 to 6-18
 and SCALD software, *Vol II*: 6-11 to
 6-13
 chips information, *Vol II*: 6-8
 creating
 connectivity files, *Vol II*: 6-9
 new parts, *Vol II*: 6-7
 description file format, *Vol II*: 6-14
 design flow, *Vol II*: 6-16
 implementing, *Vol II*: 6-5 to 6-6
 modeling scheme, *Vol II*: 6-4
 modifying, *Vol II*: 6-8
 overwriting previous descriptions,
 Vol II: 6-9
 PLD description file, *Vol II*: 6-5 to
 6-6
 removing, *Vol II*: 6-10
 tabs in PALASM equation file, *Vol II*:
 6-10

programs

- PALASM, *Vol II*: 6-10
- user interface, *Vol II*: 6-7 to 6-10

PROMs, *see* programmable logic devices

properties

- DELAY_EQ, *Vol I*: 2-211; *Vol II*:
 5-18
- PIN_DELAY, *Vol I*: 2-297, 2-314
- SIZE, *Vol I*: 1-7
 - and programmable logic devices,
 Vol II: 6-4
 - and TAP bodies, *Vol I*: 1-6
- WIRE-GATE, *Vol I*: 1-15

R

RCACMOS library, *Vol I*: 2-309
 application notes, *Vol I*: 2-314
 reading fusemap files, *Vol II*: 6-9
 registers, successive approximation,
 Vol II: 4-10
 removing programmable logic devices,
 Vol II: 6-10
 rempld command, *Vol II*: 6-10
 REPLICATE body, *Vol I*: 1-7

S

SCALD software and programmable logic devices, *Vol II*: 6-11

SIGN EXTEND body, *Vol I*: 1-7

signals

- interface, *Vol I*: 1-7
- vectored, *Vol I*: 1-4

SIM library, *Vol I*: 1-25

SIM_DIRECTIVES body, *Vol I*: 1-9

simulate.cmd file

- DELAY_EQ property, *Vol I*: 2-211;
 Vol II: 5-18
- PIN_DELAY property, *Vol I*: 2-297,
 2-314

Simulator

- and programmable logic devices,
 Vol II: 6-12
- directives, USER_EXPRESSION, *Vol II*:
 5-18

SIZE property, *Vol I:* 1-7
and programmable logic devices,
Vol II: 6-4
and TAP bodies, *Vol I:* 1-6

SLASH body, *Vol I:* 1-7

software support, *libutil* package
ADVPAL library, *Vol II:* 6-34
NEWPAL20 library, *Vol II:* 6-21
NEWPAL24 library, *Vol II:* 6-28

STANDARD library, *Vol I:* 1-3

STTL library, *Vol I:* 2-69

successive approximation registers,
Vol II: 4-10

SYNONYM body, *Vol I:* 1-8
and MERGE bodies, *Vol I:* 1-5
and NOT bodies, *Vol I:* 1-6

system commands

expand, *Vol II:* 6-10
genpld, *Vol II:* 6-5 to 6-6, 6-9 to
6-10, 6-12
makepld, *Vol II:* 6-7
rempld, *Vol II:* 6-10

T

tabs in PALASM equation file, *Vol II:*
6-10

TAP bodies, *Vol I:* 1-6

TIME library, *Vol I:* 1-17

TIME_DIRECTIVES body, *Vol I:* 1-9
Timing Verifier and programmable
logic devices, *Vol II:* 6-13

/tmp directory, *Vol II:* 6-10

TTL library, *Vol I:* 2-267
application notes, *Vol I:* 2-273

TUTORIAL library, *Vol I:* 1-35

U

unprogrammed devices, *see*
programmable logic devices

use command, *Vol II:* 6-11

USER_EXPRESSION directive, *Vol II:*
5-18

user interface programs, *Vol II:* 6-7 to
6-10

V

VALID A SIZE PAGE body, *Vol I:* 1-9

VALID B SIZE PAGE body, *Vol I:* 1-9

vectored signals, *Vol I:* 1-4

verifier.cmd file, *Vol II:* 4-10

W

WIRE-GATE property, *Vol I:* 1-15