

V70 Series Processor Operation and Service

Mini-Computer Operations

2722 Michelson Drive P.O. Box C-19504 Irvine, California 92713



V70 SERIES PROCESSOR

Operation and Service Manual

UP-8635 98A 9906 026

DECEMBER 1977

The statements in this publication are not intended to create any warranty, express or implied. Equipment specifications and performance characteristics stated herein may be changed at any time without notice. Address comments regarding this document to Sperry Univac, Mini-Computer Operations, Publications Department, 2722 Michelson Drive, P.O. Box C-19504, Irvine, California, 92713.

© 1977 SPERRY RAND CORPORATION

CHANGE RECORD

Page Number	Issue Date	Change Description
Various	11-77	Deleted all references to Varian.
	·	
	,	

Change Procedure:

When changes occur to this manual, updated pages are issued to replace the obsolete pages. On each updated page, a vertical line is drawn in the margin to flag each change and a letter is added to the page number. When the manual is revised and completely reprinted, the vertical line and page-number letter are removed.

LIST OF EFFECTIVE PAGES

Page Number	Change in Effect
A11	Complete revision.

TABLE OF CONTENTS

SECTION 1 GENERAL DESCRIPTION

SECTION 2 INSTALLATION

2.1 INSPECTION	. 2-1
2.2 PHYSICAL DESCRIPTION	2-1
2.3 INTERCONNECTION	. 2-1
SECTION 3 OPERATION	
3.1 SWITCHES AND INDICATORS	3-1
3.1.1 POWER Switch	3-1
3.1.2 STEP/RUN Switch and STEP and RUN Indicators	3-1
3.1.3 START Switch	3-1
3.1.4 BOOT Switch	3-1
3.1.5 Register-Entry Switches and Register-Display Indicators	3-3
3.1.6 DISPL CLR Switch	.3-3
3.1.7 DISPLAY SELECT Switches and Indicators	3.3
3.1.7.1 MEM Switch	3-3
3.1.7.2 STATUS Switch	3-3
3.1.7.3 Switch	3-3
3.1.7.4 P Switch	3-3
3.1.7.5 REG Switch	3-4
3.1.8 DISPL and ENTER Switches	3-4
3.1.9 REG SELECT Switches and Indicators	3-4
3.1.10 CLEAR and INCR Switches	3-5
3.1.11 INT Switch	3.5
3.1.12 RESET Switch	3.5
3.1.13 SENSE Switches and Indicators	3.5
3.1.14 BOOT SELECT Switch	3-5
3.2 MANUAL OPERATIONS	3-5
3.2.1 Displaying Register Contents	3.5
3.2.2 Displaying Memory Contents	3∙5
3.2.3 Displaying Overflow Status	3.6
3.2.4 Entering Data in Memory	3-6
3.2.5 Entering Data in a Register	
3.3 PROGRAM EXECUTION	3-6
3.3.1 Power On	3-6
3.3.2 Loading the Bootstrap Program	3-6
3.3.3 Executing a Stored Program	3-8

CONTENTS

SECTION 4 THEORY OF OPERATION

4.1 GENERAL	
4.2 FUNCTIONAL DESCRIPTION	
4.2.1 Central Control	
4.2.2 Data Loop	4.:
4.2.3 Memory Control	4-:
4.2.4 I/O Data Loop	4-:
4.2.5 I/O Control	4-:
4.3 CENTRAL CONTROL CIRCUITS	
4.3.1 Instruction Register	4.4
4.3.2 Instruction Field Selector	
4.3.3 Instruction Decoder	
4.3.4 Instruction Decoding Logic	
4.3.5 Address Control	
4.3.6 Address Selector	
4.3.7 Control Store	
4.3.8 Buffer Control	
4.3.9 Register Field Selector	_
4.3.10 Control Store Buffer (Bits 32-63)	
4.3.11 Control Store Buffer (Bits 32-63)	
4.3.12 Memory, 1/O, and Clock Control	
4.3.13 Reset Logic	
4.3.14 Interrupt Logic	
4.3.15 Supervisor Control and Clocks	
4.3.16 Execution Control	4.16
4.4 DATA LOOP CIRCUITS	
4.4.1 Control Store Buffer (Bits 0-31)	
4.4.2 Register Files A and B	
4.4.3 File Control	
4.4.4 Latch A Control	
4.4.5 Latch A	
4.4.6 Latch B Control	
4.4.7 Latch B	
4.4.8 B Multiplexor	
4.4.9 Arithmetic and Logic Unit	
4.4.10 ALU Control	
4.4.11 Register Control	4-26
4.4.12 Shift Control	
4.4.13 Operand Control	4-27
4.4.14 Operand Register	4-29
4.4.15 Key Register	4-29
4.4.16 Program Counter	4-29
4.4.17 Shift Counter	4-29
4.4.18 Status and Test Logic	
4.5 MEMORY CONTROL CIRCUITS	
4.5.1 Address Multiplexor	
4.5.2 Address Latch	4.32
4.5.3 Address Drivers	
4.5.4 Address Comparator	
4.5.5 Data Multiplexor	
4.5.6 Data Drivers	
4.5.7 I/O Latch	
4.5.8 Input Latch	
TOO HIPME LARGIT	

SECTION 4 THEORY OF OPERATION (continued)

4.5.9 Instruction Buffer	
4.5.10 Writing Drivers	
4.5.11 Key Logic	
4.5.12 Clock Generator	
4.5.13 Control Sequencer	
4.5.14 Priority Logic	4-34
4.5.15 Control Logic 1	4-34
4.5.16 Control Logic 2	4-34
4.6 I/O DATA LOOP	4-34
4.6.1 I/O Multiplexor	4-36
4.6.2 1/O Register	
4.6.3 I/O Drivers and Receivers	
4.7 I/O CONTROL	
4.7.1 Microinstruction Sequencing	4-38
4.7.1.1 Address Selector	
4.7.1.2 Address Counter	
4.7.1.3 I/O Control Store	
4.7.1.4 Buffer	
4.7.2 Decoding and Sequencing Control	
4.7.2.1 Address-Counter Loading Control	
4.7.2.2 Address Selector Control	
4.7.2.3 Clock Inhibitor	
4.7.2.4 I/O Function Decoder	
4.7.2.5 Inhibit-Idle Control	
4.7.3 Interrupt and DMA Control	
4.7.3.1 Interrupt Clock Generator	
4.7.3.2 Sample Control Logic	
4.7.3.3 Interrupt Acknowledgment Control	
4.7.3.4 Interrupt Flip-Flop	
4.7.3.5 Interrupt Clock Inhibitor	
4.7.3.6 DMA Acknowledgment Control	
4.7.4 I/O Data-Loop Control	
4.7.5 Processor-I/O Control	
4.7.5.1 I/O Done and Write Control	
4.7.5.2 Request and Acknowledgment Control	
4.7.5.3 Miscellaneous Control	
4.7.6 Drivers/Receivers and Miscellaneous Control	
4.7.6.1 Drivers/Receivers	
4.7.6.2 Buffers and Decoder	
4.7.6.3 Function and Data Ready Control	
4.7.6.4 Memory Time-Out	
4.7.7 Programmed I/O Operation	
4.7.8 Interrupt Operation	
4.7.9 Normal DMA Operations	
4.7.10 High-Speed DMA Operations	
4.8 CONTROL-STORE WORD FORMAT	
4.9 CONTROL-STORE WORD FORMAT	
4.9.1 Normal Addressing	
4.9.2 Normal Addressing	
+, J. & 10 (t) a) / 10 150 Audi 633 ilg	/

SECTION 4 THEORY OF OPERATION (continued)

4.9.3 Field-Selection Addressing	4-72
4.9.4 Conditional-Test Addressing	
4.9.5 Interrupt Addressing	
4.9.6 Decoding Addressing	
4.10 CONTROL-PANEL CIRCUITS	
4.10.1 File Address Register	
4.10.2 Toggle Register	
4.10.3 Clock Generator	
4.10.4 Run-Mode Control	
4.10.5 Interrupt Control	
4.10.6 Blink Oscillator	
4.10.7 Input Encoder and I/O Bus Drivers	
4.10.8 I/O Control Buffer	
4.10.9 Display Register	
4.10.10 Display-Selection Register	
4.10.11 Pulse Register	
4.10.12 Data-Display Drivers and Light-Emitting Diodes	
4.10.13 Switches, Debounce and Pull-Up Circuits	
4.10.14 I/O Bus Terminators	
4.11 Microprogramming Examples	
4.11.1 LDA Instruction	
4.11.2 STA Instruction	
7.11.2 0174 1134 024 031	
SECTION 5 MAINTENANCE	
5.1 TEST EQUIPMENT	
5.1 TEST EQUIPMENT	5-
5.1 TEST EQUIPMENT	5-1
5.1 TEST EQUIPMENT	5·
5.1 TEST EQUIPMENT	5.
5.1 TEST EQUIPMENT	5.
5.1 TEST EQUIPMENT	
5.1 TEST EQUIPMENT 5.2 CIRCUIT BOARDS 5.3 CIRCUIT-COMPONENT IDENTIFICATION SECTION 6 MNEMONICS LIST OF ILLUSTRATIONS Figure 2-1. Processor or Option Board Figure 2-2. Control Panel Board Figure 2-3. Typical Mainframe Installation Figure 2-4. Interconnection Diagram Figure 3-1. Processor Control Panel Figure 4-1. Processor Functional Block Diagram Figure 4-2. Processor Bus Structure	
5.1 TEST EQUIPMENT 5.2 CIRCUIT BOARDS 5.3 CIRCUIT-COMPONENT IDENTIFICATION SECTION 6 MNEMONICS LIST OF ILLUSTRATIONS Figure 2-1. Processor or Option Board Figure 2-2. Control Panel Board Figure 2-3. Typical Mainframe Installation Figure 2-4. Interconnection Diagram Figure 3-1. Processor Control Panel Figure 4-1. Processor Functional Block Diagram	
5.1 TEST EQUIPMENT 5.2 CIRCUIT BOARDS 5.3 CIRCUIT-COMPONENT IDENTIFICATION SECTION 6 MNEMONICS LIST OF ILLUSTRATIONS Figure 2-1. Processor or Option Board Figure 2-2. Control Panel Board Figure 2-3. Typical Mainframe Installation Figure 2-4. Interconnection Diagram Figure 3-1. Processor Control Panel Figure 4-1. Processor Functional Block Diagram Figure 4-2. Processor Bus Structure	
5.1 TEST EQUIPMENT 5.2 CIRCUIT BOARDS 5.3 CIRCUIT-COMPONENT IDENTIFICATION SECTION 6 MNEMONICS LIST OF ILLUSTRATIONS Figure 2-1. Processor or Option Board Figure 2-2. Control Panel Board Figure 2-3. Typical Mainframe Installation Figure 2-4. Interconnection Diagram Figure 3-1. Processor Control Panel Figure 4-1. Processor Functional Block Diagram Figure 4-2. Processor Bus Structure Figure 4-3. Central Control Block Diagram	
5.1 TEST EQUIPMENT 5.2 CIRCUIT BOARDS 5.3 CIRCUIT-COMPONENT IDENTIFICATION SECTION 6 MNEMONICS LIST OF ILLUSTRATIONS Figure 2-1. Processor or Option Board Figure 2-2. Control Panel Board Figure 2-3. Typical Mainframe Installation Figure 2-4. Interconnection Diagram Figure 3-1. Processor Control Panel Figure 4-1. Processor Functional Block Diagram Figure 4-2. Processor Bus Structure Figure 4-3. Central Control Block Diagram Figure 4-4. Instruction Decoder ROMs Block Diagram Figure 4-4. Instruction Decoder ROMs Block Diagram	
5.1 TEST EQUIPMENT	2-2 2-2 2-2 3-2 4-1 4-5 4-6 4-9
5.1 TEST EQUIPMENT	

LIST OF ILLUSTRATIONS (continued)

Figure	4-9. [Data Loop Block Diagram	.4-17
Figure	4-10.	Control Store Buffer (Bits 0-31)	.4-18
Figure	4-11.	Register Files Block Diagram	.4-19
Figure	4-12.	Latch A Block Diagram	.4-20
Figure	4-13.	B-Multiplexor Block Diagram	.4-23
Figure	4-14.	ALU Block Diagram	.4-24
Figure	4.15.	Memory Control Block Diagram	.4-31
Figure	4-16.	Clock and Sequencer Waveforms	.4-33
Figure	4-17.	Processor Clock Inhibiting	.4-35
Figure	4-18.	I/O Data Loop Block Diagram	.4-35
-		I/O Multiplexor Block Diagram	
Figure	4.20.	Byte-Transfer Modes of I/O Register	.4-38
Figure	4-21.	Microinstruction-Sequencing Circuits	.4-39
Figure	4-22.	I/O Control Store and Buffer Block Diagram	.4-39
Figure	4-23.	I/O Control-Store Word Format	.4-40
Figure	4-24.	Decoding and Sequencing Control	4-46
		Interrupt and DMA Control	
		I/O Data Loop Control	
		Processor I/O Control	
		Drivers/Receivers and Miscellaneous Control	
-		Normal I/O Operations	
Figure	4-30.	High-Speed DMA Operations	4.52
_		Memory Time-Out Waveforms	
Figure	4-32.	Programmed I/O Control Waveforms	4-54
Figure	4-33.	Interrupt Flow Diagram	4-56
Figure	4-34.	Interrupt Timing Waveforms	4-57
Figure	4-35.	Sub-Operation 1 Timing Waveforms	. 4-58
Figure	4-36.	Sub-Operation 2 Timing Waveforms	4-58
Figure	4-37.	Sub-Operation 3 Timing Waveforms	4-59
Figure	4-38.	Sub-Operation 4 and 5 Timing Waveforms	4-61
Figure	4-39 .	Sub-Operation 6 Timing Waveforms	4-61
Figure	4-40.	Sub-Operation 7 Timing Waveforms	4-62
Figure	4-41.	Normal DMA Waveforms	4-63
Figure	4-42.	High-Speed DMA Waveforms	4-64
Figure	4-43.	Control-Store Word Format (Sheet 1 of 4)	4-68
Figure	4-43.	Control-Store Word Format (Sheet 2 of 4)	4-69
Figure	4-43.	Control-Store Word Format (Sheet 3 of 4)	4-70
Figure	4-43.	Control-Store Word Format (Sheet 4 of 4)	4-71
Figure	4-44.	Normal Addressing	.4-72
Figure	4-45.	Normal/TS Field Addressing	4-73
Figure	4-46 .	Formation of Field-Selection Addressing	4-74
Figure	4-47.	Addressing When Condition is Not Met	4.76
_		Interrupt Addressing	
		Output Formats of ROM Decoders	
Figure	4- 50.	Decoding Address Components	4.78
-		Control-Panel Circuits Block Diagram	
Figure	4-52.	Interrupt Control Waveforms	4-81
Figure	4-53.	I/O Control Buffer Waveforms	4-83

LIST OF ILLUSTRATIONS (continued)

Figure 4-54. Pulse Register Waveforms	4-84		
Figure 4-55. Flowchart for LDA Instruction			
Figure 4-56. Flow Diagram of LDA Instruction			
Figure 4-57. STA Instruction Timing Diagram	4-89		
LIST OF TABLES			
Table 1-1. Processor Specifications	1-1		
Table 3-1. Register Selection Codes for Basic Instruction Set	3-4		
Table 3-2. Register Selection Codes for Extended Instruction Set			
Table 3-3. Automatic Bootstrap Programs for High-Speed and Teletype Readers			
Table 3-4. Automatic Bootstrap Program for Disc Memory	3-7		
Table 3-5. Manual Bootstrap Programs			
Table 4-1. Instruction Multiplexor Truth Table (IC Type SN74151)			
Table 4-2, A2 ROM Truth Table			
Table 4-3. A3 ROM Truth Table	4-7		
Table 4-4. Register Multiplexor Truth Table (IC Type SN74151)	4-12		
Table 4-5. T-Field Decoder Truth Table			
Table 4-6. S-Field Decoder Truth Table			
Table 4-7, IM-Field Decoder Truth Table			
Table 4-8, Register File Address Codes			
Table 4-9. Shifting Multiplexor Truth Table			
Table 4-10. B-Field Codes			
Table 4-11. ALU Operations			
Table 4-12. Register-Control Decoder Truth Table			
Table 4-13. Shift-Left Multiplexors Truth Table			
Table 4-14. Shift-Right Multiplexors Truth Table			
Table 4-15. Operand Register Modes			
Table 4-16. Address Multiplexor Truth Table			
Table 4-17. I/O Multiplexor Truth Table			
Table 4-18. I/O Register Modes			
Table 4-19. Programmed I/O for SEN, EXC, and EXC2 Instructions			
Table 4-20. Programmed I/O, Input-Data Transfer			
Table 4-21. Programmed I/O, Output-Data Transfer			
Table 4-22. DMA, Trap-Out Operation			
Table 4-23, DMA, Trap-In Operation			
Table 4-24. High-Speed DMA, Trap-Out Operation			
Table 4-25. High-Speed DMA, Trap-In Operation			
Table 4-26. I/O Interrupt Operation			
Table 4-27. Field-Selection Addressing Contribution			
Table 4-28. Test Conditions			
Table 4-29. TS-Field Interrupt Functions			
Table 4-30. Toggle Register Truth Table			
Table 4-31. Input Encoder Truth Table			
·			
Table 6-1. Mnemonics	0-1		

SECTION 1 GENERAL DESCRIPTION

The V70 Series Processor Manual describes the processor, I/O control, and control panel.

NOTE:

In this manual, unless otherwise specified, the term "V70 Series" applies to the following computer models: V72, V73, V75, V76, and 77-600.

The manual is divided into six sections:

- Features and specifications of the processor, and related publications
- · Installation and interconnection data
- Operation
- · Theory of operation
- Maintenance
- Mnemonics list

Documents such as logic diagrams, schematics and parts lists are supplied in a system documentation package. This documentation is assembled when the equipment is shipped, and reflects the configuration of a specific system.

The following list contains the part numbers of other manuals pertinent to the V70 series computers (the x at the end of each document number is the revision number and can be any digit 0 through 9):

8K Core Memory Manual	98 A 9906 03x
8K Semiconductor Memory Manual	98 A 9906 04x
16K Core Memory Manual (1200 ns)	98 A 9906 24x
16K Core Memory Manual (990 ns)	98 A 9906 25×
Option Board Manual	98 A 9906 05x
Power Supply (Universal) Manual	98 A 9906 06x
V72 Power Supply Manual	98 A 9906 12x
Microprogramming Guide	98 A 9906 07x
Writable Control Store Manual	98 A 9906 08x
Memory Map Manual	98 A 9906 10x
MAINTAIN III Manual	98 A 9952 07x

High-speed logic and use of a 60-nanosecond access-time control store permits the processor to execute a single microinstruction in 165 nanoseconds. A processor interface is provided that permits the internal control-store to be disabled by a writable control store allowing for special applications through user microprograms. Other features of the processor are:

- · High performance through instruction pipelining
- Extendable architecture through microprogramming
- Independent operation of memory, I/O, and processor functions
- Multiple-bus structure
- 16 general-purpose registers
- Comprehensive set of shift, arithmetic, and logical functions

Table 1-1 lists the specifications of the processor.

Table 1-1. Processor Specifications

Parameter	Specification		
Speed	165 nanoseconds (microinstruction execution time)		
Word length	16 bits		
Logic levels (internal)	High = $+2.4$ to $+5.0$ V dc Low = -0.4 to $+0.8$ V dc		
Logic levels (I/O bus)	High = $+2.8$ to $+3.6$ V dc Low = -0.4 to $+0.8$ V dc		
Power	Processor board: 5V dc at 12A Option board (with all options): 5V dc at 11A Control-panel board: 5V dc at 2.1A Termination shoes (on back of mainframe): 5V dc at 3.2A		
Environment	0 to 50 degrees C, 10 to 90 percent relative humidity without condensation.		
Forced-air cooling	For each 3W dc power, one cubic foot of air per minute applied above and below each circuit board.		

SECTION 2 INSTALLATION

2.1 INSPECTION

The processor has been packed and inspected to ensure its arrival in good working order. To prevent damage, take care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. Ascertain that wires and cables are neither loose nor broken, and that hardware is secure. If damage exists:

- a. Notify the transportation company.
- b. Notify Sperry Univac.
- c. Save all packing material.

2.2 PHYSICAL DESCRIPTION

The processor circuits are on the 15.6 by 19 inch processor board (p/n 44P0614), the I/O control circuits are on a portion of the 15.6 by 19 inch option board (p/n 44P0619), and the control-panel circuits are on the 5.5 by 17.3 inch control-panel board (p/n 44P0645). On the control-panel board, is mounted a switch assembly (p/n 44P0647) containing control-panel switches. The printed-circuit (PC) boards are illustrated in figures 2-1 and 2-2.

Figure 2-3 shows the locations of the processor, option, and control-panel boards in a typical mainframe installation. The control panel can be hinged open (figure 2-3) or completely removed from the mainframe as follows:

- a. Pull out the control panel to the locked position (approximately 2 inches).
- b. Lift up on the control panel a fraction of an inch. The panel can now be hinged down to its open position.
- c. For complete removal of the control panel, unplug cables from connectors J1 and J2 on the control-panel board, press in the locking devices on sides of slides, and pull panel completely out of the mainframe.
- d. To install the control panel back into the mainframe, insert slides into slide rails and slide the panel toward the mainframe (the slide locking devices must be pressed to move panel past the locked position).

2.3 INTERCONNECTION

Circuit-board connector functions are listed as follows:

- a. Processor board
 - P1, memory and power
 - J2. writable control store
 - J3. writable control store
 - J4, option board
 - J5. I/O lines
 - J6, multiple processor and writable control store
- b. Option board
 - P1, memory and power
 - J2. not used
 - J3. auxiliary I/O lines
 - J4, processor board
 - J5, I/O lines
 - J6, writable control store and processor
 - J7. priority memory access
 - J8. Teletype
- c. Control-panel board
 - J1, I/O lines
 - J2. power
 - J3, switch assembly
 - J4, switch assembly

The pin assignments for these circuit-board connectors are given in the logic diagrams of each board (in System Maintenance Manual). Logic diagram part numbers are:

- a. Processor logic diagram, p/n 91B0378.
- b. Option logic diagram, p/n 91B0401.
- c. Control-panel logic diagram, p/n 91B0406.

Interconnection of the processor, option, and control-panel boards is shown in figure 2-4.





Figure 2-1. Processor or Option Board



NOTE: ELECTRICAL CONNECTIONS BETWEEN CONTROL-PANEL BOARD AND SWITCH ASSEMBLY ARE VIA J3 AND J4

Figure 2-2. Control Panel Board





Figure 2-3. Typical Mainframe Installation (Seven-Inch Chassis)



VT11-1672

Figure 2-4. Interconnection Diagram

SECTION 3 OPERATION

This section describes the operation of the V70 series computers.

3.1 SWITCHES AND INDICATORS

All switches and indicators required for operating the computer are located on the control panel. Not all computer models have the BOOT SELECT switch located in the upper half of the control panel shown in figure 3-1; however, the other controls and indicators are the same on all models. Except for the POWER and BOOT SELECT switches, which are key-operated, all control-panel switches are pushbuttons.

3.1.1 POWER Switch

The POWER switch is a key-operated, four-position switch that controls the ac line voltage to the computer power supply.

In the OFF position, the ac line voltage is removed from the input of the power supply and the optional data saver is disabled (if present). NOTE: When turning off power on systems with semiconductor memory, do not restore power for at least 30 seconds to ensure the refresher logic is operating.

In the HOLD position, the ac line voltage is applied to the power supply. All dc voltages are disabled except those required to maintain data in the semiconductor memory. Neither the computer nor the control panel is operational.

In the ON position, the ac line voltage is applied to the power supply. Both the computer and control panel are fully operational.

The CONSOLE DISABLE position is jumper-selectable to operate in two modes:

- a. All control-panel pushbutton switches are disabled.
- b. Only the STEP/RUN and RESET switches are disabled.

The jumper is factory installed on the control-panel circuit board. With the POWER switch in the CONSOLE DISABLE position, the ac line voltage is applied to the power supply, the computer is operational, and the control-panel indicator lights are functional. The key can be removed from the POWER switch in any of the four positions.

To turn off the computer from the CONSOLE DISABLE position, turn the POWER switch ON, place the computer in the step mode (using STEP/RUN switch), and then turn the POWER switch to either HOLD (to maintain data in semiconductor memory) or OFF.

3.1.2 STEP/RUN Switch and STEP and RUN Indicators

The STEP/RUN switch is an alternate-action switch that switches the computer alternately to the step and run modes. In the step mode, the STEP indicator lights. In the run mode, the RUN indicator blinks until the START switch is pressed, at which time the RUN indicator comes on continuously.

When the computer is in the step mode, pressing the STEP/RUN switch places the computer in the run mode. The STEP indicator goes out and the RUN indicator blinks. When in the run mode, the computer is ready to be started (by pressing the START switch).

When the computer is in the run mode and has been started, pressing the STEP/RUN switch halts the computer after the current instruction has been executed and the next instruction fetched and loaded into the I register. The RUN indicator goes out and the STEP indicator lights. In addition, a halt instruction (after the computer has been started) halts the computer and causes the RUN indicator to blink.

3.1.3 START Switch

When the computer is in the run mode but has not been started, pressing the START switch starts the program at the location specified by the contents of the program counter. The RUN indicator stops blinking and comes on continuously.

When the computer is in the step mode, pressing the START switch executes the instruction in the instruction register. Then it fetches the next instruction from the memory address specified by the contents of the program counter and loads it in the instruction register. The STEP indicator remains on.

3.1.4 BOOT Switch

The BOOT switch allows the bootstrap program to be loaded into the computer memory automatically. The bootstrap program enables the loading of the binary load/dump program into memory. When BOOT is pressed, the RUN indicator lights. Refer to the program execution portion of this section for bootstrap program loading procedures.

1.111-2127

SPEITRY LI		V77-600
BOOT SELECT		
LISPL CLR		
POWER HOLD CIN OFF - CONSOLI	SENSE OF PL DISPLAY SELECT REG SELECT CLIAP INTO O O O O O O O O O O O O O O O O O O	STEP RUN START

3.1.5 Register-Entry Switches and Register-Display Indicators

The top row of control panel lights comprises the 16 register-dislay indicators. They display the contents of the display register. This register, located on the control panel circuit board, can be loaded from the register-entry switches on the control panel just below the 16 indicators. In addition, 16-bit data words can be loaded into the display register under control of the DISPLAY SELECT and REG SELECT switches (sections 3.1.7 and 3.1.9), allowing visual inspection of the contents of various registers and memory addresses.

Any of the sixteen bits can be set by pressing the corresponding register-entry switch. With a bit set, the corresponding display indicator lights. Pressing a registerentry switch for a bit already set has no effect. Bits can be reset only to zero by pressing the DISPL CLR switch (section 3.1.6).

For negative data, the sign bit (bit 15) is set (one).

3.1.6 DISPL CLR Switch

The contents of the display register can be cleared (reset to zero) by pressing the DISPL CLR switch. This turns off all sixteen display indicators.

3.1.7 DISPLAY SELECT Switches and Indicators

The five DISPLAY SELECT switches are used to select one of several registers for displaying its contents on the register display indicators and altering them from the register-entry switches. Pressing any DISPLAY SELECT switch cancels any previous selection, turns off the indicators for the previous selection, and lights the indicators for the new selection. Pressing DISPL CLEAR (section 3.1.6) clears the display register and turns off the display indicators.

3,1.7.1 **MEM** Switch

The MEM switch selects the memory for data entry or display. For entering data into memory and displaying the contents of memory refer to the manual operations (section 3.2).

3.1.7.2 STATUS Switch

The STATUS switch displays the status of various signals from the processor. To display the status of these processor signals:

a. Turn the POWER switch ON.

- b. Place the computer in the step mode.
- c. Press STATUS.

The register-display indicators now indicate the following:

- Bit 15, Key register bit 15 (DCK15+)
- Bit 14, Key register bit 14 (DCK14+)
- Bit 13, Key register bit 13 (DCK13+)
- Bit 12, Key register bit 12 (DCK12+)
- Bit 11, Arithmetic and logic unit carry (DCNDC+)
- Bit 10, Arithmetic and logic unit sign (DSGN+)
- Bit 9, Arithmetic and logic unit output equals all ones (DEO +)
- Bit 8, Arithmetic and logic unit overflow (DOVF+)
- Bit 7, Shift counter output bit 4 (DSC04+)
- Bit 6, Shift counter output bit 3 (DSC03+)
- Bit 5, Shift counter output bit 2 (DSC02 +)
- Bit 4, Shift counter output bit 1 (DSC01+)
- Bit 3, Shift counter output bit 0 (DSC00+)
- Bit 2. Arithmetic and logic unit output zero (DCNOZ +)
- Bit 1, Supervisor mode (CESK+)
- Bit 0, Not used

3.1.7.3 | Switch

The I switch selects the instruction (I) register for data display or entry. Pressing the I switch while the RUN indicator is off or blinking (step mode or halted) displays the contents of the instruction register on the register-display indicators. Changing the contents of the display register, by pressing the DISPLAY CLR switch and the register entry switches, automatically changes the contents of the instruction register. The instruction register contains the instruction to be executed next.

3.1.7.4 P Switch

The P switch selects the program (P) counter for data display or entry. Pressing the P switch while the RUN indicator is off or blinking (step mode or halted) displays the contents of the program counter on the register-display indicators. Changing the contents of the display register, by pressing the DISPLAY CLR and register-entry switches, automatically changes the contents of the program counter. The program counter contains the address of the next instruction to be fetched.

3.1.7.5 REG Switch

The REG switch enables one of the registers designated by the REG SELECT switches (section 3.1.9) to be selected for data display or entry.

3.1.8 DISPL and ENTER Switches

The DISPL switch is used with the MEM switch (section 3.1.7.1) for displaying memory data on the register-display indicators.

The ENTER switch is used with the MEM switch to load data into memory from the register-entry switches.

The procedures for displaying memory data and entering data into memory are described under manual operations (section 3.2).

3.1.9 REG SELECT Switches and Indicators

When the REG switch (section 3.1.7.5) is pressed, any desired general-purpose register can be selected for displaying its contents on the register-display indicators or altering its contents from the register-entry switches. The register selection is accomplished by entering a binary code using the four REG SELECT switches designated 8, 4, 2, 1. A one bit is produced by pressing the appropriate REG SELECT switch; a zero bit is produced by not pressing the switch. A one bit causes the corresponding indicator to light. Table 3-1 lists the binary codes for specific registers used with the basic instruction set. Table 3-2 lists the binary codes for specific registers used with the extended instruction set. When the binary code has been entered, the register-display indicators automatically display the contents of the selected register. Changing the contents of the display register, using the DISPLAY CLR and register-entry switches (sections 3.1.5 and 3.1.6), automatically changes the contents of the selected register.

Table 3-1. **Register Selection Codes for Basic** Instruction Set

REG SELECT		Sv	vitches	Selected Register	
	8	4	2	1	
	0	0	0	0	Α
	0	0		1	В
	0	0	1	0	X
	0	0	1	1*	
	0	1	0	0*	
	0	1	0	1 *	
	. 0	1	1	0*	
	0	1	1	1 *	
	1	0	0	0*	

continued

REG	REG SELECT Switches 1 0 0 1* 1 0 1 0* 1 0 1 1* 1 1 0 0* 1 1 0 1*	Switches	Selected	Register		
	1	0	0	1*		
	1	0	1	O#		
	1	0	1	1 *		
	1	1	0	0*		
	1	1	0	1*		
	1	1	1	0*		
	1	1	1	1*		

* These codes select registers that are not used for programming with the instruction set of a V70 system. They are available for WCS microprogramming use. With two exceptions, the contents of these registers can be displayed and altered using the control panel. However, such alteration should be done only for maintenance purposes or special applications. The register selected with 0100 always contains the contents of the instruction register. The registers selected with 0011 and 0101 always contain all zeros and all ones, respectively; the contents of these two registers cannot be altered from the control panel.

Table 3-2. Register Selection Codes for **Extended Instruction Set**

REG	SE	LE	СТ	Switches	Selected Register
	_		•		50.00.00 mg.o.o.
	8	4	2	1	
	0	0	0	0	R0
	0	Q	0	1	R1
	0	0	1	0	R2
	0	0	1	1	R3
	0	1	0	0	R4
	0	1	0	1	R5
	0	1	1	0	¹R6
	0	1	1	1	R 7
	1	0	0	0*	
	1	0	0	1*	
	1	0	1	0*	
	1	0	1	1*	
	1	1	0	0*	
	1	1	0	1*	
	1	1	1	0*	
	•	•	1	1#	

*These codes select registers that are used for WCS microprogramming. With two exceptions, the contents of these registers can be displayed and altered using the control panel; however, alteration from the control panel should be done only for maintenance purposes or special applications. The register selected with the binary code of 1000 always contains the contents of the instruction register. The registers selected with binary codes of 1011 and 1100 always contain all zeros and all ones, respectively; the contents of these two registers can not be altered from the control panel.

3.1.10 CLEAR and INCR Switches

The binary code for a selected register (section 3.1.9) is cleared (set to zero) by pressing the CLEAR switch. Each time the INCR switch is pressed, the binary code for a selected register is incremented by one, selecting the subsequent register.

3.1.11 INT Switch

The INT switch is used to interrupt the computer and is functional only in the run mode (RUN indicator on). Pressing the INT switch interrupts to memory address zero.

3.1.12 RESET Switch

Pressing the RESET switch:

- a. Halts the computer
- b. Stops I/O operation
- c. Initializes both the computer and its peripheral devices
- d. Leaves the computer in step mode
- e. If the computer was in run mode, turn the RUN indicator off and the STEP indicator on.
- f. Resets the overflow indicator (bit-8 register-display indicator with STATUS switch pressed, section 3.1.7.2).

3.1.13 SENSE Switches and Indicators

The three alternate-action SENSE switches permit the execution of predetermined program branching by the operator. When the program contains jump, jump-and-mark, or execution instructions that depend upon the setting of the SENSE switches, the jumps and executions occur only if the switch conditions are met.

Pressing a SENSE switch sets it and causes its associated indicator to light. Pressing the same switch again resets it, causing its indicator to go out.

For example, a program can be written so that the operator can obtain a partial total of a column of figures being added by use of the JSS1 (jump if SENSE switch 1 is set) instruction. The program writes individual entries as long as SENSE switch 1 is not set. When the operator wants a partial total, he sets the switch. The program then jumps to an instruction sequence that prints the desired information.

3.1.14 BOOT SELECT Switch

The BOOT SELECT switch is inoperative on computer systems that have the new register-selectable automatic bootstrap programs.

The BOOT SELECT switch is a key-operated switch available on some models to select one of the three automatic

bootstrap programs. After the selection is made, the bootstrap program is automatically loaded into memory by pressing the BOOT switch (section 3.1.4).

BOOT SELECT switch positions with corresponding automatic bootstrap programs are listed below:

Position 1 Teletype

Position 2 High-speed paper tape reader

Position 3 Disc memory

3.2 MANUAL OPERATIONS

Using the control-panel switches and indicators (section 3.1), data or instructions can be transferred manually to or from memory or a selected register, and stored programs can be executed manually.

Manual execution of a stored program is discussed in section 3.3.

3.2.1 Displaying Register Contents

To display the contents of the instruction register:

- a. Place the computer in step mode /
- b. Press I

To display the contents of the program counter:

- a. Place the computer in step mode
- b. Press P

To display the contents of a general-purpose register:

- a. Place the computer in the step mode
- b. Press REG
- c. Using the four REG SELECT switches, enter the appropriate binary code (see tables 3-1 or 3-2)

3.2.2 Displaying Memory Contents

To display the contents of a memory address:

- a. Place the computer in step mode
- b. Press P
- c. Using the DISPL CLR and register entry switches, enter the desired memory address in the program counter
- d. Press MEM
- e. Press DISPL switch. The contents of the selected memory address are now displayed on the registerdisplay indicators. The program counter is automatically incremented.
- Repeated actuation of the DISPL switch displays the contents of consecutive memory addresses

3.2.3 Displaying Overflow Status

To display the overflow status:

- a. Place the computer in step mode
- b. Press STATUS
- c. If register-display bit 8 is on, there is overflow.

3.2.4 Entering Data in Memory

To enter data in memory:

- a. Place the computer in step mode
- b. Press P
- Using the DISPL CLR and register-entry switches, enter the memory address in the program counter.
- d Press MEM
- e. Using the DISPL CLR and register entry switches, enter the data in the display register.
- f. Press ENTER to load the data in the previously addressed memory location. The program counter is automatically incremented.
- g. Repeat steps e and f to enter data in consecutive memory addresses.

3.2.5 Entering Data in a Register

To enter data or instructions in a register:

- a. Display the contents of the selected register as described in section 3.2.1.
- Using the DISPLAY CLR and register-entry switches, enter the desired data or instruction in the selected register.

3.3 PROGRAM EXECUTION

To make a cold start (i.e., when a new system is being initialized or the contents of memory are unknown):

- a. Turn the power on
- b. Load the bootstrap program
- c. Load the binary load/dump program
- d. Load the object program

Instructions for steps a and b are provided below. Loading the binary load/dump and object programs is discussed in the Binary Load/Dump Program section of the applicable system handbook, with manual execution of a stored program explained below in section 3.3.3.

3.3.1 Power On

Turn on computer power by placing the POWER switch to ON. When power is first turned on, the following conditions apply:

- a. Step mode (STEP indicator on)
- b. Sense switches not set (SENSE indicators off)
- c. Display register cleared (register display indicators off)
- d. P switch on (P indicator on)
- e. REG SELECT switches off (REG SELECT indicators off)

When power is removed and reapplied without actuation of the POWER switch (by loss and recovery of the ac line voltage), the same conditions apply, except the computer will be in the run mode (RUN indicator on) instead of the step mode.

3.3.2 Loading the Bootstrap Program

The bootstrap program permits loadable programs to be loaded into main memory from a peripheral device. It is a program contained in a programmable read only memory (PROM) located in the processor. The operator can select a bootstrap program for one of three types of peripheral devices: Teletype paper tape reader, high-speed paper tape reader, or disc memory. The disc version of the bootstrap loader is primarily used for automatica program loading in a VORTEX operating system. The paper tape versions are primarily used for the automatic loading of the binary load/dump program which is required for certain stand-alone programs contained on paper tape. Refer to the V70 Utility Programs Manual for a description of the binary load/dump program. Loading procedures for specific V70 software (VORTEX, FORTRAN IV, V70 Assembler, etc.), are described in corresponding V70 software manuals.

The desired bootstrap program is selected by loading the appropriate bootstrap selection code into register R0 (A register). The selection codes are:

 Teletype paper tape reader 	000000
 b. High-speed paper tape reader 	000001
c. Disc memory system	000002

Before the bootstrap program is loaded, the binary load/ dump tape (if paper tape input is being used) should be inserted into the paper tape reader with the first binary frame at the reading station.

Addresses and instruction codes (octal) for the automatic bootstrap programs are listed in tables 3-3 and 3-4.

To load the automatic bootstrap program:

a. With the POWER switch in the ON position, place the computer in the step mode (STEP indicator on).

- b. Press REG.
- Using the four REG SELECT switches, enter the binary code for register R0 (0000).
- d. Using the DISPL CLR and register-entry switches, enter the desired bootstrap selection code into register R0.
- e. Place the computer in the run mode by pressing the STEP/RUN switch (RUN indicator blinking).
- f. Press BOOT (RUN indicator is now on). This loads the bootstrap program and object program into main memory.

The following procedure is for the user who wishes to load his own bootstrap program manually:

- a. With the POWER switch in the ON position, place the computer in step mode (STEP indicator on)
- b. Press P
- Using the DISPL CLR and register entry switches, enter the starting memory address of the bootstrap program in the program counter
- d. Press MEM
- e. Using the DISPL CLR and register entry switches, enter the appropriate code of the next instruction in the console register
- Press ENTER to load instruction code into the memory address specified by the program counter. The program counter is incremented automatically.
- g. Repeat steps e and f for each of the remaining bootstrap instructions

Table 3-3.

Automatic Bootstrap Programs for High-Speed and Teletype Readers

Address	Instruction Code	Symbolic Coding				
000200	102637* (102601)	READ CIB RDR				
000201	004011	ASLB NBIT				
000202	004041	LRLB 1				
000203	004446	LLRL 6				
000204	001020	JBZ SEL				
000205	000214	(Memory address)	٠. •			
000206	055000	STA 0,1				
000207	001010	JAZ LHLT				
000207	001010	3AZ LI1L1	T 1			

Address	Instruction Code	Symbolic Coding					
000200	007000	(Memory address)					
000211	0005144	IXR					
000212	0005101	ENTR INCR 1					
000213	100537* (102601)	SEL RDON					
000214	101537* (101201)	SEL EXC IBFR,READ					
000215	000200	(Memory address)					
000216	001000	JMP *2					
000217	000214	(Memory address)					

^{*}When using the Teletype reader, replace this code with the one in parentheses.

Table 3-4.

Automatic Bootstrap Program for Disc Memory

Address	Instruction Code
001130	100416
001131	104016
001132	100216
001133	005001
001134	103116
001135	101016
001136	001141
001137	001000
001140	001135
001141	102516
001142	151167
001143	100021
001144	001130
001145	100021
001146	100316
001147	005102
001150	103216
001151	103120
001152	006010
001153	001130
001154	103121
001155	100020
001156	100016
001157	101416
001160	001157
001161	102516
001162	151167
001163	001016
001164	001130
001165	001000
001166	000600
001167	007760

Table 3-5. Manual Bootstrap Programs

	High-Speed	Teletype	
	Reader	Reader	
Address		Code	Symbolic Coding
	4.00.00		2512 012 222
007756		102601	READ CIB RDR
0077 57	004011	004011	ASLB NBIT - 7
007760	004041	004041	LRLB 1
007761	004446	004446	LLRL 6
007762	001020	001020	JBZ SEL
007763	007772	007772	(Memory address)
007764	055000	055000	STA 0,1
007765	001010	001010	JAZ LHLT + 1
007766	007000(a)	007000(a)	(Memory address)
007767	005144	005144	IXR
007770	005101	005101	ENTR INCR 1
007771	100537	102601	SEL RDON
007772	101537	101201	SEL EXC IBFR, READ
007773	007756	007756	(Memory address)
007774	001000	001000	JMP *⋅2
007775	007772	007772	(Memory address)

NOTE

The bootstrap loader routine is always loaded into the highest address of the first 4K memory increment, regardless of available memory. BLD II relocation and adaptation to the specified input device are described in the Binary Load/Dump Program section of the applicable system handbook.

(a) Replace this code with 007600 if the test executive of MAINTAIN III (document 98 A 9952 07x) is to be loaded and executed.

3.3.3 Executing a Stored Program

To execute a stored program manually:

- a. Place the computer in step
- b. Press P
- c. Using the DISPL CLR and register entry switches, enter the address of the first program instruction in the program counter
- d. Press I
- e. Press DISPL CLR to clear the instruction register
- f. Press START. This loads the instruction specified by the program counter into the instruction register
- g. Press START again. This executes the instruction and loads the next program instruction into the instruction register
- h. Repeat step g for each instruction in the program

To execute a stored program automatically: perform steps a through e above, place the computer in the run mode by pressing the RUN/STEP switch, and press START.

SECTION 4 THEORY OF OPERATION

4.1 GENERAL

This section describes the circuit operations of the processor board, I/O control portion of the option board, and control-panel board. Furthermore, the control-store word format and addressing are also described. For the most part, the circuit descriptions are written to functional block diagrams that accompany the text. In some cases, however, the reader may wish to refer to the appropriate logic diagram in the System Maintenance Manual. Logic diagram part numbers are:

- a. Processor board, 91B0378
- b. Option board, 91B0401
- c. Control-panel board, 91B0406

For ease of reading, some mnemonics are written with the variable n in place of the actual bit numbers. For example, ALU data mnemonics DAL00+ through DAL15+ are written DALn+(0-15). Mnemonic conventions and definitions are provided in section 6.

4.2 FUNCTIONAL DESCRIPTION

As illustrated in figure 4-1, the major functional sections of the processor are central control, data loop, memory control, I/O data loop, and I/O control. Except for the I/O control, which is located on the option board, these sections are on the processor board. Communication


between the processor and the control panel is via the 1/0 bus. The processor bus structure is illustrated in figure 4-2. A brief description of the five major sections is provided in the following subsections.

4.2.1 Central Control

The central control is the heart of the processor. It contains the instruction register, control store, control store buffer, and control sequencing logic. The following functions are performed by the central control:

- a. Initiates memory operations
- b. Initiates I/O operations
- c. Decodes instructions
- d. Controls data transfers and manipulations
- e. Tests internal data loop conditions
- f. Responds to interrupts

The 16-bit instruction register receives instructions from an instruction outfler which is then free to accept new instructions. This double buffering of instructions provides a pipelining technique that allows the next instruction to be fetched during an otherwise unused memory cycle. The output of the instruction register can then be routed to the arithmetic and logic unit (ALU) or further decoding may be performed.



VTI1-1500A

Figure 4-1. Processor Functional Block Diagram

VT13-280 A

Figure 4-2. Processor Bus Structure

4.2.2 Data Loop

The data loop provides data transfer paths, data manipulation circuits, storage registers, and counters (figure 4-2). The data loop performs the following functions:

- a. Selects both of the ALU inputs from the following sources:
 - 1. 16 general purpose registers
 - 2. Operand register
 - 3. Memory input latch, in memory control section
 - 4. I/O register, in I/O data loop section
 - 5. Status word (signals displayed by control panel STATUS switch)
 - 6. Instruction register (masked), in central control section
 - 7. Program counter
 - 8. Control store literal which consists of a 16-bit mask field from the control store buffer.
- Performs arithmetical and logical operations on the ALU inputs.
- c. Performs single and double length, bidirectional, open or closed, arithmetical or logical shifts in accordance with the contents of the shift counter.
- d. Stores and selects the desired test conditions such as ALU output zero, overflow, carry, SENSE switches, etc.

The ALU performs arithmetic and logical functions under control of the control store buffer. The ALU output is applied to the memory control and I/O data loop sections.

4.2.3 Memory Control

The memory control performs tasks initiated by the central control, I/O control, or options (on option board). It acknowledges acceptance of these tasks to the requesting section and signals completion. Once a request is accepted, no further requests are acknowledged (one exception to this rule permits the central control to override a previous request before it has been completed). Priority memory access (PMA) requests have a higher priority than I/O requests, and I/O requests have a higher priority than central control requests.

The following functions are performed by the memory control:

- a. Accepts tasks from central control and stores the following information to complete the task:
 - 1. Read/write
 - 2. Word/byte
 - 3. Address source
- b. Accepts tasks from options
- c. Accepts tasks from I/O control
- d. Acknowledges receipt of tasks

- e. Resolves priority of simultaneous requests
- f. Defers requests if higher priority devices, such as PMA, request use of the memory bus.
- g. Provides asynchronous operation and drivers/receivers for the memory bus.
- h. Signals completion of scheduled task.

Since the memory control operates asynchronously, the central control is free to perform other non-memory operations while the scheduled task is being executed. The memory control's ability to accept tasks from the I/O control permits direct memory access (DMA) operations to cycle steal without interfering with non-memory operations in the remainder of the processor.

4.2.4 I/O Data Loop

The I/O data loop (see figure 4-2 for I/O data paths) contains a multiplexor, I/O register, and drivers and receivers. Three sources of data are applied to the I/O data loop: data from the I/O bus, data from the ALU, and data from the memory I/O latch. The input data is selected by the I/O multiplexor under control of I/O control signals and transferred onto the bidirectional I/O bus.

In-addition to being applied to the I/O drivers, the output of the I/O register is applied to the data loop and memory control sections.

4.2.5 I/O Control

The I/O control operates under control of an independent I/O control store and performs I/O operations initiated either by the central control or peripheral device activity. This permits I/O operations to proceed with minimum impact on other internal processor functions. The I/O control performs the following functions:

- a. Programmed I/O initiated by the central control.
- b. DMA trap-in/trap-out operations (up to 372,900 words per second, with semiconductor memory).
- High-speed DMA trap-in/trap-out operations (up to 969,600 words per second, with semiconductor memory).
- d. I/O interrupts

4.3 CENTRAL CONTROL CIRCUITS

This section describes the hardware circuits of the central control. To understand the functions of the central control, one must also become familiar with the microprogramming

operations (firmware). Listed below are sections of this manual containing microprogramming information:

- a. Control-Store Word Format (section 4.8)
- b. Control-Store Addressing (section 4.9)
- c. Microprogramming Examples (section 4.11)

Other microprogramming documents to be used in conjunction with this manual are:

- The Microprogramming Guide (98 A 9906 07x) describes capabilities, techniques, and coding of microprogramming.
- b. The Micro-Word Flowcharts (98A0887) are contained in the System Maintenance Manual.

The circuits of the central control are shown in the block diagram of figure 4-3. Page numbers of the processor logic diagrams are provided in parentheses for each circuit block.

4.3.1 Instruction Register

The 16-bit instruction register receives instructions M1!n + (0-15) from the instruction buffer (in the memory control section) which is then free to accept new instructions. This double buffering of instructions provides a pipelining technique that allows the next instruction to be fetched during an otherwise unused memory cycle. Refer to section 3 of Microprogramming Guide for further information on the instruction pipeline.

Data is clocked into the instruction register by clock signals that result from gating the full clock KKC2 + with CTEG0 +

and CBG0+. The register clocks occur whenever the control-store buffer T field contains 00 (CTEQ0+ is high) and the G field bit 0 is true (CBG0+ is high). The register generates instructions C2In(0-15) in both true and complement form.

4.3.2 Instruction Field Selector

The instruction field selector consists of ten 8-input multiplexors which can select a field of up to five bits from the instruction register to form the low order bits of the control store address. This is accomplished by using the FS field of the control store buffer CBFSn + (0-3) to specify which of 16 possible fields are to be extracted and applied to the control store address lines CEADn-(0-8). Since there are not enough, bits in the 16 bit instruction register to provide 16 5-bit fields, the remaining bits (multiplexor inputs) are either grounded to provide a source of logical ones to the control-store address or connected to various processor flags for conditional branching. All outputs from the instruction field selector are masked by bits in the MS and MT fields of the control store buffer, thus providing a generalized method for generating addresses. That is, addresses may be formed which either depend on the contents of the instruction register or may be arbitrarily specified by selecting a field position containing logical ones and then masking off the desired logical zero bits using the MS and MT fields.

Bits 0, 1, and 2 of the FS field select one input of each multiplexor. The bit-3 active low and a gradient of the FS field (CBFS3- and CBFS3+) enable the five A multiplexors CFSAn + (0-4) or the five B multiplexors CFSBn + (0-4). The multiplexor truth table is shown in table 4-1.

Table 4-1. Instruction Multiplexor Truth Table (IC Type SN74151)

(CBF Sr (2-0)		CBFS3±		INPUT DATA						OUTPUT CFSxn+	
	PINS	5	PIN				PIN	ıs				PIN
7	10	11	7	4	3	2	1	15	14	13	12	6
			Н									Н
Ĺ	Ł	L	L	L								н
L	L	L	L	н								L
L	L	Ŧ	L		L							н
L	L	Н	L		Н							L
L	H	L	L			L						H
L	Н	٦	L			Н						L
Ĺ	Н	Н	L				L					π
L	Н	ri	L L				Н					L
Н	L	L	L					L				н
Н	Ļ	L	L					Н				L
Н	L	Н	L						L			Ŧ
Н	L	Н					·		Н			L
Н	н	L	<u>L</u>							L		. н
Н	Н	L								Н		L.
Н	Н	버	<u> </u>								L	H
Н	н	H	ιì								н	L

NOTE: 1. H = HIGH, L = LOW, AND NO H OR L = IRRELEVENT INPUT.

2. THE FIVE A MULTIPLEXORS CFSAn+(0-4) ARE ENABLED WITH A

LOW CBFS3-, AND THE FIVE B MULTIPLEXORS CFSBn+(0-4) WITH
A LOW CBFS3+.

VT11-1601A





Figure 4-3, Central Control Block Diagram

4.3.3 Instruction Decoder

The instruction decoder provides preliminary decoding of the two most-significant 4-bit fields of the instruction buffer M1In + (8-15). Decoding is accomplished with PROMs (programmable read only memories) that are programmed for optimum performance. As illustrated in figure 4-4, the PROMs are divided into two sections, A2 and A3. The A2 PROM decodes M1In + (8-11) and produces 9-bits of output data CIDA2n + (0-8) plus control signals. The A3 PROM decodes M1In + (12-15) and produces 9-bits of output data CIDA3n - (0-8) plus control signals. The two 9-bit data words are applied to the instruction decoding logic where they are combined with the least-significant 4-bit fields of the instruction buffer.



VTI1-1602

Figure 4-4. Instruction Decoder PROMs Block Diagram

A low CAEN— enables the ROMs. Decoded halt and jump-and-mark signals (CIDHLT+ and CIDJMK+) are derived from ROM control signals CID00+, CIDXX0, and

CIDXX2 + . Truth tables for the A2 and A3 ROMs are shown in tables 4-2 and 4-3.

Table 4-2. A2 PROM Truth Table (for Computers with Register-Selectable Bootstrap Programs)

Table 4-2A. A2 PROM Truth Table (for Computers without Register-Selectable Bootstrap Programs)

INPUT BITS	OUTPUTS (CID)	INPUT BITS	OUTPUTS (CID)
11 10 9 8	10.1 \$21+ \$20+ \$20+ \$XX3+ \$XX0+ \$XX2+ \$XX2+ \$XX5+ \$A28+ \$A27+ \$A26+ \$A27+ \$A26+ \$A27+ \$A26+ \$A27+ \$A26+ \$A27+ \$A26+ \$A27+ \$A26+ \$A27+ \$A26+ \$A27+ \$A26+ \$A27+ \$A26+ \$A27+ \$A26+	11 10 9 8	10 · S21 + S20 + XX3 + XX0 + XX2 + XX2 + XX2 + XX2 + X24 + A27 + A26 + A27 + A20 + A
	H		

NOTE: L = LOW, H = HIGH

NOTE: L = LOW, H = HIGH

VT11-1603A

VT11-1603

Table 4-3. A3 ROM Truth Table

INPUT BITS	OUTPUTS (CID)
15 14 13 12	532- 531- 530- 132- 500+ 500+ 500+ 500+ 533+ 535+ 535+ 535+
	L H H H L H L L L L L L L L L L L L L L

NOTE: L = LOW, H = HIGH

VTII-1604

4.3.4 Instruction Decoding Logic

The instruction decoding logic produces the 9-bit address for the control store CEADn-(0-8) by combining the two least significant 4-bit fields of the instruction buffer M1ln+(0-7) and the two 9-bit outputs from the instruction decoder CIDA2n+(0-8) and CIDA3n+(0-8). This logic and the instruction decoder are completely general purpose, and can be used to optimize any instruction set's performance by changing the control store contents or by using a writable control store.

Formation of the decoded control-store address is accomplished with open-collector drivers. Section 4.9 provides a detailed description of control-store addressing. The block diagram in figure 4.5 shows the inputs and outputs for the driver circuits. The outputs are the control store address signals, and the inputs are data from the instruction buffer and instruction decoder plus enabling signals generated by the instruction decoding logic. The enabling signals are described as follows:

- a. CACIDA + and CACIDB + enable decoded addresses to be applied to the control store, and are high except when inhibited by an interrupt (CDREN +, CAEN +, CEND + are high). A low CIM30- inhibits address decoding.
- b. CILC2 + transfers the CIDA2n + (4-8) signals to bit positions 4 through 8 of the control store address. CILC2 + is controlled by signals generated within the instruction decoding logic.
- c. CILC2X + transfers the CIDA2n + (0-3) signals to bit positions 0 through 3 of the control store address.
 CILC2X + is controlled by CID00 + .
- d. CILCO+ transfers the M1In+(0-3) signals to bit positions 0 through 3 of the control store address. CILCO+ is controlled by CIDS32-, CIDS20+, and CIDS30-.
- e. CILC1 + transfers the M1In + (4-7) signals to bit positions 0 through 3 of the control store address. CILC1 + is controlled by CIDS32-. CIDS21 +, and CIDS31-.

4.3.5 Address Control

The address control applies two enabling signals (CEAFS + and CEATS +) to the address selector.

CEAFS + is true (high) when one of the following conditions occur:

- a. The T field contains binary 10 (CBT1 + high and CBT0- low) indicating a true condition is being tested, and the true condition is met (DTCND + is high).
- b. The T field contains 00 (CTEQ0 + is high) indicating no conditional testing is being performed, the interrupt address is not enabled (CEAIA- is high), and the decoder address is not enabled (CACIDE- is high).
- c. The T field contains binary 11 (CTEQ3 + is high) indicating that a false condition is being tested, and the false condition is met (DTCND- is high).

CEATS + is true (high) when one of the following conditions occur:

- a. Conditional testing is being performed (CTEQ0- is high), and field selection is not enabled (CEA1- is high).
- b. No conditional testing is being performed (CTEQ0 + is high), no register field selection (CBABE- is high), the TS field is not enabling interrupts (CST0G2- is high), no I/O request (CRQIO- is high), and there is no page jump (CPAD- is high).

4.3.6 Address Selector

Under control of the address control circuits, the address selector selects the next control store address from one of the following sources:

- a. Instruction field selector.
- b. AF field of control store buffer.
- c. Alternate test address (TS field).
- d. Interrupts.
- e. RESET switch.

The control store address lines CEADn-(0-8) from the address selector are logically ORed with address lines from the instruction decoding logic and reset logic. The OR function is accomplished by driving the address lines with open-collector integrated circuits.

When an instruction field selection occurs, a high CEAFS + enables a 5-bit field from the instruction field selector CFSAn(0-4) or CFSBn(0-4) to be used as the least significant bits of the control store address CEADn-(0-4). Bit 4 is also enabled by a high CMTIO + which indicates that no I/O operation has been requested and the mask bit is true (CBMT + is high). Bits 0 through 3 are masked by the MS field CBMSn + (0-3).

When no instruction decoding is being performed, a high CACIDE- enables the AF field CBAFn + (0-4) to be used as the most significant bits of the control store address CEADn- (4-8).

When an alternate test address is selected, a high CEATS + enables the TS field CBTSn + (0-3) to be used as control store address bits 1 through 4.

When an interrupt address is required, a high CEAIA + enables interrupt addresses IIAn + (0-3) from the I/O section to be used as the least significant bits of the control store address CEADn+ (0-3).

Pressing the control-panel RESET switch, produces a high CADEQ1 + which sets all bits of the control store address to ones (low level). Bits 0 through 4 are set by the address selector, and bits 5 through 8 by the reset logic.




Figure 4-5. Decoding Logic Driver

VT11-1605

4.3.7 Control Store

The control store is a 512-word by 64-bit high-speed ROM. It contains the microprogram which emulates the computer's instruction set. Control store output bit 0 through 31 are applied to the control store buffer in the data loop section, and output bits 32 through 63 are applied to the control store buffer in the central control. Since the control store outputs are tristate (or open collector), they can be disabled to allow an external control store to provide the inputs to the control store buffer. Interface signals for the external control store are routed through processor board connectors P2 and P3.

A low XCSEN + disables the control store when an external control store is used (XCSEN + is high with no external control store). A high CBIEN- disables control store bits 0 through 7 and allows these bits to be applied to the control store buffer from the register field selector.

For a list of the binary codes contained at each address of the control store, refer to document 81L1709-001 in the System Maintenance Manual.

4.3.8 Buffer Control

The buffer control decodes certain fields of the control store buffer

When the AB field does not contain 00 (CBAB0+ or CBAB1+ is high) and there is no I/O transfer requested (CRQIO+ is low), a high CBABE+ enables the register field selector to provide input data to the A and B fields. A high CBIEN- disables the control store output bits 0 through 7 when the register field selector is enabled (CBABE+ is high) or the MR field contains 1 (CBMR+ is high). CBAKE- is an enabling signal for the A field of the control store buffer.

CMTIO + is the repowered MT-field bit (CBMT +) which is applied to the address selector when there is no I/O request (CRQIO- high).

CMRIO- is generated by gating CBMR + with CRQIO- to mask the most significant bit in the register field selector.

CIMDEN + is an enabling signal for the file control in the data loop section.

4.3.9 Register Field Selector

The register field selector, which contains four 8-input multiplexors, permits the selection of a 3- or 4-bit field from bits 0 through 10 of the instruction register C2ln + (0-10) and applies it to the A and B fields of the control store buffer. This allows the A and B fields to be loaded directly from the instruction register thus saving control store addresses and improving performance for typical instruction sets.


A block diagram of the register field selector is illustrated in figure 4-6. Field selection is controlled by three bits of the TS field CBTSn + (0-2). CMRIO- masks the most significant output bit (CBI03+ or CBI07+) to permit the selection of either a 3- or 4-bit field. The multiplexor outputs are transferred through open-collector drivers by CBABE+. Table 4-4 is the truth table for the multiplexors.

4.3.10 Control Store Buffer (Bits 32-63)

The central control portion of the control store buffer holds the control fields of the last microinstruction fetched from the control store. Input and output signals for the various fields are shown in the block diagram of figure 4-7. The 32 input bits are simultaneously loaded into eight 4-bit registers on the negative transition of the full clock KKC2+. For a detailed description of the fields in the control store word, refer to section 4.8.

4.3.11 Control Field Decoder

The control field decoder (figure 4-8) decodes the signals from the T, S, and IM fields of the control store buffer. A block diagram of the control field decoder is illustrated in figure 4-8, and truth tables are provided in tables 4-5. 4-6. and 4-7.



VTI1-1606A

Figure 4-6. Register Field Selector Block Diagram

Table	4-4.	Register	Multiplexor	Truth	Table	(IC	Type	SN74151))
						•			

	CBTS (0 -2)		CMRIO- OR GRD	INPUT DATA (C2in+)							OUTPUT CRSn+ (0-3)	
	PIN	5	PIN				PIN	12				PIN
9	10	11	7	4 ,	3	2	1	15	14	13	12	6
			Н									Н
L	Ļ	L	Ĺ	L							•	Н
L	L	L	L	н						•		L
L	L	Н	L		L							н
L	L	Н	L		Н							Ĺ
L	Н	L	L			L						Н
L	Н	L	L			н						L.
L	Н	Н	Ĺ				L					Н
L	Н	Н	L				Н					L
Н	L	Ļ	L					L				Н
Н	L	L	L					Н		·		L
Н	L	Н	L	•					L.			H
H	Ĺ	Н	L						Н			. L
H	Н	L	L							<u> </u>		Н
H	Н	L	Ĺ							Н	······································	L
Н	Н	Н	L								<u> </u>	Н
Н	Н	Н	L								H	L

NOTE: H = HIGH, L = LOW, NO H OR L = IRRELLEVANT INPUT

VTI1-1607




Figure 4-7. Control Store Buffer (Bits 32-63)




Figure 4-8. Control Field Decoder Block Diagram

Table 4-5. T-Field Decoder Truth Table

INPUTS		OUTPUTS				
CBT1+	CBTO+	CTEQ0+	CTEQ1+	CTEQ2+	CTEQ3+	
L L H	H	H L L	L H L	L L H L	L L L	tyn.

NOTE: L = LOW, H = HIGH

VT11-1631

Table	4.6	S-Field	Decoder	Truth	Table

INPL	JTS				
CBS1+	CBSO+	CSEQ0+	CSEQ1+	CSEQ2+	
L H H	L H L H	H L L	L H L	L L H L	

NOTE: L = LOW, H = HIGH

VT11-1610

Table 4-7. IM-Field Decoder Truth Table

		OUTPUT SIGNALS (TRUE STATES)			
n BITS	3	2	1	0	
	X	X	L	L	CIMXX0-
	X	X	L	Н	CIMXX1+
	X	X	Н	L	CIMXX2+
	X	X	Н	Н	CIMXX3+
	L	Ł	X	X	CIM0XX+
	L	Н	X	X	CIM1XX+
	Н	L	X	´ X	CIM2XX+
	Н	Н	X	L	CIM30-

NOTE: L = LOW, H = HIGH, AND X IS IRRELEVANT

4.3.12 Memory, I/O, and Clock Control

Signals applied to the memory control section are: CRQM +, COVRM +, CABRT-, CECKM +, and CECKM-.

The central control requests a memory operation by generating a high CRQM + . CRQM + is high except during one of the following conditions:

- a. The central control overrides the memory request (CSEQ0- and CIMOXX + are high).
- The IM field does not contain 0100 when the S field contains 00 (CIMXX0-, CIM1XX-, and CSEQ0 + are high).

The central control can change its memory request by generating a high COVRM + (override signal). COVRM +

goes high when the S field does not contain 00 (CSEQ0- is high), and the two most-significant bits of the IM field are zero (CIM0XX + is high).

In order for the central control to successfully initiate a memory request, the abort signal CABRT- must remain high. The memory request is aborted (CABRT- is low) if any of the following conditions occur:

- a. A system reset condition occurs (SRST + is high).
- b. The S field contains binary 11 (CBS0 + and CBS1 + are high) and the conditional test is not met (DTCNDis high).
- c. The S field contains binary 10 (CSEQ2 + is high), the T field does not contain 00 (CTEQ0- is high), and, the conditional test is met (DTCND + is high).

CECKM+, and its complement CECKM-, enable clock signals which are generated in the memory control section and used in the central control. CECKM+ is normally high but may be inhibited (low) during one of the following conditions:

- a. An I/O transfer is requested (CRQIO + is high) but not acknowledged (IAKC1- is high).
- b. A wait for a memory acknowledgment occurs and no memory acknowledgment signal is received (MDNC- is high). The wait for a memory acknowledgment occurs when CBIM0+, CBIM1+, CSEQ0+, and CIMOXX+ are high.
- c. A wait for an I/O done condition. This occurs when CIMXX2+, CIMOXX+, CSEQ0+, and IDNC- are high.
- d. A system reset condition occurs (SRST- is low).

Signals applied to the I/O control section are: CRQIO+, CIDJMK-, and CIDHLT+.

The high CRQIO + is an I/O transfer request signal that is applied to the I/O control section when the IM field contains 1110 or 1111 and the S field contains 00 (CSEQO + is high). CIDJMK + is a decoded jump-and-mark signal and CIDHLT + is a decoded halt signal; they are derived by signals from the instruction decoder (CIDOO +, CIDXXO +, and CIDXX2 +).

CSAMCC+ and CSAMOV+ (and its complement CSAMOV-) are applied to the status and test logic in the data loop section. A high CSAMCC+ enables a clock signal DTKL- for the ALU flags DCNOZ+, DCNDC+, DSGN+, and DEQ+. CSAMOV+ goes high whenever an overflow condition is to be sampled by the overflow flag. A high CPMAST+ is generated to start a special mode of the PMA option. CPMAST+ is high when the T field contains 00 (CTEGO+ is high), the S field contains binary 10 (CSEQ2+ is high), and bit 0 of the G field is true (CBGO+ is high).

4.3.13 Reset Logic

The reset logic contains a flip-flop that synchronizes the reset signal (SRST-) from the computer control panel. When the RESET switch is pressed, the flip-flop output CRST- is low and is applied to the interrupt logic to produce a high CADEQ1+. The CADEQ1+ signal is routed back to the reset logic to set all control-store address bits to ones (low level).

4.3.14 Interrupt Logic

The interrupt logic receives the following types of interrupts:

- a. Control panel (NSTP-)
- b. I/O(IRQC-)

- c. 1/0 with memory protection installed (BINS-)
- d. Option board (OINT-)

Each of the above interrupt signals are masked with a bit from the TS field CBTSn+(0-3). The occurrance of an interrupt signal and its associated mask bit enable the interrupt logic to generate various control signals.

An interrupt from the control panel is initiated when the STEP/RUN switch is placed in the step position. This applies a low NSTP— to the interrupt logic where it is synchronized with the full clock KKC2+ and then gated with bit 3 of the TS field.

When an I/O interrupt is initiated, the I/O control section applies a low IRQC- to the interrupt logic. Any I/O interrupt is accepted by the interrupt logic when bit 0 of the TS field is set (CBTS0 + is high). When TS-Field bit 1 is set (CBTS1 + is high) and bit 0 is reset (CBTS0 + is low), interrupts are accepted only if the memory protection option is installed. BINS- is low when this option is installed.

When an interrupt from the option board is initiated, a low OINT— is applied to the interrupt logic where it is gated with bit 2 of the TS field.

The signals generated by the interrupt logic are: CINTS- . CEAIA- , CINTF+ , CADEQ1+ . and CS0IM1+ .

CINTS— is low when the interrupt flag CINTF + is high, IM field contains 011x (x is irrelevant bit), and the S field contains 00. The last two conditions occur when CBIM1 +, CIM1XX +, and CSEQ0 + are high.

CEAIA- is low when all the following conditions occur:

- a. An interrupt is accepted.
- b. The S and T fields contain 00 and the G-field bit 2 is set (CST0G2 + is high).
- An interrupt flag has not been selected, or it has been selected but not set (CINTS- is high).

Interrupt flag CINTF + is set by the interrupt service microroutine. It indicates that an I/O interrupt has occurred and is in process. CINTF + is also used at the completion of an interrupt to determine the status of the instruction pipeline. The interrupt flag flip-flop is set (CINTF + is high) when the S field contains 00 and the IM field contains 0111. It is reset when the S field contains 00 and the IM field contains 0110. The clock for the interrupt flag flip-flop is controlled by decoding the three most significant bits of the IM field, and is generated when the IM field contains 011x with the least significant bit irrelevant (x). The least significant bit of the IM field is applied to the data input of the flip-flop. The flip-flop is directly reset when the LB field contains 0x, the X field contains x1, and DSCON—is high.

THEORY OF OPERATION

A high CADEQ1 + is applied to the address selector and reset logic to set the control store address bits to ones (low level). CADEQ1 + goes high when one of the following conditions occur:

- A reset signal is received from the control panel (CRSTis low).
- A control panel interrupt is received, bit 3 of TS field is set (CBTS3 + is high), and CEAIA- is low.

4.3.15 Supervisor Control and Clocks

The supervisor control contains a flip-flop which is set (CESK + is high) when the S field contains 00 (CSEQ0 + is high) and the IM field contains 1011 (CIM2XX +, CBIM1 +, and CBIM0 + are high). The flip-flop is reset when the S field contains 00 and the IM field contains 1010 (CIM2XX + and CBIM1 + are high, and CBIM0 + is low).

The clocks circuit generates two clocks (KKC1 + and KKC2 +) from the full clock MCDFC-.

4.3.16 Execution Control

The execution control performs the following functions:

- Decodes the execution type instruction (003XXX), and stores the decoded information during the instruction execution.
- b. Provides a signal to the memory protection option indicating that an execution type instruction has been decoded.
- Inhibits I/O and control-panel step interrupts until the completion of instruction execution.

The CINMPC + flip-flop is set (CINMPC + high) at the completion of instruction decoding (CACIDE + high) if the instruction decoder outputs CID00 + and CIDXX3 + are both high. This flip-flop is reset when the instruction being decoded is not an execution type instruction.

The CXECCM+ flip-flop is set (CXECCM- low) when the condition is met for a jump, jump and mark, or execution test (CBT1+, CBG3-, and DTCND+ are high). The low CXECCM- enables the CXEINH+ flip-flop to be set (CXEINH- low) when the next instruction is decoded. This causes the CXECCM+ flip-flop to be cleared (CXECCM- high).

The CXEINH + flip-flop is reset during the next instruction decoding time (CACIDE + high).

4.4 DATA LOOP CIRCUITS

The circuits of the data loop are shown in the block diagram of figure 4-9. Page numbers of the processor logic diagram are provided in parentheses for each circuit block.

4.4.1 Control Store Buffer (Bits 0-31)


This portion of the control store buffer holds the first 31 bits of the last microinstruction fetched from the control store. Bits 0 through 30 control data loop operations and bit 31 is used in the central control. Input and output signals for the various fields are shown in the block diagram of figure 4-10. The 32 input bits are loaded into the control store buffer on the negative transition of the full clock KKC1 + . The A and B fields require enabling signals from the buffer control circuit in the central control section. A low CBAKE— enables the A field and a high CABIO1—enables the B field. For a detailed description of the fields in the control store word, refer to section 4.8.

4.4.2 Register Files A and B

The register files A and B comprise 16 general purpose 16-bit registers that can be used in the emulation of an arbitrary instruction set, as well as providing operational registers and working storage for internal operations. Each file consists of four 16-word by 4-bit random-access memories. During a read operation, each file can be independently addressed. This permits simultaneous access to the contents of two arbitrary registers thus eliminating the need for a time consuming sequential access. During a writing operation, the files are identically addressed so that duplicate copies of the written data are available.

A block diagram of the register files are illustrated in figure 4-11. Both register files receive their input data DALn + (0-15) from the arithmetic and logic unit (ALU). The input data are loaded (written) into one of the 16 registers in files A and B with a low DWCN—. One register out of 16 is selected with 4-bit address codes DFAAn + (0-3) and DBSn—(0-3) applied to each file. These address codes and the corresponding registers are listed in table 4-8. Loaded data are available on the output lines of the register files. As an example, if an address code of 0001 and a low DWCN—are generated, the data on the output lines of files A and B arc the contents of the B register (or register R1 for the expanded instruction set).

Data on the output lines of file A DFAn-(0·15) are transferred (read) to latch A with a low DENFA-. Data on the output lines of file B DFBn-(0·15) are transferred (read) to latch B with a low DENFB-. In addition, the complements of file A output bits 0 and 15 (DFA0+ and DFA15+) are applied to latch A for use in various shifting operations.







Figure 4-10. Control Store Buffer (Bits 0-31)



VT11-1613

Figure 4-11. Register Files Block Diagram

Table 4-8. Register File Address Codes

,	Address Codes			Register (Basic Instruction Set)	Register (Expanded Instruction Set)		
0	0	0	0	Α	R0		
0	0	0	1	В	R1		
0	0	1	0	X	R2		
0	0	1	1	Contents are always all zeros.	R3		
0	1	0	0	Instruction register contents.	R4		
0	1	0	1	Contents are always all zeros.	R5		
0	1	1	0	-	R6		
0	1	1	1	_	R7		
1	0	0	0	<u> </u>	Instruction register		
					contents.		
1	0	0	1	-			
1	0	1	0	_	-		
1	0	1	1	_	Contents are always		
				1	all zeros.		
1	1	0	0	- .	Contents are always all ones.		
1	1	0	1	-			
1	1	1	0	Used for temporary	Used for temporary		
				storage.	storage.		
1	1	1	1	Used for temporary storage.	Used for temporary storage.		

4.4.3 File Control

The file control provides register file B with 4-bit address codes DBSn+(0-3) by inverting B-field signals DFBAn+(0-3). During the writing phase (DFLC+ is high) of each microinstruction, file-B addresses are switched to the same codes as the file-A addresses. This ensures that identical data is loaded into the same address of both files when DWCN- goes low.

A high DEKWCF+, applied to the file control, produces a low DWCN- that enables data to be written into files A and B.

During the latter portion of the processor cycle, high DFLC+ and DFLCC+ signals are generated to prevent input data from being loaded into latches A and B.

During multiplication and division operations, CBI04+ is controlled by DDQS- to produce address 1110 or 1111 for register file B. Depending on the state of the W-field bit (DW+), DDQS- is controlled either by the ALU bit 15 or operand register bit 1.

4.4.4 Latch A Control

Latch A control decodes LA field signals DGLAn + (0,1) and generates enabling signals for latch A and register file A. The following signals are applied to latch A:

- a. DGPR + and DGPRA + load the contents of the program counter DPRn + (0-15) into latch A.
- b. DLAGL + and DLAGLA + load register file A data DFAn + (0-15) which are shifted left one bit position, into latch A.
- c. DLAGR + and DLAGRA + load register file A data, which are shifted right one bit position, into latch A.
- d. DLAGS + and DLAGSA + load unshifted register file A data into latch A.

A low DENFA— is generated by latch A control to transfer register file A data to latch A. DENFA— goes low when the contents of the program counter are not being transferred to latch A (DENF2 + low), and the conditions specified by the LA, LB, and SH fields are met (DGLA1—. DGLB1—. DLAGS + and DSHFT0 + are high). These conditions specify the output of latch A is zero.


DFLCC+, from the file control, goes high during the latter portion of the processor cycle to inhibit the decoding function of the latch A control.

4.4.5 Latch A

Latch A provides data selection and buffering for the A input of the ALU. The sources of latch A input data are the program counter DPRn + (0-15) and register file A DFAn-(0-15). Latch A buffers the output of the register file A from the ALU input during a file A write operation. A block diagram of the latch A circuits is illustrated in figure 4-12. The following are the types of data that can be loaded into latch A along with corresponding enabling signals from latch A control:

- a. Contents of the program counter are loaded into latch A with a high DGPR + and DGPRA +.
- b. Unshifted data from register file A are loaded into latch A with a high DLAGS + and DLAGSA +.
- c. Register file A data shifted left one bit position are loaded into latch A with a high DLAGL+, DLAGLA+, and DLAGLB+.
- d. Register file A data shifted right one bit position are loaded into latch A with a high DLAGR+ and DLAGRA+.

DFLC + is a timing signal from the file control circuit. A low DFLC + enables latch A to sample and select the appropriate input data. During the latter portion of the processor cycle, DFLC + goes high causing latch A to



VTII-1614

Figure 4-12. Latch A Block Diagram

disregard further changes to its other inputs as occurs when data are written into the register file.

DSHIN- and DSLIN+ (figure 4-12) are additional inputs to the bit 0 and 15 selector gates, and are required for implementing shifting operations. DSHIN- is applied to the bit 0 and 15 selector gates and is generated by a multiplexor circuit (refer to table 4-9 for the multiplexor truth table). DSLIN+ is applied only to the bit 15 selector gate and is selected from either DFA14- or DFA15-. When DSHFT2+ is high, DFA15- is connected to the DSLIN+ line. When DSHFT2+ is low, DFA14- is connected to the DSLIN+ line.

A low DSEN- is used to enable the shifting multiplexor. When DSHFT2 + is high, a ground signal is connected to the DSEN- line to enable the multiplexor. When DSHFT2 + is low. DSEN- is controlled by DLAGR +.

4.4.6 Latch B Control

Latch B control decodes LB field signals (DGLB0+ and DGLB1+) and generates enabling signals for latch B,

register file B, and B multiplexor. The following signals are applied to latch B.

- a. DLBGI+ and DLBGIA+ load the contents of the instruction register C2In- (0-15) into latch B.
- b. DGLB1- and DLBGM + are produced from bit 1 of the LB field (DGLB1 +) and are used to load the 16-bit control store literal into latch B. The control store literal is the mask field of the control store buffer (fields B, SH, X, W, V, SC, WR, C, and M).
- DLBGS + and DLBGSA + load data from either the B multiplexor or the register file B.

A low DENFB- transfers register file B data to latch B. DENFB- goes low when register file B is selected as the input for latch B, and remains high when other latch B inputs are selected. DLBMX- and DLBMXA- are complements of bit 0 of the LB field and are used to enable the B multiplexor.

Table 4-9. Shifting Multiplexor Truth Table

DGLA0+ DSHFT1-	DSHFTO+ + DSEN-		DOF DFA15+				+ DOR00+	DSHIN-
		L	L H L H	 Н.	L H	L H L H	L H	

NOTE: H = HIGH, L = LOW, AND NO H OR L INDICATES IRRELEVANT INPUT

4.4.7 Latch B

Latch B provides data selection and buffering for the B input of the ALU. The sources of latch B input data are: register file B, B multiplexor, instruction register, and 16-bit control store literal. Latch B buffers the output of the register file B from the ALU input during a file writing operation. The following are the types of data that can be loaded into latch B along with corresponding enabling signals from latch B control:

- a. Register file B data DFBn-(0-15) or B multiplexor data DMXn-(0-15) are loaded into latch B with a high DLBGS+ and DLBGSA+. The data selection is determined by latch B control (DENFB- or DLBMXand DLBMXA-).
- b. Contents of the instruction register C2In- (0·15) are loaded into latch B with a high DLBGI+ and DLBGIA+.
- c. The 16-bit control store literal (fields B, SH, X, W, V, SC, WR, C, and M) is loaded into latch A with a high DLBGM + and DGLB1-.

DFLCC is a timing signal from the file control circuit. A low DFLCC enables latch B to sample and select the appropriate input data. During the latter portion of the processor cycle. DFLCC+ goes high causing latch B to disregard further changes to its other inputs.

4.4.8 B Multiplexor

When specified by the LB field, the B multiplexor provides input data to latch B. As illustrated in the block diagram of figure 4-13, the B multiplexor receives eight data inputs (a through h), LB,-field enabling signals (DLBMX- and DLBMXA-), and B-field data-selection signals DFBAn + (0-2) and DFBAnA + (0-2). The B multiplexor output data DMXn-(0-15) is applied to latch B.

The eight data inputs and their sources are listed as follows:

- a. Operand register DORn + (0-15).
- b. Memory input latch MILn + (0-15).
- c. I/O register IORn + (0-15).
- d. Status word consisting of key register bits DCKn + (12-15), shift-counter bits DSCn + (0-4), supervisor-key flag CESK +, and arithmetic flags (DCNDC +, DSGN +, DEQ +, DOVF +, and DCNOZ +).
- e. Right byte of operand register DORn + (0-7) with the sign bit DOR07A + extended. The operand register right byte remains in the right byte position of the B multiplexor output, and the sign bit is placed in all bit positions of the left byte.
- f. Left byte of operand register DORn + (8-15) with the sign bit DOR15A + extended. The operand register left byte is placed in the right byte position of the B multiplexor output, and the sign bit DOR15A + is placed in all bit positions of the left byte.

- g. Right byte of the operand register DORn + (0-7) without the sign bit extended. The operand register right byte is placed in the right byte position of the B multiplexor output, and a zero (GRD) is placed in all bit positions of the left byte (DMX08- through DMX15- are high).
- h. Right byte of the operand register DORn + (0-7) and zero data (GRD). The operand register right byte is placed in the left byte of the B multiplexor output, and a zero (GRD) is placed in all bit positions of the right byte (DMX00- through DMX07- are high).

Data input selection is accomplished with bits 0 through 2 of the B field. B-field codes and corresponding data inputs they select are listed in table 4-10.


4.4.9 Arithmetic and Logic Unit

The ALU performs logical or arithmetical operations on data from latches A and B. The ALU output data DALn + (0.15) are directed to the following sections of the processor:

- The data multiplexor in the memory control for writing the ALU data into memory.
- The address multiplexor in the memory control for applying the ALU data into the address latch.
- c. The I/O multiplexor in the I/O data loop for programmed and multiplexor channel I/O operations through the I/O register.
- d. The program counter to provide jump instruction addresses.
- e. The shift counter for initializing the shift count.
- f. The operand register for general data loop operations and those requiring double length shifts.
- g. The register files A and B for updating the contents of the registers.
- h. The key register for use with memory map operations.

Figure 4-14 is a block diagram of the ALU. The ALU performs logical operations when DMODE + is high and arithmetical operations when it is low. During an arithmetical operation, a low carry-in signal (DCINS-) adds a 1 to the ALU output. Internal carry generation and propagation signals, DSGn + (1-4) and DSPn + (1-4), are applied to the carry generator to determine whether internal carry signals DCOn + (1-3) are to be generated. Function control signals (DFUNOS+, DFUN1S+, DFUN2+, DFUN3+) comprise 16 4-bit codes that determine the particular logical or arithmetical ALU operation. Table 4-11 lists the 16 logical and 16 arithmetical operations that can be performed by the ALU.

When the ALU output bits are all ones a high DALEQ + is applied to the status and test logic. A low DCOUT- is applied to the status and test logic when the ALU generates a carry.



^{*}STATUS WORD CONSISTS OF KEY-REGISTER BITS (DCKn+, 12-15), SHIFT-COUNTER BITS (DSCn+, 0-4), SUPERVISOR-KEY FLAG (CESK+), AND ARITHMETIC FLAGS (DCNDC+, DSGN+, DEQ+, DOVF+, AND DCNOZ+).

J TII-1616

Figure 4-13. B-Multiplexor Block Diagram

Table 4-10. B-Field Codes

DFBA2+ DFBA2A+	DFBAI+ DFBAIA+	DFBAO+ DFBAOA+	SELECTED DATA INPUT*
L	L	L	a
L	L	H	ь
L	н	L	c
L	Н	Н	d .
н	L	L	e
н	L	н	f '
н	н	L	g
н	Н	Н	h

NOTE: H = HIGH, L = LOW

*DATA INPUTS ARE DESIGNATED a THROUGH h AS IN FIGURE 4-13




Table 4-11. ALU Operations

<u></u>	2+	1S+	+SC	LOGICAL OPERATIONS	ARITHMETICAL OPERATIONS	DMODE+ LOW
DFUN3+	DFUN2+	DFUN1S+	DFUN0S+	DMODE+ HIGH	DCINS- HIGH	DCINS- LOW
L	L	L	L	F = Ā	F = A	F = A PLUS 1
L	L	L	Н	$F = \overline{A \lor B}$	F = AVB	F = (AVB) PLUS 1
L	L	Н	L	$F = \overline{A} \wedge B$	$F = AV\overline{B}$	$F = (AV\overline{B}) PLUS 1$
L	L	Н	Н	F = 0	F = MINUS 1 (2's COMPLEMENT)	F = ZERO
L	Н	L	L	$F = \overline{A \wedge B}$	F = A' PLUS A	F = A PLUS AAB PLUS 1
L	Н	L	Н	$F = \overline{B}$	F = (AVB) PLUS A	$F = (AVB) PLUS A \land \overline{B} PLUS 1$
L	Н	Н	L	F = A ∀ B	F = A MINUS B MINUS 1	F = A MINUS B
L	Н	Н	н	$F = A \wedge \overline{B}$	F = AAB MINUS 1	$F = A \wedge \overline{B}$
Н	L	L	L	F = $\overline{A}VB$	F = A PLUS A	F = A PLUS AAB PLUS 1
н	L	L	Н	F = A∀ B	F = A PLUS B	F = A PLUS B PLUS 1
Н	L	Н	L	F = B	F = (AVB) PLUS A	$F = (AV\bar{B}) PLUS AAB PLUS 1$
н	L	Н	Н	F = AAB	F = AAB MINUS 1	F = AAB
Н	Н	L	L	F = 1	F = A PLUS A	F = A PLUS A PLUS 1
Н	Н	L	Η .	F = AVB	F = (AVB) PLUS A	F = (AVB) PLUS A PLUS 1
Н	Н	Н	L	F = AVB	F = (AVB) PLUS A	F = (AVB) PLUS A PLUS 1
н	Н	H.	Н	F = A	F = A MINUS 1	F = A

NOTES:

- 1. IN THE ABOVE TABLE, F REPRESENTS THE ALU OUTPUT (DALOO+ THROUGH DAL15+), AND A AND B REPRESENT THE ALU INPUTS (DLA00+ THROUGH DLA15+, AND DLB00+ THROUGH DLB15+).
- 2. THE SYMBOL V DESIGNATES THE INCLUSIVE ØR OPERATION.
- 3. THE SYMBOL ♥ DESIGNATES THE EXCLUSIVE ØR OPERATION.
- 4. THE SYMBOL A DESIGNATES THE AND OPERATION.
- 5. H = HIGH, L = LOW

4.4.10 ALU Control

The ALU control contains two multiplexor circuits which provide the ALU control signals. One multiplexor is controlled by DGLB1+, the other by DSPF+. DGLB1+ is high when the LB field contains binary 10 or 11, indicating signals from the control store buffer are used for masking instead of controlling. A high DSPF+ indicates a special ALU function used for the register transfer and modification instructions that have codes beginning with 005. DSPF+ goes high when the SH field contains binary 100 through 111, and the LA and LB fields contain 00 or 01. The ALU control signals consist of the ALU mode control DMODE+, ALU carry-in DCINS-, and ALU function controls DFUNOS+ and DFUNS1+.

DMODE + is controlled by the M-field bit (DGMD +) in the non-masked condition (DGLB1 + low), and by bit 1 of the F field (DFUN1 +) in the masked condition (DGLB1 + high). DCINS- is controlled by instruction register bits 6 and 7 (C2106D + and C2107D +) for the special ALU function (DSPF + high). During the normal ALU function (DSPF + low) in the non-masked condition, DCINS- (carry input) is controlled by the C field as follows:

- a. When the C field contains 00 (DCRY0 + and DCRY1 + low), DCINS- goes high indicating there is no carry input.
- b. When the C field contains 01 (DCRY0+ high and DCRY1 low), DCINS- goes low if DCNDC+ (stored carry) is high and high if DCNDC+ is low. This makes the carry in equal to the stored carry.
- c. When the C field contains binary 10 (DCRY0 + low and DCRY1 + high). DCINS- goes low if DCNDC + is low

- and high if DCNDC + is high. This makes the carry in equal to the complement of the stored carry.
- d. When the C field contains a binary 11 (DCRY0 + and DCRY1 + high), DCINS- goes low indicating a carry input.

DFUNOS+ and DFUN1S+ are controlled by instruction-register bit 7 (C2107D- and C2107D+) for the special ALU functions, and by F-field bits 0 and 1 for the normal ALU function

In addition to the ALU control signals, DEKWCF+, DEKSB+, and DOVSMS+ are also generated by the ALU control. In the non-masked condition, DEKWCF+ is controlled by the WR-field-bit (DWCF+) and DEKSB+ by the V-field bit (DV+). DEKWCF+ is sent to the file control for writing data into files A and B, and DEKSB+ to the shift control to enable the setting of the dividing-sign flip-flop (DSB+). DOVSMS+ is an enabling signal for setting the overflow flip-flop in the status and test logic. This signal is controlled by instruction-register bit 6 (C2106D+) for the special ALU function, and by CSAMOV+ for the normal ALU function.

4.4.11 Register Control

A decoder circuit in the register control decodes the three R-field bits DGRCn + (0-2) to produce seven control signals that control various operations for the shift counter, program counter, operand register, and key register. Table 4-12 is a truth table showing the states of the seven control signals for each R-field code. Control signals DRC3-, DRC4-, and DRC7- are used in the register control to produce D3RC7- and DR47+. When the R field contains 011 or 111, a low D3RC7- loads the operand register.

Table 4-12. Register-Control Decoder Truth Table

R-F	IELD IN	VPUT BI	TS				DECO	DED OU	TPUTS			
GROUND	DGRC2+	DGRC1+	DGRC0+		DRC1-	DRC2-	DRC3-	DRC4-	DRC5+	DRC6-	DRC7-	
L	L	L	L		н	Н	Н	Н	L	Н	H	
L	L	L	н		L	Н	н	н	L	н	н	
L	L	Н	L	į	Н	L	Н	Н	L	Н	Н	
L	L,	Н	Н		н	Н	L	н	L	Н	Н	
Ĺ	н	Ļ	L		. н	н	Н	Ĺ	L	Н	Н	
L	н	L	н		н	Н	н	Н	Н	Н	Н	
L	Н	н	L		Н	Н	н	Н	L	L	Н	
L	Н	н	Н		Ĥ	н	Н	н	L	н	L	

NOTE: L = LOW, H = HIGH

When the R field contains 100 or 111, a high DR47 + increments the program counter at half-clock time. The R field specifies the following operations:

- a. R-field containing 000 causes no operation.
- b. R-field containing 001 loads the program counter.
- c. R-field containing 010 loads the shift counter.
- d. R-field containing 011 loads the operand register.
- e. R-field containing 100 increments the shift counter.
- f. R-field containing 101 loads the key register.
- g. R-field containing 110 increments the program counter.
- h. R-field containing 111 loads the operand register and increments the program counter.

A byte-address flip-flop (DBAD+) stores file-A bit 0 (DFA00-) at half-clock time (MCDHC+) to prevent losing the bit during shifting operations (DGLA1+ high).

The processor clock KKC2 + is repowered to provide clocks for the operand register and shift counter. These clocks are DKOR- and DKSCR-. Clock MCDFC- is also repowered to produce the data loop clock DMFC +. The data-loop clock is

also used to generate the program-counter clock DKPR-. The program-counter clock can occur at either full-clock time (MCDFC-) to load the program counter or at half-clock time to increment the program counter.

4.4.12 Shift Control

The shift control contains two multiplexors that select the data to be shifted into the end bits of the operand register during shifting operations. Both multiplexors are controlled by the X field. The shift-left multiplexor selects data (DSL00+) for bit 0 of the operand register from bit 15 of the ALU, file A, or operand register. The shift-right multiplexor selects data (DSR15+) for bit 15 of the operand register from bits 0 or 15 of the operand register, bit 0 of file A, or the divide sign bit (stored file-A bit 15. DSB+). Tables 4-13 and 4-14 are truth tables for the shift-left and shift-right multiplexors.

4.4.13 Operand Control

The operand control selects the operating mode of the operand register based on the SC and W fields. The four operating modes consist of: hold (no activity), shift left, shift right, and load in ALU data. Table 4-15 lists the operating modes resulting from the various states of output signals DOSO + and DOS1 +.

Table 4-13. Shift-Left Multiplexors Truth Table

CON	ITROL		INPU	T DATA		OUTPUT
DX1+	DX0+	DOR15+	DFA15D+	DAL15-	GROUND	DSL00+
L	L	L	×	×	X	L
L	L	Н	X	X	X	Н
L	н	X	L	X	X	L
L	Н	X	Н	X	X	н
'н'	L	X	Х	L	X	L
Н	Ĺ	X	X	H	X	Н
Н	Н	X	X .	×	L	L

NOTE: L = LOW, H = HIGH, AND X = IRRELEVANT

VTII-1621

Table 4-14. Shift-Right Multiplexors Truth Table

CONT	ROL		INPUI	DATA		OUTPUT
t XQ	+ 0X0	DOR00+	DFA00D+	DOR15+	DSB+	DSR15+
Ŀ	L	L	Χ.	Х	Х	L
L	L	Н	X	X	X	н
Ĺ	Н	X	L	X	X	L
L	Н	X	н	X	X	н
н `	L	. X	X	L	X	L .
Н	L	X	×	Н	X	Н
н	н	×	X	X	L	L
Н	Н	X	X	X	Н	н

NOTE: L = LOW, H = HIGH, AND X = IRRELEVANT

VT11-1622

Table 4-15. Operand Register Modes

	INF	PUTS		ОИТ	PUTS	MODE
D3RC7-	DW+	DGLB1-	DSCON+	DOS0÷	DOS1+	
. Н Н	X X	X	X L	L	L	HOLD
н	L	Н	н	L	Н	SHIFT LEFT
н	Н	Н	н	н	L	SHIFT RIGHT
L	X	X	X	н	Н	LOAD IN ALU DATA

NOTE: L = LOW, H = HIGH, AND X = IRRELEVANT

4.4.14 Operand Register

The 16-bit operand register has load and shift capabilities to enable double length shifts in conjunction with shifting modes of latch A. The register can be loaded with data from the ALU, and its output DORn + (0.15) can be selected by the B multiplexor as an ALU input. The four operating modes of the operand register are given in the preceding section.

The operand register consists of four 4-bit shift registers. Loading and shifting operations occur on the positive-going transition of clock DKOR- (unless DOS0+ and DOS1+ are both low).

4.4.15 Key Register

The 4-bit key register is loaded from the four most significant bits of the ALU output under control of the R field (DRC6-). The register is used with a memory map to designate which one of 16 memory protection partitions is active for processor-initiated memory operations.

In addition to the logical high and low states, the key-register output DCKn $+(12\cdot15)$ has an open-circuit state. This allows the output lines to be directly connected to outputs of the I/O key register in the memory control section. The key register output is in the open-circuit state when an I/O request occurs (IRQM + high) or when the supervisor control flip-flop is set (CESK + high). The key register is loaded at full-clock time with the positive-going transition of clock DKSCR-.

4.4.16 Program Counter

The 16-bit program counter performs loading and counting functions to permit address generation of the next instruction to be fetched. Contents of the counter DPRn + (0-15) can be selected as an address source by the address multiplexor for memory control or by latch A for the ALU input.

The counter can be loaded from the ALU or incremented under control of the R field (DRC1- and DR47+). When DRC1- is low, the positive-going transition of clock DKPR-loads in ALU data at full clock time. When DR47+ is high, the positive-going transition of clock DKPR- increments the counter contents at half-clock time.

4.4.17 Shift Counter

The shift counter, under control of the R field, performs loading and counting functions used for shifting, multiplication, and division. When the desired shift count is reached, a high carry signal DCTZ + is applied to the status and test logic. The five output bits DSCn + (0-4) are applied to the B multiplexor as part of the status word.

When DRC2- is low, ALU data DALn + (0-7) consisting of the two's complement of the required shift count is loaded

into the shift counter on the positive-going transition of clock DKSCR-. At full-clock time whenever DRC5 + is high, the counter is incremented by one until a carry is generated from the eighth most significant bit. This causes the counter to be reset and the carry signal DCTZ + to go high. The counter is also reset when KCINMP + goes low.

4.4.18 Status and Test Logic

The status and test logic stores the results of certain operations under control of the control store buffer. Five status signals for the B multiplexor and one for latch A are generated by the status and test logic:

- a. The multiplication sign flag DSM1 + can be applied to latch A. During multiplication, DSM1 + goes high when the product is negative.
- DCNOZ + goes high when the ALU output is zero. This condition is sampled by DTKL-.
- DCNDC + goes high when the ALU generates a carry.
 This condition is sampled by DTKL-.
- d. DSGN + goes high when the ALU output is negative. This condition is sampled by DTKL-.
- e. DEQ + goes high when the ALU output bits are ail ones.
 This condition is sampled by DTKL-.
- f. DOVF + goes high when the overflow flip-flop is set.

The status and test logic also applies a test-result signal DTCND+ to the central control to determine the control store address during the processing of conditional instructions. DTCND+ goes high when the selected test condition is met and low when it is not met. When selected by the G-field signals CBGn+(0-3), the following can be tested:

- a. Overflow. When this condition occurs, the overflow flipflop is set (DOVF + high).
- b. I/O sense response. When this condition occurs, a high ISRD + is applied to the status and test logic.
- c. Sense switches 1, 2, and 3. When these switches are set, low NSSn-(1-3) signals cause the corresponding CBSSn+(1-3) signals to go high in the status and test logic.
- d. Jump, Jump-and Mark, and Execution tests. When a condition is met for one of these instructions, a high DFTT + is generated in the status and test logic.
- Equal ALU inputs. When the data inputs to the ALU are equal, a high DALEQ + causes DEQ + to go high in the status and test logic.
- f. Sign of ALU output. A high DAL15A + produces a high DSGN + in the status and test logic indicating a negative sign. A low DAL15A + produces a low DSGN + indicating a positive sign.

continued

- g. ALU carry. When the ALU generates a carry, a low DCOUT- produces a low DCNDC- in the status and test logic.
- ALU output is zero. When the output of the ALU equals zero, a low DZTS- and a high DCNOZ + are generated in the status and test logic.
- DSB flag. When bit 15 of register file A is a one, a high DSB + is sent to the status and test logic. A low DSB + indicates bit 15 of register file A is a zero.
- j. Sign of memory input latch. A high MIL15 + indicates the data from the memory input latch has a negative sign. A low MIL15 + indicates a positive sign.
- k. Shift-counter overflow. When this condition occurs, a high DCTZ + is applied to the status and test logic indicating the shift counter is reset to zero.
- Output sign of A register (general-purpose register 0).
 The status and test logic generates a high DASGN + for a negative sign and a low DASGN + for a positive sign.
- m. Normalized shift completed. When a normalized shift is complete, the status and test logic generates a high DNZT+. This occurs when the ALU output bits 14 and 15 have opposite states.

4.5 MEMORY CONTROL CIRCUITS

The circuits of the memory control are shown in the block diagram of figure 4-15. Page numbers of the processor logic diagram are provided in parenthesis for each circuit block.

4.5.1 Address Multiplexor

The 4-input 16-bit address multiplexor selects a memory address from one of the following sources:

- a. 1/O register, IORn + (0-15)
- b. ALU, DALn + (0-15)
- c. Program counter, DPRn + (0-15)
- d. Input latch, MILn + (0-15)

Address selection is controlled by MASL0+ and MASL1+ from control logic 1. The address multiplexor applies the selected address MAMn+(0-15) to the address latch. Table 4-15 is a truth table for the address multiplexor.

Table 4-16. Address Multiplexor Truth Table

CON	NTROL		INPU1	T DATA		OUTPUT
MASL1+	MASL0+	IORn+ (0-15)	DALn+ (0-15)	DPRn+ (0-15)	MILn+ (0-15)	MAMn+ (0-15)
L	L	L	Х	Х	X	L
L	L.	Н	X	Х	X	н
L	Н	X	L	X	X	L
L	H .	X	Н	X	X	н
н	L	X	X	L	X	Ĺ
Н	L	X	X	Н	X	н.
н	н	X	X	X	L	L
н	н	X	Х	X	Н	Н

NOTE: L = LOW, H = HIGH, AND X = IRRELEVANT




Figure 4-15. Memory Control Block Diagram

4.5.2 Address Latch

The 16-bit address latch stores the selected memory address during the memory cycle. A low sample clock MRQSCA— from the priority logic loads the selected address into the latch where it is inverted and applied to the address drivers.

4.5.3 Address Drivers

The open-collector address drivers interface the address latch to the memory address bus. A high enabling signal MABE + from the control sequencer gates the latch output MLLn-(0.15) through the drivers where it is inverted and applied to the address bus as MYAn+(0.14) (address bit 15 is not used on the address bus unless a writable control store is present).

4.5.4 Address Comparator

The address comparator prevents erroneous operation in the event a store type instruction is being currently processed and its effective address contains the next instruction to be fetched (the processor fetches the next instruction before the current instruction is completed). Addresses from the program counter $\mathsf{DPRn} + (0.15)$ and the address drivers $\mathsf{MYAn} + (0.15)$ are compared by the comparator. When the addresses are equal, a high $\mathsf{MPLE} + \mathsf{signal}$ is sent to control logic 1 so that the instruction already fetched into the instruction buffer can be updated during the store instruction s execution.

4.5.5 Data Multiplexor

The 16-bit data multiplexor selects memory write data from either the ALU or 1/0 multiplexor for DMA operation. Data selection is controlled by 1/0 request signal MIRB+ from the priority logic. A high MIRB+ selects 1/0 data IOMn+(0-15); a low MIRB+ selects ALU data DALn+(0-15).

4.5.6 Data Drivers

The open-collector data drivers interface the data multiplexor to the bidirectional memory data bus. A high enabling signal MDBE + from control logic 1 gates the data multiplexor output MDMn + (0-15) through the drivers where it is inverted and applied to the memory data bus as MYDn - (0-15).

4.5.7 I/O Latch

Data from the memory data bus is loaded into the 16-bit I O latch with a low MMIOL— from control logic 1. The I/O latch inverts the data and applies it to the I/O multiplexor in the I/O data loop section.

4.5.8 Input Latch

Data from the memory data bus is loaded into the 16-bit input latch with a low MMIL- from control logic 1. The input latch inverts the data and applies it to the address multiplexor and the B multiplexor in the data loop section.

4.5.9 Instruction Buffer

Data from the memory data bus is loaded into the 16-bit instruction buffer with a low MM11– from control 1 logic. The instruction buffer inverts the data and applies it to the central control section as M11n + (0.15). This data is applied to the instruction decoder and instruction decoding logic for preliminary decoding, and to the instruction register for detailed decoding.

4.5.10 Writing Drivers

The writing drivers apply left- and right-byte controls MWLY+ and MWRY+ to the memory. When a full word is written into memory, MIMC1+ is high and MIMC0+ is low resulting in high MWLY+ and MWRY+ signals. When a byte is written into memory, MIMC0+ is high and the stored-byte address DBAD+ determines which byte control is high. A high MCRB+ enables the byte controls when the processor has priority, and a high MIRB+ enables them when the I/O control has priority. IWLMC- and IWRMC-provide left- and right-byte information from the I/O control. A high MIOW indicates I/O data is written into memory.

When the processor has priority and the S field equals 0 (MCRP+ and CSEQ0+ are high), MCDTC- goes low on the positive-going transition of clock MRQSC- indicating that a special data transfer from the ALU to the instruction buffer is taking place.

4.5.11 Key Logic

The key logic provides key bus data MYKn+(16-19) for memory mapping, and repowered clock and reset signals. The key bus data comes from either an I/O key register in the key logic or from the key register in the data loop. When CIMXXO- and CIM2SO- are low ALU data bits 12 through 15 are loaded into the I/O key register on the positive-going transition of clock DKSCR-. The key register output is enabled with an I/O request (IRQM- low). Keybus data (I/O or processor) are gated onto the key bus with a high MABE+.


4.5.12 Clock Generator

The clock generator provides clock signals (figure 4-16) for all sections of the processor, except I/O control, and for options on the option board. A crystal oscillator circuit produces the symmetrical squarewave MOCLK + (24.2424 MHz). This 41.25-nanosecond period clock is sent to the

option board and is also used to clock flip-flops that produce the phase A and B clocks MCPA+ and MCPB+. The phase clocks have a 165-nanosecond period representing the basic processor control state in which a single microinstruction is processed. Full and half clocks MFC- and MHC- are produced by decoding MCPA+ and MCPB+. The periods of MFC- and MHC- may vary in 41 nanosecond increments depending on when the memory acknowledgment signal YDNM+ is applied to the control sequencer. During indirect addressing and DMA opera-

tions, the periods are increased an additional 41 nanoseconds (one MOCLK + cycle) by a delay flip-flop in the clock generator.

The crystal oscillator circuit can be disconnected (by removing a jumper on the processor card) and replaced with an external signal (TCLKC-) connected to J2-43 of the processor board. This external signal is normally supplied by the writable control store option.



^{*}PULSE WIDTH DEPENDS ON WHEN YDNM+ GOES LOW

VTI1-1625

Figure 4-16. Clock and Sequencer Waveforms

^{**}PERIOD MAY VARY IN 41 NANOSECOND INCREMENTS DEPENDING ON RELATIONSHIP OF YDNM+ GOING LOW AND PHASE CLOCKS MCPA+ AND MCPB+. DURING INDIRECT ADDRESSING AND DMA OPERATIONS, THE PERIOD IS INCREASED AN ADDITIONAL 41.25 NANOSECONDS

4.5.13 Control Sequencer

The control sequencer generates sequencing signals when a memory request is received from the processor or I/O. A low MCRA- (processor request) or MIRA- (I/O request) from the priority logic produces a high MABE+ that gates the memory address onto the address bus. This occurs at the beginning of the sequencer cycle so that the address has time to stabilize.

A three flip-flop counter clocked by MQC- and MQC+ generates the three sequencing signals MRS1-, MRS2-, and MRS3- (figure 4-16). The pulse width of MRS3- is always 124 nanoseconds; however, MRS1- and MRS2-pulse widths depend on when the memory acknowledgment signal is received (YDNM+ goes low).

4.5.14 Priority Logic

The priority logic receives requests for memory operations from the PMA (on option board), I/O control and central control. PMA has the highest priority and central control has the lowest.

When the PMA requests a memory operation, a low ORQM— is applied to the priority logic. This inhibits the sampling of requests from I/O control and central control, and causes MAKO+ to go high indicating the PMA has priority.

An I/O control request indicates a DMA operation is to be performed and applies a high IRQM + to the priority logic. A high IRQM + inhibits the sampling of central control requests and, if there is no PMA request, causes MIRB + to go high indicating the I/O control has priority.

A central control request indicates that the processor is requesting a memory operation. When a central control request occurs, high CRQM + and CABRT- signals are applied to the priority logic. If there are no requests from the PMA or I/O control, MCRB + goes high indicating the central control has priority.

4.5.15 Control Logic 1

The control logic 1 produces various control and enabling signals.

Signals MASL1 + and MASL0 + are sent to the address multiplexor to control the address selection. The states of these signals are determined by the I/O control request IRQM— for I/O memory requests or by bits 2 and 3 of the IM field for processor memory requests.

Low MMIL-. MMIOL-, and MM1I- signals load data into the input latch, I/O latch, and instruction buffer, respectively. In addition to other requirements, one of the following two conditions is required before the three loading signals can go low: the memory acknowledgment signal YDNM+ is low, or a special data transfer occurs from the ALU to the instruction buffer and input latch (MHCA+, MRS3-, and MRQ- high).

MMIL- goes low when the processor has priority (MCRB + and MRS1- high) and an input-latch loading operation is specified (MIMC1- high). MMIOL- goes low when the I/O control has priority (MIRB + and MRS1- high). MMII-goes low when IM-field bits 0 and 1 are both zero (MIMC1- and MIMC0- high) and the processor has priority (MCRB + and MRS1- high). Another condition that causes MMII- to go low is when the contents of the program counter and the memory address are equal, and MIMC1 + is high.

A low MDNC- is applied to clock control circuits in the central control to inhibit processor clocks until a memory acknowledgment is received if a wait for memory done is specified. MDNC- goes high to disable the clocks when the processor has priority (MCRB + high) and the control sequencer is in state 2 (MRS2 + high).

A high MDBE + is applied to the data drivers to transfer data onto the memory data bus. MDBE + goes high when one of the following conditions occur:

- a. I/O control has priority (MIRB + high) and an I/O writing operation is specified (MIOW + high).
- Processor has priority (MCRB + high), and a processor writing operation is specified (MIMC1- low) or the special data transfer from the ALU to the instruction buffer is specified (MCDTC- low).

4.5.16 Control Logic 2

The control logic 2 stores IM-field data and generates processor clocks. Two flip-flops (MIMC0 and MIMC1) store the contents of the IM-field bits 0 and 1 when the processor is requesting a memory operation (COVRM+ and CABRT- are high for a memory request, or MRS1+ and MRS3+ are low for an override condition). The flip-flip outputs are used by the writing drivers and control logic 1 circuits.


Full and half clock signals (MCDFC- and MCDHC+) for the processor are produced by decoding appropriate states of phase A and B clock (MCPA and MCPB), and are inhibited if one of the following conditions occur:

- a. The processor has priority but the memory is busy (MCRP+ and MRS2+ are high).
- b. The processor is denied memory access because of a higher priority request (MCRP-, CRQM \div , and CABRT- are high).
- c. Central control generates a low clock-disabling signal (CECKM- low).

After one of the above disabling conditions occur, a delay flip-flop allows an additional MCDHC+ pulse to be generated (figure 4-17).

4.6 I/O DATA LOOP

The circuits of the I/O data loop are shown in the block diagram of figure 4-18. Page numbers of the processor logic diagram are provided in parentheses for each circuit block.








Figure 4-18. I/O Data Loop Block Diagram


4.6.1 I/O Multiplexor

The I/O multiplexor, which consists of eight dual 4-to-1 multiplexor circuits (figure 4-19), selects data for the I/O register and for the data multiplexor in memory control. The data is selected from the following sources:

- a. I/O latch, MIOLn + (0-15)
- b. ALU, DALn + (0.15)
- c. I/O receivers, EBn + (0-15)

Data from the I/O receivers are applied to the I/O multiplexor in normal and byte-shifted forms, that is, each of the multiplexor output bits can be selected from corresponding bits in either byte of the I/O data. For example, multiplexor output bit 0 can be selected from I/O data bits 0 or 8. the output bit 1 from bits 1 or 9, etc.

Selection of input data to the multiplexor is controlled by I/O control signals ICD0+ and ICD1+. Table 4-17 is a truth table for the I/O multiplexor.



NOTE: IC PIN NUMBERS ARE IN PARENTHESES

Figure 4-19. I/O Multiplexor Block Diagram

Table 4-17. I/O Multiplexor Truth Table

CON.	TROL		INPU'	T DATA		OUTPUT
Pī 2	NS 14	6/10	P[]	NS 4/12	3/13	PINS 7/9
L	L	L	X	×	X	L
L	L	Н	X	×	X	н
L	'н `	X	L	×	X	L
L	н	. x	н	X	×	н.
н	L	X	X	L	×	L
н	L	x	X	Н	×	н
Н	н	x	Х	X	L	L
Н	н	x	X	X	н	н

NOTES: 1. L = LOW, H = HIGH, AND X = IRRELEVANT

2. REFER TO FIGURE 4-19 FOR THE SIGNALS ASSOCIATED WITH PIN NUMBERS IN THE ABOVE TARIF

VT11-1629

4.6.2 I/O Register

The 16-bit I/O register stores data from the I/O multiplexor and applies it to the I/O drivers, to the B multiplexor in the data loop, and to the address multiplexor in memory control. Data is clocked into the register on the positive-going transition of full clock MFCA— or at MHCA + when the I/O requests a memory cycle (IRQM + high). The I/O register can operate in four modes that are selected by I/O control signals ICD2 + and ICD3 +. A hold mode inhibits the effect of the clock so that the register outputs are unchanged. On a single clock transition, byte-transfer modes transfer the left byte to the right byte position and the right byte to the left byte position (see figure 4-20). A loading mode loads data selected by the I/O multiplexor into the register. Table 4-18 lists the operating modes resulting from the various states of ICD2 + and ICD3 +.

Table 4-18, I/O Register Modes

		•
ICD2+	1CD3 +	Mode
L	L	Hold
L	н	Left Byte to Right Byte
н	L	Right Byte to Left Byte
H.	н	Load in multipleyor data

4.6.3 I/O Drivers and Receivers

Data is transferred to and from the bidirectional I/O data bus with I/O drivers and receivers. These drivers and receivers also invert the data. When enabled with a high ICD4A + signal from the I/O control, the I/O drivers transfer data from the I/O register to the I/O data bus.

The I/O receivers apply I/O bus data to the I/O multiplexor.

4.7 I/O CONTROL

This section consists of circuit descriptions followed by the various 1/O operations. The 1/O circuits are grouped as follows:

- a. Microinstruction Sequencing
- b. Decoding and Sequencing Control
- c. Interrupt and DMA Control
- d. I/O Data-Loop Control
- e. Processor-I/O Control
- f. Drivers, Receivers, and Miscellaneous Control

The I/O operations consist of:

- a. Programmed I/O
- b. Interrupt
- c. Normal DMA
- d. High-Speed DMA

The I/O Control circuits are located on the option board (44P0619). Logic diagrams for these circuits are on sheets 3.0 through 3.11 of drawing 91B0401 (provided in the System Maintenance Manual). Page numbers of the option




Figure 4-20. Byte-Transfer Modes of I/O Register

board logic diagrams are provided in parentheses in the block diagrams that follow. For a description of the external I/O interface signals, refer to the Input/Output section of the applicable system handbook.

4.7.1 Microinstruction Sequencing

All I/O operations are performed through a sequence of microinstructions. Implementation of these sequences is accomplished with the address selector, address counter, I/O control store, and buffer. Figure 4-21 shows how these circuits are related to each other. A description of each circuit is provided in the following subsections.

4.7.1.1 Address Selector

Under control of the control logic, the address selector selects an I/O control-store address to initiate an I/O operation. The address is selected from either central control or the trap-address generator (for DMA operations). A low IIIDLE- enables the address selector. The address selector selects an address from central control when IMXAD + is high and from the trap-address generator when IMXAD + is low. The selected 8-bit address is applied to the address counter.

4.7.1.2 Address Counter

The address counter provides sequential addresses for the I/O control store. An I/O operation begins when the selected address (from the address selector) is loaded into


the address counter with the positive-going transition of IFC-(when ILDAD-is low). The counter is then incremented with each positive-going transition of IFC- (when IINHC-is high) to provide the sequential addresses for an entire I/O operation. The next to last microinstruction of any I/O operation produces a low IEIDLE- to prevent further incrementing of the address counter.

4.7.1.3 I/O Control Store

The I/O control store is a 256-word by 16-bit high-speed ROM (figure 4-22). It contains the microinstructions that control timing and sequencing for all I/O operations. When an address IRAn + (0-7) is received, the I/O control store applies the addressed data IROn(0-15) to the buffer. The I/O control store can be disabled with a low XIOCE- when an external I/O control store is used. For a list of the binary codes contained at each address of the I/O control store, refer to documents 49A0195-000 and 49A0195-001 in the System Maintenance Manual.


4.7.1.4 Buffer

The buffer consists of a 16-bit register that permits overlapping of microinstruction executions and access of the next microinstruction. Its outputs control all I/O operations and enable new I/O tasks when the current operation is completed. The format for the I/O control-store word is defined in figure 4-23. The buffer output states and control store addresses for the various I/O operations are listed in tables 4-19 through 4-26.



VT11-1647A

Figure 4-21. Microinstruction-Sequencing Circuits



VTI1-1648A

NOTE: CONTROL SIGNALS ARE NOT SHOWN

Figure 4-22. I/O Control Store and Buffer Block Diagram




Figure 4-23. I/O Control-Store Word Format

Table 4-19. Programmed I/O for SEN, EXC, and EXC2 Instructions

I/O CONTROL STORE ADDRESS	BUFFER OUTPUTS				
DECIMAL HEXADECIMAL	ICD08+ ICD1+ ICD28+ ICD38+ ICD4+ ICD4+ IFRY+ IFRY+ IERY+ IEWAIT+ ICRY+ ICRY+ ICRY+ IEF0+ IEF0+ IEF0+ IEF1+ IEF2+				
0 0 4 4 5 5 6 6 7 7 8 8 9 9					

NOTES:

1. L = LOW, H = HIGH

VT11-1650A

2. ADDRESS ZERO IS THE RESET STATE

Table 4-20. Programmed I/O, Input-Data Transfer

I/O CONTROL STORE ADDRESS	BUFFER OUTPUTS
DECIMAL HEXADECIMAL	ICD08+ ICD1+ ICD28+ ICD38+ ICD4+ IFRY+ IFRY+ IFRY+ IEPLE- IEWAIT+ ICRY+ IDN+ ICRY+ IEF0+ IEF0+ IEF0+
12 C 13 D 14 E 15 F 16 10 17 11 18 12 19 13 20 14 21 15	

NOTE: L = LOW, H = HIGH

VTI1-1651

Table 4-21. Programmed I/O, Output-Data Transfer

I/O CONTROL STORE ADDRESS	BUFFER OUTPUTS
DECIMAL HEXADECIMAL	ICD0B+ ICD1+ ICD2B+ ICD2B+ ICD3B+ ICD4+ IERY+ IERY+ IEWAIT+ ICRY+
28 1C 29 1D 30 1E 31 1F 32 20 33 21 34 22 35 23 36 24 37 25	

NOTE: L = LCW, H = HIGH

VTII-1652

Table 4-22. DMA, Trap-Out Operation

I/O CONTROL STORE ADDRESS	BUFFER OUTPUTS
DECIMAL HEXADECIMAL	ICD08+ ICD1+ ICD28+ ICD38+ ICD4+ ICD4+ IFRY+ IFRY+ IFRY+ IGMA+ ICRY+ ICRY+ IEF0+ IEF0+ IEF0+
64 40 65 41 66 42 67 43 68 44 69 45 70 46 71 47 72 48 73 49	H H L L L L L H L L L L H H H H L L L H L L H L L L L

NOTE: L = LOW, H = HIGH

Table 4-23. DMA, Trap-In Operation

I/O CONTROL STORE ADDRESS	BUFFER OUTPUTS
DECIMAL HEXADECIMAL	ICD08+ ICD1+ ICD28+ ICD38+ ICD4+ IFRY+ IFRY+ IFRY+ IEIDLE- IEWAIT+ ICRY+ ICRY+ IEF0+ IEF0+ IEF0+ IEF1+
80 50 81 51 82 52 83 53 84 54 85 55 86 56 87 57 88 58 89 59 90 5A	H H L L L L L H L L L L H H H H L L L H L L L L

NOTE: L = LOW, H = HIGH

VT11-1654

Table 4-24. High-Speed DMA, Trap-Out Operation

I/O CONTROL STORE ADDRESS	BUFFER OUTPUTS				
DECIMAL HEXADECIMAL	ICD08+ ICD1+ ICD28+ ICD38+ ICD38+ ICD4+ IFRY+ IFRY+ IFRY+ IFRY+ IEIDLE- IEWAJT+ ICRY+ ICRY+ IEF0+ IEF0+				
96 60 97 61 98 62 99 63 100 64 101 65	H H H H L H L L H H H L L L H H L L L L				

NOTE: L = LOW, H = HIGH

Table 4-25. High-Speed DMA, Trap-In Operation

I/O CONTROL STORE ADDRESS	BUFFER OUTPUTS
DECIMAL HEXADECIMAL	ICD08+ ICD1+ ICD28+ ICD38+ ICD4+ ICD4+ IFRY+ IFRY+ IGRY+ IEWAIT+ ICRY+ ICRY+ IEF0+ IEF0+ IEF0+
112 70 113 71 114 72 115 73 116 74 117 75	H H H H L H L L H H H L L L H H H H L L L L

NOTE: L = LOW, H = HIGH

VT11-1656

Table 4-26. I/O Interrupt Operation

I/O CONTROL STORE ADDRESS	BUFFER OUTPUTS
DECIMAL HEXADECIMAL	ICD08+ ICD1+ ICD2B+ ICD3B+ ICD3B+ ICD4+ IFRY+ IFRY+ IFRY+ IEPDLE- IEWAIT+ ICRY+ ICRY
220 DC 221 DD 222 DE 223 DF 224 E0 225 E1 226 E2 227 E3 228 E4 229 E5 230 E6	H H L L L L L L H L L H L H H H H H H L L L H L

NOTE: L = LOW, H = HIGH

VTII-1657

4.7.2 Decoding and Sequencing Control

The decoding and sequencing control (figure 4-24) decodes the I/O function field of the I/O control-store word, and supplies control signals to the microinstruction-sequencing circuits and to several other I/O control circuits.

4.7.2.1 Address-Counter Loading Control

This circuit provides the loading signal (ILDAD-) for the address counter. ILDAD- is active (low) when the buffer specifies an idle condition (IEIDLE+ high) or a waiting condition is specified and a new address is to be loaded (IEWAIT+ and ID1+ high). Loading of the address counter occurs when ILDAD- is low and the I/O clock (IFC-) is not inhibited by the clock inhibitor signal (IINHC-).

4.7.2.2 Address Selector Control

This circuit provides the selector signal (IMXAD+) for the address selector circuit. When IMXAD+ is low, a trap address is selected (for normal or high-speed DMA). IMXAD+ goes low during a trap sampling time if an external device (usually a buffered interlace controller) requests a DMA operation. Trap sampling for a normal DMA operation occurs when IESMP+ is high, and for high-speed DMA operations when IEIDLE+ and ICD are high. At all other times, the selector signal IMXAD+ is high and a central control address is selected.

4.7.2.3 Clock Inhibitor

This circuit provides a clock inhibitor signal (IINHC-) that inhibits loading of the address counter and buffer. IINHC- is active (low) when there is no I/O activity (IEIDLE+ and IIIDLE- high) or the I/O control is waiting for the central control to complete an operation. The waiting conditions are:

- a. Waiting for the central control to respond (CRQIO + high)
- b. Waiting for the memory control to respond to a request for a trap memory cycle (MAKIO + high).
- waiting for the central control to complete an interrupt service routine (IINTF+ high).

4.7.2.4 I/O Function Decoder

This circuit provides various control signals by decoding the three I/O function bits IEFn + (0-2).

4.7.2.5 Inhibit-Idle Control

This circuit can override the clock inhibitor IINHC- by generating a low inhibit-idle signal IIIDLE-. The inhibit-idle signal is also used to enable the address selector. IIIDLE-

is activated (low) during one of the sample times (IESMP + or ICD + high) if one of the following conditions occur:

- a. A normal trap operation (DMA) is requested (ITRPN + high).
- b. Central control requests an interrupt operation (IDCIR + and CRQIO + high).
- c. Programmed I/O operation is requested (IDCIR- and CRQIO + high).
- d. A high-speed trap operation (DMA) is requested (ITRPF + high).

4.7.3 Interrupt and DMA Control

The interrupt and DMA control (figure 4-25) performs the following functions:

- a. Generates and controls the interrupt clocks (IUCX-I and IUCF-I)
- b. Supplies input signals to the sample control logic
- c. Generates interrupt acknowledgments (IUAX-I and IUAF-I)
- d. Generates the I/O interrupt flag (IINTF+)

4.7.3.1 Interrupt Clock Generator

This circuit generates the ICA- and ICD+ clocks which are sent to I/O bus drivers to become the normal and high-speed clocks IUCX-I and IUCF-I.


The period of the normal interrupt clock (IUCX-I) is jumper selectable at either 660 or 990 nanoseconds. Selection depends on the length of the priority chain in the system (for a description of the priority system, refer to the Input/Output Section of the applicable system handbook).

The period of the high-speed clock (IUCF-I) is fixed at 330 nanoseconds. This clock is used during high-speed DMA operations.

4.7.3.2 Sample Control Logic

This circuit provides the following signals

- a. IESMP+. When there is no I/O activity, (IEIDLE+ high) IESMP+ samples normal DMA or interrupt requests to determine if they occur during the proper phase (ICA- high) of the interrupt clock (IUCX-I). IESMP+ also tests for I/O requests from the central control.
- b. ISMPF + . When there is no I/O activity (IEIDLE high), ISMPF + samples high-speed DMA requests to determine if they occur during the proper phase (ICD + high) of the high-speed interrupt clock (IUCF-I).



VTI1-2158

Figure 4-24. Decoding and Sequencing Control




Figure 4-25. Interrupt and DMA Control

4.7.3.3 Interrupt Acknowledgment Control

This circuit consists of two flip-flops that provide the normal and high-speed interrupt acknowledgments IUAX and IUAF. These signals are used in the I/O control circuits and are also routed through I/O drivers to the I/O bus (IUAX-I and IUAF-I)

4.7.3.4 Interrupt Flip-Flop

When CINTF+ goes high, the interrupt flip-flop is set (IINTF+ high) indicating the central control has completed its interrupt service routine and that the I/O control can continue processing and complete its interrupt routine.

4.7.3.5 Interrupt Clock Inhibitor

This circuit provides two interrupt clock inhibitors: a high IINHN + inhibits the normal clock (IUCX-I) and a high IINHF + inhibits the high-speed clock (IUCF-I).

IINHN + goes high during a sampling time (IESMP + high) if one of the following conditions occur:

- a. A normal DMA operation is requested (ITRPN + high).
- An interrupt sequence is acknowledged by the central control (CRQIO + high).

Both the above conditions are inhibited if a high-speed DMA operation is requested. This is accomplished by disabling IESMP+ during the high-speed sampling time (ICD+ and ITRPF+, high). IINHN+ also remains high (if a normal DMA or interrupt is recognized) as long as the interrupt acknowledgment is set (IUAX+ low).

IINHF+ goes high if a high-speed DMA request is made (ITRPF+ high) during a sampling time (IEIDLE+ and ICD+ high). Normal DMA operations cannot override high-speed DMA operations. When a high-speed request is accepted, IINHF+ remains high as long as the high-speed interrupt acknowledgment is set (IUAF- low).

4.7.3.6 DMA Acknowledgment Control

This circuit consists of two flip-flops that indicate if a DMA request has been sampled and accepted by the I/O control. A high INSD + acknowledges normal DMA requests and a high IHSD + acknowledges high-speed DMA requests.

4.7.4 I/O Data-Loop Control

This circuit (figure 4-26) provides control signals for the I/O data loop.

ICD0 + is used in the selection of input data for the I/O multiplexor (section 4.6.1).

ICD2 + and ICD3 + determine the operating modes of the I/O register (section 4.6.2).

ICD4A + enables the I/O drivers (section 4.6.3) to transfer data from the I/O register to the I/O bus.

Functions of the above signals are summarized in the I/O control-store word format in figure 4-23.




Figure 4-26. I/O Data Loop Control


4.7.5 Processor-I/O Control


These circuits (figure 4-27) supply address and control signals to the central control.

4.7.5.1 I/O Done and Write Control

An Ir O done condition exists when IDNC- goes high. This condition occurs during a programmed I/O or interrupt sequence to signal the central control that data is now valid and can be interrogated. IDNC- is held low during high-speed or normal DMA operations by a low IHSD- or INSD-.

During DMA operations, two write control line signals IWLMC- and IWRMC- are sent to the memory control. The write control lines are enabled (IWLMC- and IWRMC- low) either by high TPIX + and INSD + for normal DMA or high TPIF + and IHSD + during high-speed DMA.





VTI1-2161

Figure 4-27. Processor I/O Control

4.7.5.2 Request and Acknowledgment Control

When an interrupt is requested (IURX + high), a low IRQC—is sent to the central control. IRQC— is reset to the high state when the I/O interrupt flag is set (IINTF—low). A high IURX + also causes ISMI + to go high indicating a program interrupt is pending.

When the I/O control has responded to a processor request (CRQIO+ high), an acknowledgment signal (IAKC1- low) is sent to the central control. A low IAKC1- is generated when one of two conditions are acknowledged:

- a. Process request of an interrupt operation (CRQIO + and IDCIR + high)
- b. Processor request of a programmed I/O operation (CRQIO+ high and IDCIR+ low)

4.7.5.3 Miscellaneous Control

For interrupt operations, interrupt address bits IIAn + (0-2) are used as a portion of the central control store address CEADn- (0-8).

The sense response signal ISRD + is sent to the central control to indicate the status of a programmed I/O sense operation. If the sensed condition is true (SERX-I iow), ISRD + is high. Conversely, if the sensed condition is false (SERX-I high), ISRD + is low. Refer to the Input/Output Section of the applicable system handbook for further information on programmed I/O sense operations.

If a jump and mark instruction is located at the interrupt address during an interrupt operation, IJMRK + goes high and transfers IUJX-I onto the I/O bus. IJMRK + goes high when the processor interrupt flag CINTF + and a decoded jump and mark signal CIDJMK + are high. At the completion of the I/O interrupt routine (IUAX + Iow), IJMRK returns to the low state.

4.7.6 Drivers/Receivers and Miscellaneous Control

These circuits are shown in figure 4-28.

4.7.6.1 Drivers/Receivers

These circuits are the I/O bus interface for the various I/O control signals.

4.7.6.2 Buffers and Decoder

These circuits perform the following functions:

- a. Generates I/O full clocks IFC + and IFC- by buffering the processor full clock MFCO-.
- b. Generates I/O reset signals IRST+ and IRST- by buffering the system reset signal SRST-.
- c. Generates the I/O half clocks IHC + and IHC- by buffering the processor half clock MHCO-.
- d. Generates the decoded interrupt signal IDCIR- by decoding CBMT+ and CBMR+.

4.7.6.3 Function and Data Ready Control

This circuit controls the length of time, the function ready and data ready signals are active. For timing waveforms, refer to the Input/Output Section of the applicable system handbook.

During normal I/O operations requiring data transfers onto the I/O bus, the pulse width of function ready or data ready signals (FRYX-I or DRYX-I) is shortened. This permits data to remain on the I/O bus for some period of time after the removal of one of these signals (see figure 4-29). A peripheral controller can then use the trailing edge (low-to-high transition) of the function ready or data ready signal to interrogate the data from the processor. Pulse width-of DRYX-I or FRYX-I is shortened at the trailing edge of the I/O half clock IHC- when IIT- is low.

During high-speed DMA operations (figure 4-30) only the pulse width of DRYF-I is shortened during an output-data transfer. DRYF-I is shortened at the trailing edge of the I 'O half clock IHC- when ID2- is low (IHS- low). No pulse-width change is required during an input-data transfer.

4.7.6.4 Memory Time-Out

A memory time-out circuit is provided on the option board to terminate requests to non-existent memory locations. These requests may result from programming errors and, if wrap-around addressing is not employed, the system would otherwise hang-up waiting for a memory acknowledgment. The memory time-out circuit monitors all requests (MRQPTA- and MRQPTB-) on both memory buses and generates a memory acknowledgment signal (YDNMA+ or YDNMB+) to the appropriate bus if a request has not been received from the memory within two milliseconds. This interval is considered long enough to avoid false time-outs which might result from higher priority port accesses. Timing waveforms for a time-out and non time-out conditions are illustrated in figure 4-31.

The memory time-out circuit can be disabled with jumper connections on the option board.




Figure 4-28. Drivers/Receivers and Miscellaneous Control






Figure 4-29. Normal I/O Operations







B. INPUT-DATA TRANSFER

VTT1-2145

Figure 4-30. High-Speed DMA Operations


4.7.7 Programmed I/O Operation

Timing waveforms for a programmed I/O operation are illustrated in figure 4-32. A programmed I/O operation is initiated when a high CRQIO + is received from the processor. This occurs when the processor IM and S fields contain 111x and 00, respectively. Other processor fields are interpreted by the I/O control as starting addresses for the


I/O control store (section 4.7.1). The starting address is formed as follows:

Processor Field Bit	Address Bit
CBMT +	7
CBMR +	6
CBTS3 +	5
CBTS2 +	4
CBTS1 +	3
CBTS0 +	2
CBAB1 +	1
Zero	0

TIME-OUT CONDITION




NON TIME-OUT CONDITION



- A. MEMORY REQUEST (MRQY-) BECOMES
 ACTIVE CAUSING ONE SHOT (2 msec)
 TO START TIME-OUT AND REMOVING
 THE CLEAR INPUT FROM A FLIP-FLOP
 IN THE TIME-OUT CIRCUIT
- B. TWO-MILLISECOND TIME-OUT EXPIRES PROVIDING A CLOCK TO FLIP-FLOP. SINCE MEMORY ACKNOWLEDGEMENT (YDNM+) IS STILL HIGH, FLIP-FLOP IS SET, DRIVING YDNM+ LOW WHICH CLAMPS ONE SHOT TO A CLEAR STATE PREVENTING FURTHER TRIGGERING
- C. REQUESTING DEVICE RECOGNIZES
 MEMORY ACKNOWLEDGEMENT
 SIGNAL AND REMOVES REQUEST
 CAUSING FLIP-FLOP TO BE CLEARED,
 THUS REMOVING MEMORY ACKNOWLEDGEMENT SIGNAL

- A. MEMORY REQUEST (MRQY-) BECOMES
 ACTIVE CAUSING ONE SHOT TO START
 TIME-OUT AND REMOVING THE CLEAR
 INPUT FROM A FLIP-FLOP IN THE TIMEOUT CIRCUIT
- B. MEMORY ACKNOWLEDGEMENT SIGNAL
 IS RECEIVED TERMINATING THE ONESHOT OUTPUT PULSE SINCE YDNM+ IS
 LOW THE FLIP-FLOP IS NOT SET
 - C. REQUESTING DEVICE RECOGNIZES
 MEMORY ACKNOWLEDGEMENT SIGNAL
 AND REMOVES REQUEST CAUSING FLIPFLOP TO BE HELD RESET

Figure 4-31. Memory Time-Out Waveforms



NOTE: STANDARD STATE OCCURS WHEN I/O CONTROL ACCEPTS A REQUEST (IEIDL- AND IDN+ HIGH)

VTI1-1658A

Figure 4-32. Programmed I/O Control Waveforms

Upon receipt of a high CRQIO+, the I/O inhibit idle signal IIIDLE- goes low if all of the following conditions occur:

- The interrupt-clock counter is in the sampling state (ICA- and ICC- high, resulting in IESMP + high).
- b. The inhibiting signal of the memory protection option is not present (BINIO- high).
- c. The two most-significant address bits (CBMT + and CBMR +) are not both high, indicating the request is not an interrupt sequence (IDCIR- high).

The low IIIDLE- causes the I/O clock inhibitor IINHC- to go high, enabling the clocks for the address counter and buffer (section 4.7.1).

At the next IFC- clock pulse, the address counter is loaded with the starting address received from the processor. The address is supplied by the address selector when IMXAD + is high. IMXAD+ is high unless a DMA operation is requested (ITRPN+ or ITRPF+ high). When the starting address is loaded into the counter, the buffer is also loaded with the contents of the I/O control-store address corresponding to the last data in the address register. Following a system reset (IRST-low), the buffer receives data from address zero of the control store; at all other times, the data are from the ending address of the previous I/O operation. In either case, the data are identical and signals IEIDLE- and IDN+ go high. A high IEIDLE- indicates that the I/O control is not idle and further requests are ignored. As long as IEIDLE- is high the address counter and buffer are enabled since IINHC- is latched high by a low IEIDLE + . At each succeeding IFC- clock pulse, the address counter is incremented and the buffer is loaded with the contents of the address designated by the address counter.

Any I/O operation continues through successive addresses of the I/O control store until address-counter and buffer clocks are inhibited by either of two conditions:

- a. IEIDLE— goes low indicating the end of an 1/O operation.
- b. IEWAIT+ goes high indicating that the current operation must stop to wait for one of the following external events to occur:
 - 1. Memory cycle (MAKIO + high).
 - 2. New processor cycle (CROIO + high).
 - 3. Interrupt (IINTF + high).
 - 4. External wait line is active (IEXW + high).

At the conclusion of a programmed I/O operation, IDNC-goes low and, on the next clock pulse, IEIDLE- goes low inhibiting clocks for the address counter and buffer (IINHC- low).

Upon completion of an I/O operation, the address counter contains data that cause IEIDLE- and IDN+ to go high. These are the first data loaded into the buffer when clocks are reenabled for the next I/O operation.

4.7.8 Interrupt Operations

The interrupt operations are divided into seven sub-operations. Each sub-operation is shown on the interrupt flow diagram in figure 4-33. Timing waveforms are given for the overall operation (figure 4-34) as well as for each sub-operation.

SUB-OPERATION 1

Refer to figure 4-35 for timing waveforms of sub-operation 1. An interrupt operation is initiated when a device (such as the real time clock or priority interrupt module) generates an interrupt request (IURX-I low) on the positive-going transition of the interrupt clock IUCX-I. The I/O control then sends a low IRQC- to the central control and waits for a response.

SUB-OPERATION 2

Refer to figure 4-36 for timing waveforms of sub-operation 2. After some period of time (determined by the type of operation being performed by the central control prior to the interrupt request), the central control executes a micro-instruction that tests for an I/O interrupt (see section 4.3.14 for testing method). Following the test, the central control executes the first microinstruction of the interrupt service routine (see interrupt sequence in Micro-Word Flowcharts 98A0887) and generates a high CRQIO + . This microinstruction also tests the interrupt request. If the interrupt request signal IRQC- was activated as a result of noise or disabled by a macro instruction, the central control returns to its normal processing operations (shown as EXIT on the interrupt flow chart).

The central control waits (by executing the IWAIT microinstruction at 0D7) for the I/O control to respond to the high CRQIO+, and continues to send the starting address 0DC (see table 4-26) of the interrupt service routine to the address selector.

SUB-OPERATION 3

Refer to figure 4-37 for timing waveforms of sub-operation 3. The I/O control samples CRQIO + during the time IESMP + is high. Following the sampling, the I/O control performs the following:

- a. Sends an interrupt acknowledgment (IUAX-I low) to the I/O bus.
- b. Loads the starting address (0DC) for the I/O interrupt operation into the address counter (IINHC- high).
- Loads the buffer with the last standard state address (zero in the case of a reset or previously inactive I/O control.
- d. Sends an acknowledgment (IAKC1 low) to the central control.

At this time, the I/O control is committed and must complete the interrupt operation. The only other termination that can occur is a system reset.






Figure 4-33. Interrupt Flow Diagram






NOTE: TIMING ASSUMES AN INTERRUPT CLOCK RATE OF 660 NANOSECONDS (IUCX-I).

VTI1-2162


Figure 4-35. Sub-Operation 1 Timing Waveforms



NOTE: TIMING ASSUMES AN INTERRUPT CLOCK RATE OF 660 NANOSECONDS (IUCX-I).

VTI1-2163

Figure 4-36. Sub-Operation 2 Timing Waveforms



VT11-2164 '

Figure 4-37. Sub-Operation 3 Timing Waveforms

SUB-OPERATION 4

Refer to figure 4-38 for timing waveforms of sub-operation 4. The low IAKC1- enables the central control to advance to its next microinstruction (address 0D1) in the interrupt service routine. In this condition, the central control waits until the interrupt address is accepted and transferred to the I/O register. At this time, the buffer (in the I/O control) is loaded with contents of address 0DC (table 4-26) and the address counter is incremented by one. This process of incrementing the address counter and loading the buffer continues until a waiting operation (IEWAIT + high) is specified by the I/O control microinstruction.

SUB-OPERATION 5

Refer to figure 4-38 for timing waveforms of sub-operation 5. When the I/O microinstruction at address 0DE (table 4-26) is loaded into the buffer, an I/O done signal (IDNC-low) is sent to the central control and the interrupt address is loaded into the I/O register. The interrupt operation then advances to the next microinstruction (address 0DF) and waits (IEWAIT + high) for the processor to complete its interrupt service routine.

SUB-OPERATION 6

Refer to figure 4-39 for timing waveforms of sub-operation 6. The central control responds to the low IDNC- by initiating a memory cycle to fetch the instruction at the interrupt address. This is accomplished using the I/O register contents as the memory address. When the central control advances to the first micro word of the instruction at the interrupt address, the interrupt flag is set (CINTF + high). A high CINTF + is sent to the I/O control indicating the central control has completed its interrupt service routine and is in the process of executing the interrupt macro routine.

SUB-OPERATION 7

Refer to figure 4-40 for timing waveforms of sub-operation 7. The I/O control responds to the high CINTF+ by generating the I/O interrupt flag (IINTF+ high). The high IINTF+ enables the I/O control to complete its interrupt service routine by removing the processor I/O request (IRQC- high) and the clock inhibitor (IINHC- high). When returned to the idle condition (IEIDLE+ high), the I/O control is available for new I/O operations.

4.7.9 Normal DMA Operations

Timing waveforms for a normal DMA operation are illustrated in figure 4-41. A normal DMA operation is initiated when a trap-in (TPIX-I) or trap-out (TPOX-I) request is received from the I/O bus. The external device (usually a buffered interlace controller) activates the trap signal on the positive-going edge of the interrupt clock (IUCX-I).

The trap request produces a high ITRPN + which causes IINHN+ to go high. When the clock counter (ICA+ and ICC+) reaches the sample state (both flip-flops reset) a high IESMP+ permits recognition of the trap by making IIIDLE- low and enabling the address counter and buffer clocks with a high IINHC-. At the same time, a low IMXAD+ causes the address selector to select the trap address. This address is generated by trap-address generation logic (in I/O control) that converts all trap requests to unique addresses.

At the clock pulse following IESMP + going high, the address counter is loaded with the starting address of the DMA operation. The address counter previously contained either address zero or the last address of the previous I/O operation. In either case this data, which is loaded into the buffer, causes the I/O control to become busy (IEIDLE-high).

When the I/O control becomes busy, the loading signal ILDAD-goes high (inactive) permitting the address counter to increment. At the same time, the I/O clock inhibitor IINHC- is latched off (high) and the sampling control IESMP+ is turned off (low). The address selector selection then reverts to the processor address source, an acknowledgment (IUAX-I low) is sent to the I/O bus, the clock counter stops with ICA+ and ICC+ low, and IIIDLE-goes high.

At each succeeding clock pulse, the address counter is incremented as a new control word is loaded into the buffer. For a trap-in operation, the memory address is first obtained and loaded into the I/O register (in I/O data loop). The I/O control then enters a waiting state and requests a processor memory cycle (IEWAIT + and IRQM + high). When the request is acknowledged (MAKIO + high), the I/O control leaves the waiting state and obtains the trap-in data. This data is transferred from the I/O bus to the memory data bus via the I/O multiplexor (in I/O data loop) and the data multiplexor (in memory control).

At the conclusion of the memory cycle, the clock counter (in I/O control) is advanced with a code of 010 by buffer signals IEFn + (0-2). The next clock pulse loads all zeros into the buffer; thus, placing the I/O control back in its idle state (IEIDLE- low). Clocks for the address counter and buffer are inhibited until further I/O requests are received.

Trap-out operations are similar to trap-in; however, the I/O control obtains the memory address and then transfers memory data to the I/O bus via the I/O latch (in memory control), I/O multiplexor, and I/O register (in I/O data loop).




Figure 4-38. Sub-Operations 4 and 5 Timing Waveforms





Figure 4-39. Sub-Operation 6 Timing Waveforms



VTI1-2167

Figure 4-40. Sub-Operation 7 Timing Waveforms





Figure 4-41. Normal DMA Waveforms

4.7.10 High-Speed DMA Operations

Timing waveforms for a high-speed DMA operation are illustrated in figure 4-42. A high-speed DMA operation is

similar to the normal DMA; however, a faster interrupt clock (IUCF-I) and I/O timing are used. Furthermore, a separate set of lines are used for functions and data ready, interrupt acknowledgment, trap-in, and trap-out.



4-64

4.8 CONTROL-STORE WORD FORMAT

Figure 4-43 shows the 64-bit word format of the control store. In the Microprogramming Guide, all fields of the 64-bit word are designated with two letters making them consistent with the mnemonics used in the microprogramming assembler (MIDAS). This is done by adding the letter F to all the one-letter designated fields except the A and B fields. The A and B fields are designated AA and BB, respectively.

Listed in descending bit order, each field of the word is described in the following paragraphs.

TS Field

- Provides a component of the control-store address used when a conditional test is not met.
- Provides a component of the address used when not conditional testing if the field is not used for any of the following:
- Selects a field from the instruction register for use in the A or B fields of subsequent microinstructions.
- · Selects interrupts which are to be enabled.
- Provides a portion of the I/O-sequence starting address for I/O requests.
- Selects another control store when a page-jump microinstruction is executed (section 4.9).

AF Field

 Contributes to the five most-significant bits of the control-store address except for decoding addressing (section 4.9).

MS Field

- Provides the four least-significant bits of the controlstore address for normal addressing (section 4.9).
- Masks the four least-significant bits for field-selection addressing (section 4.9).

MT Field

- Masks bit 4 of the control store address for fieldselection addressing.
- Provides a portion of the I/O-sequence starting address for I/O requests.

FS Field

 Selects a five bit field from the instruction register for field-selection addressing.

T Field

- Specifies no conditional testing.
- Specifies conditional testing of a true condition.
- Specifies conditional testing of a false condition.

S Field

- Defines unconditional or conditional memory control.
- Defines page-jump control.

G Field

- Specifies condition to be tested for conditional-test addressing and conditional-memory control.
- Controls status sampling and control of overflow flag.
- Controls transfer of instruction buffer to instruction register.
- Controls selection of decoding addressing.
- Controls selection of page-jump operation.

MR Field

- Masks the most-significant bit of the instructionregister 4-bit field selected by the TS field when specified by the AB field.
- Controls (in conjunction with the AB and W fields) the transfer of address 1110 or 1111 into the B field depending on data-loop conditions.
- Provides a portion of the I/O-sequence starting address for I/O requests.

AB Field

- Specifies the following types of data for A and B field of next microinstruction.
 - Control-store output
 - · Field selection from instruction register
- Previous values contained in A and B fields
- · Value for B field depending on data-loop conditions
- Provides a portion of the I/O-sequence starting address for I/O requests.

IM Field

- Specifies non-memory operations consisting of:
 - I/O requests
 - Interrupt flag (set or reset)
 - · Supervisor mode (set or reset)
 - Special transfer of ALU output to instruction buffer and memory input latch.
- Specifies memory operations consisting of:
 - Conditional or unconditional start or override of memory cycle
 - · Address source for memory cycle
 - · Operation to be performed (reading or writing)

LB Field

- Specifies data source for B input of ALU from:
 - · General-purpose registers (register file B)
 - B multiplexor
 - Instruction register 16-bit control store literal (fields M. C. WR, SC. V, W, X, SH. B)
- Specifies WCS control functions

LA Field

- Specifies data source for A input of ALU from:
 - General-purpose registers (register file A)
 - · General-purpose registers (file A) shifted left
 - General-purpose registers (file A) shifted right
 - Program counter

R Field

- Specifies destinations for ALU output data to:
 - Program counter
 - Operand register
 - Shift counter
 - Key register (in data loop)

- Specifies incrementation for:
- · Program counter
- · Shift counter

F Field

Specifies ALU operations.

M Field

Specifies ALU mode as arithmetical or logical.

C Field

- Specifies ALU carry input as:
 - one
 - zero
 - stored carry
 - · stored carry complement
- Forms part of the 16-bit control-store literal.

WR Field

- Specifies the loading of ALU output data into a generalpurpose register specified by A field.
- Forms part of the 16-bit control-store literal.

SC Field

- Specifies shifting of operand register.
- Forms part of the 16-bit control-store literal.

V Field

- Controls the transfer of general-purpose register sign to shift flag.
- Forms part of 16-bit control-store literal.

W Field

- Controls the transfer of ALU output sign to quotient sign flag.
- Determines direction of operand register shifting.

(continued)

- Determines contents of B field for next microinstruction in conjuction with AB field.
- Forms part of 16-bit control-store literal.

X Field

- Determines that operand register bit 0 is to be one of the following during a shift operation:
 - · Operand register bit 15
 - General-purpose register bit 15
- ALU output bit 15
- Zero
- Determines that operand register bit 15 is to be one of the following during a right-shift operation:
 - · Operand register bit 0
 - · General-purpose register bit 0
 - · Operand register bit 15
 - Shift flag
- Resets interrupt flag.
- Sends jump signal to external memory protection option.
- Forms part of 16-bit control-store literal.

SH Field

- Sets A-input of ALU to all ones or all zeros.
- Selects special ALU function.
- Determines that general-purpose register bit 15 is to be one of the following during a left-shift operation:
 - General-purpose register bit 15 (remains the same)
 - General-purpose register bit 14
- Determines that general-purpose register bit 0 is to be one of the following during a left-shift operation:
 - Zero
 - · General-purpose register bit 15
 - · Operand register bit 15

- Determines that general-purpose register bit 15 is to be one of the following during a right-shift operation:
 - Multiplication-sign flag
 - · General-purpose register bit 0
 - General-purpose register bit 15
 - Operand register bit 0
 - Zero
- Forms part of the 16-bit control-store literal.

B Field


- Specifies one of 16 general-purpose registers which can be applied to the B-input of the ALU.
- Specifies one of the following eight registers that can be applied to the B-input of the ALU:
 - Operand register
 - Memory input latch
 - I. O register
 - Processor status word
 - Operand-register right byte with sign extended
 - · Operand-register left byte with sign extended
 - · Operand-register right byte without sign extended
- Operand-register right byte shifted left eight-bit positions.
- Forms part of the 16-bit control-store literal.


A Field


- Specifies one of 16 general-purpose registers which can be applied to the A-input of the ALU.
- Specifies one of 16 general purpose registers that can receive ALU output data.


VTI3-283 C

4.68









4.9 CONTROL-STORE ADDRESSING

Unlike conventional computer instructions, which execute sequentially until altered by a branch instruction, each microinstruction of the V70 series computers must specify the address of the next microinstruction. By specifying this address, the functions of instruction decoding, conditional testing, interrupt handling, and normal microinstruction sequencing are accomplished.

The computer's basic instruction set is contained in the 512 64-bit words of the control store. Up to three 512-word control stores can be added to extend the computer's instruction set.

The 9-bit address CEADn-(0-8) selects one of the 512 addresses in the control store (read-only or writable). If a microinstruction specifies an address in another control store, a page-jump microinstruction is executed (T field contains 00. S field contains 10, and G field contains x1xx). The particular control store is selected by the 4-bit TS field. When a system reset condition occurs, all bits of the control store address are set to one and page zero (read-only control store) is selected.

The following addressing modes comprise control store addressing:

- a. Normal
- b. Normal-TS field
- c. Field selection
- d. Conditional testing
- e. Interrupt
- f. Decoding

4.9.1 Normal Addressing

The normal addressing mode is used to specify the address of the next microinstruction when conditional testing, interrupt, and decoding modes of addressing are not specified. The FS and TS field contains 0000 and the MT field contains 0 causing address bits 0 through 3 to be controlled by the MS field. Address bits 4 through 8 are controlled by the AF field (figure 4-44).

4.9.2 Normal/TS Field Addressing

The normal/TS field mode can be used when none of the following conditions are specified:

- a. Register-field extraction (AB field contains 01 or 10).
- b. Interrupt allowed (S and T fields contain 00. and G field contains x1xx).
- c. I/O request (S field contains 00, and IM field contains 111x).
- d. Page-jump microinstruction specified (T field contains 00. S field contains 10, and G field contains x1xx).

The address is formed by the inclusive OR of the TS field and bits 1 through 4 of the normal address (figure 4-45).


4.9.3 Field-Selection Addressing

In the field-selection mode of addressing, the instruction register contents C2In- (0-15) and various processor flags are used to produce the five least significant bits of the control store address CEADn- (0-4). This permits up to 32 branching operations based on instruction register contents. The processor flags consist of interrupt and (CINTF+), shift flag (DSB-), byte address flag (DBAD-), and control-panel step flag (NSTP-).

Field selection addressing is used when the FS field does not contain 0000 (when the FS field contains 0000, normal addressing or normal/TS field addressing are used). Table 4-27 lists the signals that produce control store address bits 0 through 4 for all values of the FS field. The listed signals are applied to the instruction field selector. Masking of the five address bits is performed by the MS and MT fields causing a zero bit in these fields to produce a zero in a corresponding address bit (CEADn— high). Address bits 0 through 3 are masked by the MS field and bit 4 by the MT field.

When an I/O request is issued (S field contains 00 and IM field contains 111x), the MT field is part of the I/O address specification. In this case, the MT field is ignored and address bit 4 is masked to zero.

Address bits 4 through 8 are produced by the AF field. The TS field is ORed with address bits 1 through 4 as in normal/TS field addressing. The formation of the composite field-selection address is shown in figure 4-46.



VTI1-1662

Figure 4-44. Normal Addressing





Figure 4-45. Normal/TS Field Addressing

Table 4-27. Field-Selection Addressing Contribution

FS FIELD BITS	SIGNA	AL SOURCE OF	CONTROL-STO	ORE ADDRESS B	ITS 0-4*
3 2 1 0	BIT 4	BIT 3.	BIT 2	BIT 1	BIT O
0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1	0 0 0	0 0 C2I01- 0	0 0 0	0 0 DSB- 0	O CINTF+ DBAD- NSTP-
0-1 0 0	C2104-	C2103-	C2102-	C2I01-	C2100-
0 1 0 1	C2105-	C2104-	C2103-	C2I02-	C2101-
0 1 1 0	C2106-	C2105-	C2104-	C2I03-	C2102-
0 1 1 1	C2107-	C2106-	C2105-	C2I04-	C2103-
1 0 0 0	C2108-	C2I07-	C2106-	C2105-	C2104-
1 0 0 1	C2109-	C2I08-	C2107-	C2106-	C2105-
1 0 1 0	C2110-	C2I09-	C2108-	C2107-	C2106-
1 0 1 1	C2111-	C2I10-	C2109-	C2108-	C2107-
1 1 0 0	C2112-	C2111-	C2I10-	C2109-	C2108-
1 1 0 1	C2113-	C2112-	C2I11-	C2110-	C2109-
1 1 1 0	C2114-	C2113-	C2I12-	C2111-	C2110-
1 1 1 1	C2115-	C2114-	C2I13-	C2112-	C2111-

^{*}THE LISTED SIGNAL SOURCES ARE INPUT TO THE INSTRUCTION FIELD SELECTOR (SECTION 4.3). THE SIGNALS (WHEN SELECTED) ARE INVERTED BY THE INSTRUCTION FIELD SELECTOR TO BECOME CFSAn+ (0-4) OR CFSBn+ (0-4)

VTI1-1664



NOTES:

- 1. THE TS FIELD IS NOT USED TO PRODUCE ADDRESS BITS 1 THROUGH 4 IF ONE OF THE FOLLOWING CONDITIONS IS TRUE:
 - A. REGISTER FIELD EXTRACTION (AB FIELD CONTAINS 01 OR 10)
 - B. INTERRUPTS ALLOWED (S AND T FIELDS CONTAIN 00, IM FIELD CONTAINS 111x)
 - C. I/O REQUEST (S FIELD CONTAINS 00, IM FIELD CONTAINS 111x)
 - D. PAGE JUMP (T FIELD CONTAINS 00, S FIELD CONTAINS 10, G FIELD CONTAINS x1xx)
 - E. CONDITIONAL TESTING IS SPECIFIED (T FIELD DOES NOT CONTAIN 00)
- 2. WHEN AN I/O REQUEST IS ISSUED (S FIELD CONTAINS 00, IM FIELD CONTAINS 111x, THE MT FIELD IS IGNORED AND ADDRESS BIT 4 IS MASKED TO ZERO

Figure 4-46. Formation of Field-Selection Addressing

4.9.4 Conditional-Test Addressing

Two addresses must be specified when conditional test operations are performed one to be used if the condition is met and one to be used if the condition is not met. Conditional-test addressing is specified when the T field does not contain 00. The T field contains binary 10 if the condition to be met is true (for example, Jump if Sense Switch 2 Set), and a binary 11 if the condition to be met is false (for example, Jump if Sense Switch 2 Not Set). The condition to be tested is specified by the G field (table 4-28).

If a condition is met, the address is produced by field selection addressing. If a condition is not met, the address is produced from the AF and TS fields as shown in figure 4-47.

Table 4-28. Test Conditions

Condition,	G Field	
Overflow	0000	
I/O sense response	0001	
Sense switch 3 Sense switch 2 Sense switch 1	0010 0011 0100	
Jump, Jump and Mark, and Execution instructions	0101	
ALU output all ones ALU output sign ALU carry ALU output is zero	0110 0111 1000 1001	
Stored sign of register file A (DSB+)	1010	
Sign of memory input latch	1011	
Shift-counter overflow	1100	
Sign of general-purpose register 0	1101	~
Normalized shift	1110	
Quotient sign	1111	

4.9.5 Interrupt Addressing

Control-store address bits 0 through 3 are produced by the interrupt logic (in I/O control) and bits 4 through 8 by the AF field, if all of the following conditions are true:

- Interrupts are allowed (T and S fields contain 00, and G field contains x1xx).
- b. An interrupt is active.
- c. The proper class of interrupts is enabled by an appropriate bit in the TS field (table 4-29).

Figure 4-48 shows the interrupt addressing format along with codes for the three types of interrupt conditions.


Table 4-29. TS-Field Interrupt Functions

TS-	Field	Bit	5	Interrupts
3	2	1	0	
·х	×	x	1	Enables 1/0 interrupts
x	x	1	0	Enables I/O interrupts only if memory protection option is installed
x	1	x	x	Enables interrupt from memory protection option
1	x	×	x	Enables control-panel step interrupt

Note: x indicates irrelevant bit.


4.9.6 Decoding Addressing

Decoding addressing performs preliminary instruction decoding to determine the classification of an instruction. Detailed decoding is performed later by field-selection addressing after instruction buffer contents are transferred to the instruction register. The preliminary instruction decoding is implemented by the instruction decoder and instruction decoding logic. These elements translate the 16-bit instruction from the instruction buffer to the 9-bit control store address CEADn— (0-8).



VT11-1666

Figure 4-47. Addressing When Condition is Not Met




<u> </u>	AF FIELD			INTERRUPT LOGIC				INTERRUPT CONDITION				
0	1	1	0	ì	0	0	0	0	ABORT INTERRUPT FOR DMA			
0	1	1	0	1	0	0	0	1	START OF INTERRUPT SEQUENCE			
0	1	1	0	1	0	1	1	1	INTERRUPT WAITING FOR DEVICE TO SEND MEMORY ADDRESS			

Figure 4-48. Interrupt Addressing

The instruction decoder consists of two ROMs each containing sixteen 16-bit words. An option to the WCS option provides selection of read/write memory arrays to permit alternate decoding methods. The first ROM decoder uses instruction buffer bits 12 through 15 as an address: the second ROM decoder uses bits 8 through 11. Output-signal formats for the two ROM decoders are shown in figure 4-49.

Decoding addressing is used when the T and S fields contain 00 and the G field contains x1xx. If an interrupt is present, decoding addressing is inhibited and interrupt addressing is used. Decoding addressing is also inhibited if the IM field contains 11x0. When the IM field contains 11x0 and no interrupts are present, field-selection addressing is used.





SECOND ROM DECODER DECODED FROM INSTRUCTION BUFFER BITS 8-11





Figure 4-49. Output Formats of ROM Decoders

4-77

Figure 4-50 shows the decoding address components. The nine bits from the first ROM decoder are always used in the address. The five most-significant bits from the second ROM decoder are inclusively ORed into address bits 4 through 8 when CIDT32- or CIDS32- from the first decoder is true (low). The four least-significant bits from the second ROM decoder are inclusively ORed into address bits 0

through 3 when either one of the following conditions exist in the first decoder:

- a. CIDT32- is true (low) and CID00 + is ture (high).
- b. CIDS32- is true (low) and CID00 + is true (high).



VTI1-1669 A

Figure 4-50. Decoding Address Components

Instruction buffer bits 0 through 3 are inclusively ORed into address bits 0 through 3 when either one of the following conditions exist:

- a. CIDS30- is true (low)
- b. CIDS32- is true (low) and CIDS20+ is true (high).

Instruction buffer bits 4 through 7 are inclusively ORed into address bits 0 through 3 when either one of the following conditions occur:

- a. CIDS31- is true (low).
- b. CIDS32- is true (low) and CIDS21 + is true (high).

One exception to these conditions for instruction buffer bits 4 through 7 is that address bit 2 is controlled by instruction buffer bit 3 when CID00+ and CIDXX5+ are true (high).

4.10 CONTROL-PANEL CIRCUITS

The control-panel circuits (figure 4-51), located on the control-panel board (44P0645), interface with the processor through the I/O bus. The interface circuits consist of the 1/O control buffer, 1/O bus drivers, and 1/O terminators. Commands are decoded from the I/O bus by the I/O control buffer. The I/O control buffer enables either display-register data or pulse-register data onto the I/O bus, or gates I/O bus data to the display-select register or the toggle register. The 16-bit display register provides temporary storage for either switch status or I/O bus data from the processor. The 4-bit pulse register sends signals to the processor that indicate when the DISPL, ENTER, START, or BOOT switches have been pressed. The 4-bit toggle register stores the states of the three sense switches and the STEP/RUN switch. In conjunction with the runmode control, the pulse and toggle registers control the STEP and RUN indicators. When the computer is halted or in the run mode, the blink oscillator causes the RUN indicator to blink. The display-select register signals the processor when one of the internal machine registers is to be altered or displayed from the control panel.

The interrupt control circuit applies interrupts to the processor when the INT switch is pressed. The 4-bit file-address register designates which one of the 16 register files are to be altered or displayed from the control panel. Signals from control-panel switches are applied to pull-up and debounce circuits. Debounce circuits eliminate the effects of extra signal transitions caused by switch contacts. Data display drivers and light emitting diodes receive data-inputs from the display register.

Detailed descriptions of the control-panel circuits are provided in the following subsections. Page numbers of logic diagram 91B0406 (System Maintenance Manual) are in parentheses in the circuit blocks of figure 4-51.

4.10.1 File Address Register

The file address register stores the 4-bit addresses that select one of the 16 register files for control-panel alteration or display. The register can be directly set by the four REG SELECT switches (NFA1-, NFA2-, NAF4-, and NFA8-), cleared by the CLEAR switch (NFACLR-), and incremented by the INCR switch (NFAINC-). NFAINC- is debounced by a Schmitt trigger circuit as well as the debounce circuit.

The contents of the file address register can be gated onto the I/O bus with the input-function transfer NFI + from the I/O control buffer. When the instruction register is selected for display, NIR + is high and an input-function transfer clears the file address register and EBO2-I is low (true).

4.10.2 Toggle Register

The toggle register stores the states of the three SENSE switches (NS1-, NS2-, and NS3-) and the STEP/RUN switch (NSP-). Each input is exclusively ORed with a complement output of its corresponding register flip-flop. The truth table for the toggle register is in table 4-30. The register can be cleared with a system reset (NRST- low).

The toggle register clock N021- comes from either of two sources:


- A low NTCK— is generated by the clock generator when any of the four switches are pressed (SENSE switches or STEP/RUN switch).
- b. A high output-function transfer NFO+ from the I/O control buffer and a high data ready NDRY+ from the I/O bus produce a low NTCK1- clock.

NFO + permits the program to change the state of the three SENSE-switch flip-flops in the toggle register. This is accomplished by receiving I/O bus signals NEBOn + (1-3) and enabling them with NFO + to simulate the switch being pressed (using open-collector gates).

Table 4-30. Toggle Register Truth Table

Switch		fore Cloc NSiF+		After Clock NSiF +
Not pressed (open)	н	L	L	L
Not pressed (open)	н	. н	Н	н
Pressed (closed)	L	L	Н	н
Pressed (closed)	L	н	L	L

Note: H = high; L = low; i = 1, 2, or 3; and ii = 17, 18, or 19.



4.10.3 Clock Generator

The clock generator consists of two one-shot circuits that generate clocks (NTCK- and NPC1+) for the toggle and pulse registers whenever any of the four switches associated with each register are pressed. The one-shot circuits are inhibited when NTCK1- goes low. This occurs during an output-function transfer so that only one clock (from data ready NDRY+) is applied to the toggle register. The one-shot circuits provide time for switch bounce to dampen prior to clocking the registers.

4.10.4 Run-Mode Control

The run-mode control generates a run signal NRUN- that controls the operation of the RUN indicator. When a system reset occurs, a low NRST1- resets the run-mode flip-flop producing a high NRUN- that prevents the RUN indicator from lighting.

When the computer is placed in the run mode with the STEP/RUN switch, a high NSPF— enables the blink-oscillator signal NOSC + to make NRUN— go high and low at a low frequency causing the RUN indicator to blink.

When the START button is pressed (and the computer in step mode), a high NSF + sets the run-mode flip-flop. This provides a low NRUN- that lights the RUN indicator continuously.

When the computer is halted with a halt instruction, a low NFIT- resets the run-mode flip-flop. The high false output of the flip-flop and a high NSPF- enables NOSC + causing the RUN indicator to blink. The run-mode flip-flop is also set when the BOOT switch is pressed (NEB- low) or the option start signal OPSTRT- goes low.

4.10.5 Interrupt Control

When the INT switch is pressed, a low NINT- initiates a control-panel interrupt (figure 4-52). NINT- is debounced

by a Schmitt trigger circuit as well as the debounce circuit. High NINT+ and NIN1- cause the interrupt control flip-flop to set (NINF+ high) on the next interrupt clock IUCX-I. If the control panel has priority (PR10X-I low) and the flip-flop is set, the interrupt request IURX-I is generated. When the flip-flop is set, NIN1- goes low to prevent the flip-flop from being set more than once each time the INT switch is pressed. When the interrupt clock occurs, the control panel has priority (PR10X-I low), IUAX-I is true (low), and the flip-flop is reset. The interrupt-control flip-flop is cleared by system_reset NRST1- and held in the cleared state by a low NSPF- (step mode).

4.10.6 Blink Oscillator

The blink oscillator consists of two one-shot circuits coupled in a loop to produce a low-frequency squarewave NOSC + for blinking the RUN indicator.

Also included is a Schmitt trigger circuit, used in conjunction with a debounce circuit, to ensure that the system reset SRST— is free from oscillations due to bouncing of the RESET switch contacts.

4.10.7 Input Encoder and I/O Bus Drivers

During an input-function transfer, the input encoder supplies encoded signals to bits 4 through 8 of the 1/O bus to determine the operation selected from the control panel. The input function codes are listed in table 4-31. The bootstrap function can generate any one of three codes depending on jumpers A and B:

- a. If no jumpers are installed, bits 6, 7, and 8 are encoded for a Teletype bootstrap.
- If only jumper A is installed, the bits are encoded for a paper-tape reader bootstrap.
- If jumpers A and B are installed, the bits are encoded for a disc bootstrap.




Figure 4-52. Interrupt Control Waveforms

Table 4-31. Input Encoder T	ruth 7	Γable
-----------------------------	--------	-------

EB08-1	EB07-1	EB06-1	EB05-1	EB04-1	FUNCTION
Н	Н	Н	Н	L	PROGRAM COUNTER SELECTED
Н	Н	Н	L	Н	REGISTER FILE OR INSTRUCTION REGISTER SELECTED
Н	Н	L	X	×	MEMORY SELECTED
Н	L	Н	X	X	START
Н	L	L	X	X	memory selected and enter
L	Н	Н	X	X	TELETYPE BOOTSTRAP
L	Н	L	X	X	MEMORY SELECTED AND DISPL
L	L	Н	X	X	PAPER-TAPE READER BOOTSTRAP
L	L	L	Х	Х	DISC BOOTSTRAP

NOTE: L = LOW, H = HIGH, AND X = IRRELEVANT

The I/O drivers enable the display-register outputs to be transferred to the I/O bus. When the I/O bus is idle, a high IEIDLA + enables the data through the I/O drivers onto the I/O bus (EB00-I through EB15-I). The I/O drivers are inhibited with a low display clear NDCLR— or a low system reset NRSTI—. Under conditions other than I/O operations, the I/O drivers are enabled for an input-data transfer (ND1 + high).

4.10.8 I/O Control Buffer

The I/O control buffer contains two flip-flops (NCBRST-and NFOS+) and a 4-bit function register. When the device address signal NFAD- (octal 77) is decoded (goes low), the NCBRST- flip-flop is set removing the clear signal from the function register. When the function ready FRYX-I goes true (low), the function register is clocked permitting it to sample inputs (see waveforms in figure 4-53).

The outputs of the function register are used when the computer is halted to provide the normal display. The output signals are:

- a. Input function NFI+ indicates that the processor determines the operation to be performed.
- Output function NFO + indicates the processor can set switches after a power failure restart.


- Input data function NDI + indicates the contents of the display register are transferred to the processor.
- d. Output data function NDO + indicates the processor is sending data to the display register.

Except for the input function, these functions can also be used under program control.

4.10.9 Display Register

I/O data (EBOO-I through EB15-I) are applied to the display register inputs. The register outputs (NDF00- through NDF15-) are applied to the register-display indicators. A low NENAB- enables the register. The register is clocked by NCLOCK +

When the I/O bus is idle (IEIDLA + high) the register clock pulses are generated continuously by a flip-flop that is toggled by the interrupt clock IUCX +. In addition to being applied to the register display indicators, the register outputs are circulated through the I/O data paths to the register inputs.



Α




Figure 4-53. I/O Control Buffer Waveforms

4.10.10 Display-Selection Register

The display-selection register contains five latch circuits whose inputs and outputs are connected to the five DISPLAY SELECT switches as follows:

- a. NMEM- to MEM switch
- b. NST- to STATUS switch
- c. NIR- to I switch
- d. NPR- to P switch
- e. NRF- to REG switch

Pressing any of these switches, sets the corresponding latch (output is low). The previously selected latch is unlatched when NSRX- goes low. This occurs whenever an even number of latches are selected. The low NSRX-unlatches all latches except the one whose switch is pressed. When system reset occurs (NRST1- low), all latches are unlatched.


4.10.11 Pulse Register

The pulse register is set whenever the DISPL, ENTER, START, or BOOT switches are pressed. DISPL and ENTER are inhibited from being set when the computer is not in the step mode. BOOT is inhibited from being set when the computer is not in the run mode. A high NDF + indicates DISPL switch is pressed, a high NEF + indicates ENTER switch is pressed, a high NSF + indicates START switch is pressed, and a high NEB + indicates BOOT switch is pressed. Figure 4-54 shows the timing waveforms for the pulse generator.

4.10.12 Data-Display Drivers and Light-Emitting Diodes

The data-display drivers, which are connected to the outputs of the display register, consist of inverters that drive the light-emitting diodes.

The light-emitting diodes are the indicators for the control panel. A low signal applied to the cathode causes the diode to light; a high signal causes it to go out.



- NOTES: 1. THE TERM SWITCH- REPRESENTS SIGNALS NDP-, NEN-, NSTR-, OR NBS-
 - 2. THE TERM REGISTER+ REPRESENTS SIGNALS NDF+, NEF+, NSF+, AND NEB+
 - 3. IC17-9 AND IC17-5 ARE IC PIN NUMBERS ON SHEET 16 OF LOGIC DIAGRAM 9180406-A

~ VTII-1677

Figure 4-54. Pulse Register Waveforms

4.10.13 Switches, Debounce, and Pull-Up Circuits

The control-panel switches (except POWER) are mounted on a switch assembly (p/n 44P0647) which in turn is mounted on the control panel board. With the power switch in the CONSOLE DISABLE position: all switches are disabled if jumper terminals C and E are connected together, and only STEP/RUN and RESET switches are disabled if jumper terminals C and D are connected together. A switch is enabled when jumper terminal C is grounded.

Debounce circuits eliminate signal bounce caused by switch contacts.

Pull-up circuits keep the switch-signals at +5V dc when switches are open.

4.10.14 I/O Bus Terminators

The I/O bus terminators provide logic levels of 0 and +3 volts for the I/O bus signals. They also provide impedance matching for the I/O cable.

4.11 MICROPROGRAMMING EXAMPLES

This section provides examples of instruction implementation using V70 microprogramming.

4.11.1 LDA instruction

In this example, direct addressing is used. The description is divided into the following sections:

- a. Standard state 1 of the microprogram (SS1M).
- b. Standard state 2 of the microprogram (SS2M).
- c. Standard state 3 of the microprogram (SS3M).
- d. First microinstruction of the single-word addressing sequence (SWA10).
- Second microinstruction of the single-word addressing sequence (SWA20).
- f. First LDA microinstruction (LDA1).
- g. Second LDA microinstruction (LDA2).

SS1M

Initially the instruction pipeline is assumed to be empty so a new instruction must be fetched from main memory. The first microinstruction is obtained from control store location 13E (all addresses are given in hexadecimal). This location

has the label SS1M, which is one of the microprogram's standard states.

The microinstruction fields at 13E are:

TS		AF		MS		TP			T	S	G
00	00	010	0 1	00	10 (<u> </u>	00	00	00	01	0000
M	AB	IM		LB	LA	R		F		м	
0	00						0	000	0	00	
<u>_</u>	WD	SC	V	w	Y		Н	В		Δ	
0	0	0	Ŏ	Ö	0	_				0.0	00

The function of this microinstruction is to initiate an instruction fetch from the memory address specified by the program counter. Note that the S field equal to 01 specifies unconditional initiation of the memory cycle. The IM field specifies use of the program counter for an address source and the instruction buffer and memory input register as destinations for data received from memory. The FS, MT, TS and T fields contain all zeros so normal mode addressing is specified. The next control store address will be 092. No other fields of the microinstruction are pertinent.

SS2M

Location 092 is another microprogram standard state labeled SS2M. It continues the process of filling the pipeline by initiating another instruction fetch using the incremented contents of the program counter.

The microinstruction fields at 092 are:

TS		AF		MS 110		T F				G 0000
м					LA		F		м	
0						100	000	00	0	
С	WR	sc	v	W	х	SH	В		A	
00	0	0	0	0	0.0	00	0 0	000	0.00	0

Again the S field is equal to 01 and the IM field is equal to 1000 specifying another instruction fetch using the program counter. In this case, however, the R field equals 100 specifying that the program counter will be incremented before it is used as an address. This microinstruction is not immediately executed since the previous microinstruction initiated memory activity and the memory control remains busy until the first instruction from memory is loaded into the instruction buffer and the memory input latch (in memory control). At this time, execution of the current microinstruction is completed and the next microinstruction from location 02D becomes active. Normal addressing occurs again due to FS, TS, MT and T fields being zero. No other fields of the microinstruction are pertinent.

SS3M

Location 02D is another microprogram standard state labeled SS3M. It causes decoding of the instruction fetched from memory while checking for interrupts. It also transfers contents of the instruction buffer into the instruction register to make room for the next instruction from memory.

The microinstruction fields at 02D are:

TS 11						T F				G 0101
M	AB	IM		LB	LA	R	F	1	4	
0						000	000	0 (<u> </u>	
c	WR	sc	v	W	х	SH	В		A	
00	0	0	0	0	0.0	000	0 0	00	000	0

This microinstruction manipulates no data paths nor does it initiate any memory cycles. Its sole purpose is to check for interrupts and, if there are none, cause a branch to the required microsequence. The T field is equal to 0 and the G field bit 0 is a one causing data transfer from the instruction buffer to the instruction register. With the S field equal to 00 and the G field bit 2 equal to one, interrupts and decoder addressing are enabled. The TS field defines the interrupts which are enabled: all except I/O interrupts unless the memory protection option is installed. The IM field specifies selection of the interrupt flag. If this flag is set, interrupts are suppressed. The flag is reset by this microinstruction. If an interrupt is active and the interrupt flag is not set, the next control store address is ODX where X designates the four bits supplied by the interrupt logic. This produces a branch to the interrupt microprogram sequence.

Assuming no interrupts are present, the new control store address is determined by the decoder logic. The instruction fetched from memory is assumed to be 10F9 (hexadecimal) or 010371 (octal). This is a Varian 70 series LDA instruction with direct addressing of location 00F9 (hexadecimal). The most significant four bits of the instruction buffer address the first decoder control store at location 1. The next four bits address the second decoder control store at location 00. The decoder control store contents are:

1st decoder

Control store

B12 = 1

location 1 B8-B0 = 110000010

2nd decoder

Control store location 0

A8-A0 = 010000000

Since B12 equals 1, the B8-B0 and A8-A0 address components are logically ORed to produce an address of 182.

SWA10

Location 182 contains the first microinstruction of the single-word addressing sequence (SWA10) for the instruction fetched from memory. It forms the effective address by masking bits 00 through 10 from the instruction register. It also initiates the operand fetch.

The microinstruction fields at 182 are:

TS	1	AF		MS	1	MT F	S	T	S	G
00	00	100	10	111	1 1	0 0	000	00	01	0000
		T1/		T D	- ·			 .		
M O	AB 00	IM			LA	C 1 1	F			
	00	0 1	J	10	00	011	10			
M	С	WR	sc	v	W	х	SH	В		Α
4	11	1	1	0	0	0.0	000	0.0	000	0000

The LB field equals 10 so the ALU B input has the contents of the instruction register masked by the 16 bits of the M, C, WR, SC, V, W, X, SH and BB fields (a zero in the mask enables the corresponding instruction register bit). The mask equals F800 so the low order 11 bits of the instruction are used

The ALU mode is determined by the F field (1010) in conjunction with the LB field (forces logical mode) resulting in an ALU function of the ALU = B.

The R field equals 011 so the ALU output is loaded into the operand register.

The S field equals 01 so unconditional memory control is specified by the IM field (0101) to fetch an operand into the memory input latch using the ALU output for an address source. This microinstruction is completed when the memory cycle initiated by the microinstruction at 092 is completed.

The FS, TS, T, and MT fields all contain zeros so normal addressing is used and the AF and MS fields specify the next control store address of 12F.

SWA20

Location 12F contains the second microinstruction of the single-word addressing sequence (SWA20). It decodes bits

13 through 15 of the instruction register contents to determine the class of the single-word addressing instruction.

The microinstruction fields at 12F are:

TS		AF 111	10	MS 110		F S		T 00	S 00	G 0000
м 0				LB 00	 -		F 000	0	M 0	
C 00	WR 0			W 0			B 00	000	A	00

No data manipulation or memory control operations are performed by this microinstruction. It serves only to branch to the specific microsequence for the class of single-word addressing instruction contained in the instruction register. Field-selection addressing is used for this decoding (FS field is not equal to 0000). The FS field is equal to 1111 so the selected field is bits 11 through 15 of the instruction register. The composite address formation is illustrated:

AF field contribution:	_	7 1	6 1	-		3 0	_		0
or:	1	1	1	1	0	0	0	0	0
TS field contribution:	0	0	0	0	0	0	0	0	0
Field selected from instruction register: (1 = 10F9)	0	0	0	0	0	0	0	1	0
and:	0	0	0	0	0	0	0	0	0
Mask consisting of MT and MS fields	0	0	0	0	1	1	1	0	0

Final effective address produced by inclusive OR:

1 1 1 1 0 0 0 0 0

The address of the next microinstruction is then 1E0.

LDA1

Location 1EO is the first microinstruction specifically for the LDA instruction (LDA1).

This microinstruction increments the program counter and initiates another instruction fetch from main memory.

TS		AF		MS			FS		T	s	G
000	00 (010	11	010	01 (0	00	00	00	01	0000
M ·	AR	IM		LB	Τ. Δ	P		F		M	-
0		100						-			_
	WD	sc	V		X		SH	P		Δ .	
00	0	0	ŏ	0				00	000	000	00

The RF field equal to 100 specifies that the program counter is incremented during this microinstruction.

The S field equals 01 so unconditional memory control is specified by the IM field (1000) to fetch an instruction into the instruction buffer and input latch using the program counter for an address source. (Note that the program counter is incremented during the microinstruction so the new value is used for the memory cycle).

Normal addressing is used to specify the next microinstruction address (T, TS, FS, MT fields are all zero). The AF and MS fields define the address as 0B5.

LDA2

Location 0B5 is the second microinstruction specifically for the LDA instruction (LDA2). This microinstruction performs the following: transfers the contents of the memory input latch to the A register (R0), transfers the instruction buffer containing the next instruction to the instruction register to make room for the instruction whose fetch was initiated by the microinstruction 1E0, decodes the instruction buffer to determine the starting address of the next microsequence, and checks for interrupts.

The microinstruction fields at 0B5 are:

TS	7	٩F		MS	M	T F	S	T	S	G
11	11 (111	0 1	01	10 0	0	000	00	00	0101
м	ΔB	TM		T. B	Τ. Δ	R	F		M	
0							10			
С	WR	sc	v	W	х	SH	В		A	
00	1	0	0	0	0 0	00	0 0	001	000	00

The ALU B input is specified by the LB field (equal to 01) to be one of the special registers. The B field (equal to 0001) defines the memory input register as the source.

The ALU operation is specified to be in the logical mode (MF = 1) with the ALU output equal to the ALU B input (FF = 1010).

The WR bit equals a one so the ALU output data is written into the register specified by the A field (A = 0000) which is the A register. This is the execution phase of the LDA instruction.

The S and T fields are both equal to 00 and the G field bit 0 is a one so the instruction buffer contents are transferred to the instruction register. The G field bit 2 is a one so the instruction decoder is enabled and interrupts are checked.

The IM field equal to 0110 with the SF field equal to 00 selects and resets the interrupt flag. If the flag is set, the decoded address and interrupts are suppressed and the next instruction is fetched from location 0D0. All interrupt classes are enabled as the TS field contains all ones. If

an interrupt is active and the interrupt flag is off, only the decoded address is suppressed and the next microinstruction is fetched from the address specified by the A field and the interrupt logic. This address is 0DX where X is the address supplied by the interrupt logic (X = 0).

If no active enabled interrupts exist, the next microinstruction is fetched from the address specified by the decoder logic. If the instruction buffer contains another single-word addressing instruction, the next address will be 182 (SWA10) and the sequence will be repeated.

Figures 4-55 and 4-56 show a flowchart and the flow diagram of the microinstruction sequence described. Note that the pipeline effect of buffering instructions permits efficient use of the memory. (A 330-nanosecond semiconductor memory was assumed).

4.11.2 STA instruction

This example illustrates the use of the equal-address flag MPLE + (see address comparator in section 4.5.4) during execution of the STA instruction with direct addressing into location n+1 (where n is location of STA). The operation is divided into the four sequences as shown in figure 4-57.

SWA40

Microinstruction SWA40 (in location 181) initiates a memory request to store contents of the A register in memory location n+1.

STA2


During the memory store operation, microinstruction STA2, (in location 11A) tests for equal addresses from the program counter and memory address lines. At the completion of STA2, MPLE + is set indicating the addresses are equal.

STAX

Microinstruction STAX (in location 1DA) specifies a second memory request operation to maintain the instruction pipeline. The central control continues executing STAX until the memory store operation initiated by SWA40 is completed. At the completion of the memory store operation, contents of the A register are stored in both the instruction buffer and memory location n+1 (due to MPLE+).

SS3M

The central control now initiates the instruction fetch operation and enters standard state 3 (SS3M) to decode the next instruction (the one just loaded into the instruction buffer).



VT11-1938A

Figure 4-55. Flowchart for LDA Instruction


	IDENT HEX. ADDR.	\$\$1M (13E)	\$52M (92)	SS3M (2D)	SWA10 (182)	SWA20 (12F)	LDA1 (1E0)	LDA2 (085)
	FUNCTION		FETCH LDA	FETCH NEXT INST.	FETCH NEXT INST.	FETCH OPERAND	FETCH OPERAND	FETCH THIRD INST.
MEMORY	REQUEST	IF	1F		OF		IF	
	ADDRESS	Р	Р		ALU		Р	
	INPUT A							
ALÚ	INPUT 8	·			1 ^ 07FF			MIR
*	OUTPUT				TRNB			TRNS
	DESTINATION	,						RO
STATUS	SAMPLE							
=	TEST							
SING	MODE			DECODE	FIELD SELECTION 113-115			DECODE
ADDRESSING	ADDRESS	552 V	· SSOM	FROM DECODER	SWA20	LDA1-X WHERE X = C,4,8,28	LDA2	FROM DECODER
OTHER	SPECIAL ACTIONS		- INCP	ENABLE INTERRUPTS IBR	·		INCP	IBR → I ENABLE INTERRUPTS

NOTE:

Timing diagram shows the start-up and execution of a sequence of single-word addressing instructions (330 nanosecond memory cycle time is assumed).

VT11-2084

Figure 4-56. Flow Diagram of LDA Instruction



VTI1-2168

Figure 4-57. STA Instruction Timing Diagram

SECTION 5 MAINTENANCE

Maintenance personnel should be familiar with the contents of this manual before attempting processor troubleshooting. The MAINTAIN III test program system (MAINTAIN III Manual) contains an instructions test program used to isolate a malfunction to a particular group of instructions. Further diagnosis can then be made by referring to this manual.

5.1 TEST EQUIPMENT

The following test equipment and tools are recommended for processor maintenance:

- a. Oscilloscope, Tektronix type 547 with dual-trace plug-in unit, or equivalent.
- b. Multimeter, Triplett type 630 or equivalent.
- c. Soldering iron, 15-watt pencil type.

5.2 CIRCUIT BOARDS

The processor and option boards are four-layer PC boards. The two outer layers provide signal interconnections for the circuit components. The two inner layers provide low-impedance ground and power-voltage distribution, and 90-ohm microstrip transmission lines for all signals. The ICs contained on the boards consist of LSI read only memories: MSI multiplexors, decoders, and registers; and SSI gates and flip-flops. The control-panel circuit board contains only

two outer layers for signal interconnections of the circuit components.

If it has been determined that circuit-board repair is required, it is recommended that the Sperry Univac customer service department be contacted so that a new circuit board can be installed in the user's system and the faulty one returned to the factory for repairs. However, if the user decides to perform his own repairs, extreme caution should be used so that the circuit board is not permanently damaged. Approved repair procedures should be followed such as the ones described in document IPC-R-700A prepared by the Institute of Printed Circuits.

5.3 CIRCUIT-COMPONENT IDENTIFICATION

For IC components, the processor and option boards have location coordinates that are used in the logic diagrams as reference designations. For example, a flip-flop designated C8 in the processor logic diagram is in the IC package at location row-C column-8 on the processor board. For discrete components, the reference designations used in the logic diagrams appear on the circuit board adjacent to each component.

For the control-panel board all reference designations used in the logic diagrams appear on the circuit board adjacent to each component.

Parts lists in the System Maintenance Manual provide a cross reference between Sperry Univac and the manufacturers part numbers.

SECTION 6

MNEMONICS

This section presents an alphabetized list of processor signal mnemonics with definitions (table 6-1), and describes certain conventions used in developing the mnemonics.

Source Identification

The first letter of a signal mnemonic indicates the functional section in which it originates:

	First Letter	Source
Polarity	D	Data loop
	С	Central control
Plus or minus signs are included at the end of each	M	Memory control
processor mnemonic. The plus sign indicates the signal is	1	I/O control
at a high logical level when its function is being performed.	N	Control panel
The minus sign indicates the signal is at a low logical level	W	Power supply
when its function is being performed. A signal that is the	L	Common logic
logical inversion of another uses the same mnemonic with	Т	TTY
an opposite sign; these signals are complements of each	· A	PMA
other.	В .	Memory protection
· ·	R	Real-time clock
•	F	Power failure/restart
i O bus signal mnemonics end with - I.	Y	Memory

Table 6-1. Mnemonics

M:nemonic	Description
CABRT- CACIDA +	Implements the disabling of a memory request Transfers contents of instruction decoder onto control-store address bus.
CACIDB +	Transfers contents of instruction decoder onto control-store address bus.
CACIDE + CADEQ1	Enables instruction decoding operations. System reset or control-panel interrupt (STEP).
CBABE +	Transfers contents of register-field selector onto control-store output bus (bits 0-7).
CBABn +	Two bits, AB field
CBAFn +	Five bits, AF field
CBAKE-	Transfers bits from control-store output bus to A field
CBFSn +	Four bits, FS field
CBGn +	Four bits, G field
CBIEN-	Disables control-store output bits 0-7
CBIMn +	Three bits, IM field
CBIn +	64 bits, control-store outputs
CBMR +	One bit, MR field
CBMSn +	Five bits, MS field
CBMT +	MT-field bit
CBSn +	Two bits, S field
CBTn +	Two bits, T field
CBTSn +	Four bits, TS field
CCPRQ +	Detects control-panel interrupt forcing control-store address to low state
CDREN +	Partial enable for instruction decoder
CEADn-	Nine bits, control-store address
CEAFS +	Transfers contents of instruction field selector to control-store address
CEAIA +	Enables interrupt request
CEATS +	Selects TS field for control-store address
CEA1-	Allows instruction field selection when T is not zero

Mnemonics	Description
CECKM-	Clock control signal
CESK +	Supervisor control signal
CFSAn +	Five bits, instruction-field selector A output
CFSBn +	Five bits, instruction-field selector B output
CIDA2n +	Nine bits, instruction decoder A2 output
CIDA3n +	Nine bits, instruction decoder A3 output
CIDIO+	Output signal from instruction decoder, high for I/O operation
CIDJMK +	Processor decoded jump and mark
CIDR +	Special decoding of register-to-register instructions
CIDS2n +	Two bits, instruction decoder output
CIDS3n +	Three bits, instruction decoder output
CIDT32-	Instruction decoder output
CIDXXn +	Four bits 0, 2, 3, 5. instruction decoder output
CINTF +	Processor interrupt flip-flop
CINTS-	When low, disables the instruction decoding logic
COVRM +	Implements override of memory request
CRQIO	Processor I/O request
CRQM +	Requests memory service (in conjunction with CABRT-)
CSAMCC	Enables conditional code control
CSAMOV	Enables overflow control
CSEQn +	Three bits, decoded S field
CTEQn +	Four bits, decoded T field
C2!n-	16 bits, instruction register output
DALn +	16 bits. ALU outputs
DASBN +	When high, the last entry to the register file A
	address 0000 was negative
DAZR-	When low, the last entry to the register file A address
	0000 was zero
DBAD +	Byte address
DBCn-	16 bits, latch B feedback path
DBSn +	Four bits, gated address for register file B
DBZB-	When low, the last entry to the register file B address 0001 was zero
DCIN-	
DCKn +	Decoded carry-in to bit 0 of ALU Four bits, output of data loop key register
DCNDC +	At the last condition sampled, the carry-out of the ALU
DCNOZ +	was true At the last condition sampled, the carry-out of the ALU
DONOZ T	was zero
DCRY0+	Carry control LSB, bit 13 of mask field
DCRY1 +	Carry control MSB, bit 14 of mask field
DCTZ +	Shift count equals zero
DC0n +	Carry-in signals from carry generator to ALU
DDQS-	Quotient bit input to DFBA0+
DEQ +	At the last condition sampled, the A and B inputs to
	the ALU were equal
DFAAn +	Four bits, address for register file A
DFAn-	16 bits, output of register file A
DFBAn +	Four bits, address for register file B
DFBn-	16 bits, output of register file B
DFLCn +	Latch strobe, enables latch feedback path, disables all
DI LON I	gating paths
DFTT +	When high, the condition is met for a jump, jump and
	mark, or execution test
DFUN0+	ALU function control LSB
DFUN1 +	ALU function control bit 1
DFUN2 +	ALU function control bit 2
DFUN3+	ALU function control MSB

Mnemonic	Description
DGLA0+	Latch A control LSB
DGLA1 +	Latch A control MSB
DGLB0 +	Latch B control LSB
DGLB1 +	Latch B control MSB
DGMD +	ALU mode control bit bit 15 of mask
DGPR +	Gates the P register through latch A
DGn +	Decoding signals of lower two bits of SH field
DGRC0+	Register control LSB (R field)
DGRC1 +	Register control middle bit (R field)
DGRC2 +	Register control MSB (R field)
DIMEN +	Enables multiplication sign bit to bit 15 of latch A
DKABB	Clock to control-store buffer bits 8 through 31 and 0
טאטט-	through 3 Operand register clock
DKOR- DKPR-	Program counter clock
DKSCR-	Shift counter clock
DLAGL +	Gates file A data shifted left through latch A
DLAGE +	Gates file A data shifted right through latch A
DLAGS +	Gates file A data straight through latch A
DLBGI +	Gates I register through latch B
DLBGM +	Gates mask field through latch B
DLBGS +	Gates file B data straight through latch B
DLBMX +	Gates B multiplexor through latch B
DLBn +	16 bits, latch B outputs
DLCn +	16 bits, latch A feedback path
DLTZ +	The current contents of the I register bits 3-8 and
	bit 0 are zero
DMFC+	Data loop full clock distribution
·DMODE +	Decoded mode control to ALU
DMXn-	16 bits, output of B multiplexor
DORn +	16 bits, output of operand register
DOSn +	2 bits, decoded control signals to operand register
DOVF +	When high, the overfow flag is set
DOVSMP+	There is overflow, if the sample condition is on (set DOVF+)
DPRn +	16 bits, output of program counter
DRCS +	Increments shift counter
DRC1 +	Loads program counter
DRC2-	Loads shift counter
DRC3-	Loads operand register
DRC4 +	Increments program counter
DRC6-	Loads data-loop key register
DRC7-	Loads operand register and increments program counter
DR47 +	DRC4 or DRC7
DSCON +	Enables shift or operand register - (bit 11 of mask field)
DSCn +	Five bits, shift counter outputs
DSGN +	At the last condition sampled, the output of the ALU wa
	negative
DSGn +	Carry-generating signals from ALU to carry generator
DSHFTn +	Three bits, controls latch A bits 15 and 0 for shift
DCI 00 :	operations
DSL00 +	Multiplexed shift left input to operand register
DSM1 - DSPn +	Transfers multiplication sign bit to bit 15 of latch A
DSPN + DSROV +	Carry propagating signals from ALU to carry generator
DONOV +	Enables set or reset of overflow flag according to contents of control-store buffer
DSR15 +	Multiplexed shift right input to operand register bit
55K15 T	15

Mnemonics	Description
DTCND+	When high, the current test being gated through the test
DTKL-	multiplexor is true When low, enables sample test flags
DV.+	V field bit
DW +	W field bit
DWCF+	Enables data to be written into register files (bit 12 of mask field and WR field bit)
DWCN-	When low, enables data to be written into register files
DXn +	Two bits, control operand register (X field bits)
DXZR-	When low, the last entry to the X register (file address 0010) was zero
DZTS-	When low the ALU output is zero
D3RC7-	DRC3 or DRC7, either loads operand register
IAKC1	I/O acknowledgment of processor request (CRQIO+)
IMAn +	Eight bits, I/O multiplexor outputs
IRAn +	Eight bits, outputs of address counter (in 1/0 control)
IROn +	16 bits, outputs of I/O control-store
IBAD	Byte address
ICA +	Interrupt clock generator, flip-flop A
ICB +	Interrupt clock generator, flip-flop B
ICC +	Interrupt clock generator, flip flop C
ICD+	Interrupt clock generator, flip-flop D
ICD0B +	Control signal for 1/0 multiplexor (in 1/0 data loop)
ICD1 +	Control signal for I/O multiplexor (in I/O data loop)
ICD2B+	Control signal for I/O register (in I/O data loop)
ICD3B +	Control signal for I/O register (in I/O data loop)
ICD4A +	Enables I/O drivers (in I/O data loop)
ICRY +	Reserved for future use
IDCIR+	When high, the processor is able to service interrupt
IDN +	I/O done flag sent to processor
IDNC-	I/O done signal sent to processor
IDRY +	DRYX-I, IUJX-I and DRYF-I timing signal
IEFn +	Three bits, least signification bits of I/O
	control-store word (buffer output)
IEIDLE-	idle enable flag
IEJMR +	Enable IUJX-I
IESMP+	Sample period of normal interrupt clock
IEWAIT +	Wait enable flag
IEXW +	Exit external wait
IFC +	Full clock, 165 nanosecond period
IFRY +	FRYX-I, FRYF-I, and DRYF-I timing signal
IHC +	Half clock, 165 nanosecond period, 180 degree phase
	shifted from IFC
IHSD +	High-speed DMA flip-flop
IIIDLE-	Inhibit idle
111T-	Inhibit timing
IINHC-	Clock inhibitor
IINHF +	Interrupt clock inhibitor, fast rate
IINHN +	Interrupt clock inhibitor, normal rate
IINTF +	I/O interrupt flag
IJMRK +	Decoded interrupt for a jump and mark instruction
ILDAD-	Loads address into address counter
IMAn +	Eight bits, I/O multiplexor outputs
IMXAD+	1/O control multiplexor selector
INSD +	DMA flip-flop
IODC+	Reserved for future use
IOWB	Word/byte .
IRAn +	Eight bits, outputs of address counter (in 1/0
	control)

Mnemonics	Description
4	
iROn ÷	16 bits, outputs of I/O control store
IRQC+	Interrupt request from I/O control to processor
IRQM +	I/O requested by the memory
IRST-	I/O reset
ISMF +	Reserved for future use
ISMI	Program interrupt pending
ISRD+	Sense flip-flop
ITRPF +	Fast trap request
ITRPN +	Normal trap request
IUAF +	Interrupt acknowledgment fast
IUAX ÷	Interrupt acknowledgment normal
IURX +	Program interrupt
IWLMC- IWRMC-	I/O write, left byte I/O write, right byte
IXRSA3 +	Bit 3 of external request sequence address
IXRSA4 +	Bit 4 of external-request sequence address
KKC2 +	165 nanosecond clock driver
MABE +	Transfers address to memory address bus
MAKIO +	Memory control acknowledges 1/0
MAKO +	When high, the PMA request is accepted
·MAMn ±	16 bits, memory address multiplexor output
MASLn +	Two bits, selection signals for memory address
	multiplexor
MCDFC-	165 nanosecond full clock, gated
MCDHC-	165 nanosecond haif clock, gated
MCPA + MCPB +	Phase A of clock generator Phase B of clock generator
MCRA +	When high, the processor request is accepted on
WORK T	positive edge of full clock
MCRB +	When high, the processor request is accepted on
-	negative edge of full clock
MCRP+	When high, the priority logic enables the processor's
	memory request
MDBE +	When high, enables memory data bus drivers
MDMn +	16 bits, memory data multiplexor output
MDNC-	Memory done
MFC-	165 nanosecond full clock
MHC-	165 nanosecond half clock
MILn + MIMCn +	16 bits, output of memory input latch Two bits, stores bits 0 and 1 of IM field to specifies
WINVICH +	read/write operation
MIMNZ-	Goes low when IM field bits 2 and 3 are not both zero
MIOLn +	16 bits, output of memory I/O latch
MIOW +	When high, a memory write operation for 1/O data
MIRA-	When low, an I/O memory request is accepted on the
	positive edge of the full clock
MIRB +	When high, an I/O memory request is accepted on negative
	edge of full clock
MIRP+	When high, an I/O memory request is enabled
MMIL-	Loads memory data into memory input latch
MMIOL-	Loads memory data into memory 1/O latch
MM1I-	Loads memory data into instruction buffer Address comparator output
MPLE +	Oscillator clock
MQC- MRQ-	Memory request from control sequencer
MRQSC +	Memory request from control sequencer Memory request sampling clock
MRS1 +	Memory sequencing flip flop 1
MRS2 +	Memory sequencing flip-flop 2
	, 1 U 1 1

MNEMONICS

Mnemonics	Description	
MRS3+	Memory sequencing flip-flop 3	
MWLY +	Left-byte control from memory writing drivers	
MWRY +	Right-byte control from memory writing drivers	
MYAn +	15 bits, memory address bits	
M1!n +	16 bits, instruction register outputs	
SERX +	Sense response	
SMRQ +	Reserved for future use	
XCSEN +	When high, enables the control-store (read only)	

NOTES: (UNLESS OTHERWISE SPECIFIED)

D

C

В

- 1. This drawing consist of the following sheets: 1.0, 2.0, 2:1, 3.0, 7.0 Thru 89.0
- 2. ALL RESISTORS ARE 1/4W, 15%

			REVISIONS		
RE.	EN	:00€	DESCRIPTION -	APPROVED	CATE
			PROTOTYPE RELEASE	مهند/سيز:	7/10/12
X2 •	€2:1	-	Revisio SHT. 9.0, 23.0,47.0, 48.0, 49.0, 58.0,40.0,60.0,75.0, 79.0,81.0, 95.0,	. KI	
4	32600	-	FRODUCTION RELEASE	17/12.	paly
2)	27.7	1	ESVISED SHTS 47.059.0	25-	5.17.
-	8741	2	REVISED SHTS BIESS	12-15	41/11
c	2248	ı	ADDED IC LOCATION P4 TO SHEET 53.0 AND PEXMSIST TO JOU-13	SRL/NO.	£ ;
0	8370	1	REVISED SHEETS 19.0.540 CLO.0	mes.	4/2 /2
E	34077	١	REVISED SHEETS 53.0 & 63.0	7 mes.	1/201
F	84225	1	REVICED SHEETS 40.0 AND 61.0	ومد/رين	7.
G	24226	2	ADDED ESG TO LAST USED REF DET, AND REVICED SHEETS 22.0 AND 24.0.	61.7 3.3	1177
Н	84589	1	REVISED SHEETS 13.0 AND 61.0	27/1-	1-6-77
1	84521	ı	REVISED SHEETS 33.0, 59.0 AND 63.0	7.1/ 125	1-0-7
K	87250	٤	REVISED SHEETS 60.0 GLO 77.0	TY /	4,40

REFERENCE DESIGNATIONS		
LAST USED	NGT USED	
R47		
C43	C35,C42	
JIB	الا	
P1.		
E84	€1	

REFERENCE DRAWINGS		
4450685	ASSEMBLY	
40 50613	ECARD DETAIL	
9750866	ARTWORK	
7750368	ZILKZCREEN	
7750867	SOLDERMASK	
4420 685	PARTS LIST	

CHR // - 12-17-73	SPERRY LINIVAC	
0".711 ENGR / . / . /	MEMORY MAP LOGIC DIAGRAM	-
PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT SE DISCLOSED TO OTHERS FOR ANY PUTPOSE OR USED TO PRODUCE THE ARTICLE OR SUBJECT, WITHOUT WRIT-	21101 C 7100448	AEV K
TEN PERMISSION FROM S.U	SCALE SHEET	

TABLE OF CONTENTS

DESCRIPTION	SHEET NO.
-	
POWER AND GRD AND DECOUPLING	3.0
E-BUS DRIVERS/RECEIVERS BIT 0-7	7.0
E-BUS DRIVERS/RECEIVERS BIT 8-15	3. 0
NTERRUPT ADDRESS, I/O ERROR KEY REGISTER, SYSTEM RESET,	9.0
E-BUS ENABLE. Inplit data mux bit 0-3	10-0
MPUT DATA MUX BIT 4-7	11.0
NOTE DATA MIX BIT 8-11	12.0
PET DATA MUX BIT 12-15	13.0
E-BUS MIX BIT 0-3	14.0
T-215 V1X 8:T 4-7	15.0
E-BUS MUXIBIT 5-11	16.0
=-615 MJX 6!T 12-15	17.0
TENDE COMMAND DECODE, EXC COMMAND DECODE	18.0
CLIPLY DATA TRANSFER FUNCTION DECODE AND DATA PHASE CONTRO	19.0
internal status registers, input data transfer control	20.0
119 ADDRESS REGISTER, DATA INPUT SOURCE, DATA TRANSFER DIRECTION	21.0 .
DYA XFER WORD COUNT REGISTER, START DMA CONTROL	25.0
PRIORITY INJOUT	23.0
DMA REQUEST CONTROL	24.0
DMA DATA PHASE CONTROL, MEMORY REQUEST INPUT INHIBIT,	25.0
PAM MRITE ENABLE THAT PAMPETE COMPLETE INTERPLIET OMA INDIT BULLER CONTROL	26.0
DMA TRANSFER COMPLETE INTERRUPT, DMA INPUT BUFFER CONTROL OMA INPUT BUFFER	27:0
DMA MEMORY ADDRESS REGISTER	28.0
PROCESSOR, PMA KEY MUX	29.0
PROCESSOR, PMA, BIC KEY MUX	30.0
RAM ADDRESS MUX, RAM ROW SELECT	31.0
ram address and write enable refower	32.0
RAM ARRAYS COLUMN 11412 DATA INPUT AND WRITE ENABLE	33. 0
RAM ARRAYS COLUMN O	34.0
RAM ARRAYS COLUMN 1	35.0
RAM ARRAYS COLUMN 2	36.0
RAM ARRAYS COLUMN 3	37.0
RAM ARRAYS COLUMN 4	38.0
RAM APRAYS COLUMN 5	59.0
RAM ARRAYS COLUMN 0 RAM ARRAYS COLUMN 7	40.0 41.0
RAM ARRAYS COLUMN 8	42.0
RAM ARRAYS COLUMN 9	43.0
RAM ARRAYS COLUMN 10	44.0
SAM ARRAYS COLUMN II	45.0
RAM ARRAYS COLUMN 12	46.0
ACCESS CONTROL DECODE, MEMORY PROTECT ERRORS,	47-0
LOAD INSTRUCTION ADDRESS	
MEMORY PROTECT ERRORS	48.0
MEMORY PROTECT ENABLE, MEMORY PROTECT RESET, I/O DMA MEM PROTECTERS	20R 49.0
MEMORY PROTECT INTERRUPT REQUEST	50.0


CODE LOCKT NO.	307E	DWG NO	REY
21101	C	9100443	K-
SCALE		SHEET 2.0	


21101 C 7100448 K


В


C


D









































































































































COOR IDENT NO. SUE DING NO. RECESTER

21101 C 9100448 K

SOLE SHEET 51.0











D


B




















DATA RECEIVER 21101

8

į 1

4


m

4

Ω


U


⋖





MEMORY DATA INPUT BUFFER


9	¥	
ON THIS	9100440	C.E.S. Lines
ă	U	
COOK IDEAL FIRE DIRE NO	21101	SCHOOL STREET












































21101 C 9100448 K






CONNECTOR FUNCTION

21101 C 3: C3443 K



21101 C 3100448 K



47

49

190 DRYX-I

N/U IUJX-I

A


CONNECTOR FUNCTION


40

50


GND


21101 C 3100448








TOME 34.0













			WI	RI	E	LIS	T							
IDEN	TIFICA	MOIT	TERMINA	τιć	И	TERMINA	TIC	М		wI	RE		7	
NO.	SIGNAL JUMPER		FROM	F/	7	10	F/N		coro	A	AWG		'n	
1			E91 108		E52	108		WHT		30		6	/	
2			E 92	4		E53	-		A					٦
3			£95			EIIO				L				
4			E 54			E 109								
5			E 110	10	8	E109	10	8		L		13	6	1
6			A7-4	S	C.	A7-7	5	C.		L	L	13	3	4
7			55-6			55-7				L	L	Ц	Ц	4
8			55-7			55-8		L		L	L	Ц		
9			T5-7			T5-6	L			L	L			
10			Z4-7	Ц		Z4-8	L	L		Ľ	<u> </u>	L	Ц	1
1	JUMPER JUMPER		F6-7	3	.C.	F6-11	5	.C.	WHT	Ŀ	0	13	3	<u>A</u>
12			E-13	lic	80	E-18	10	8	WH		30	13	16	2
13	JUN	APER	A-24	10	8	B51	10	8	WH1	3	30	1:	36	1

			REVISIONS		
REV	EN/EIR	CHG	DESCRIPTION	DR	APPD
	85/181	1	REVISED AND REDRAWN	MT	-
AZ	85659	2	REVISED LOC. OF JUMPER CLIPS _ ADDED VI/L	MT	
ВА	85694	2	REVISED	MT	-
ВВ	27114		SHT I, ADDED NOTE 9. ADDED TO W/L NO'S 12 \$13. REV TAB. BLOCK SHT 3 F/N 108 WAS 245 PLC'S SHT 3 \$4 REV LOC OF JUMPER CLIPS.	Rm	8.3 h
BC	87799	С	ADDED SWITCH TO LOCATION TO ON SH'S 2.0 THRU 8.0	TN	
	SP7224 W/L NO'S 12 £ 13. REV TAB. BLOCK SHT 3 F/N 108 WAS 245 PLC'S SHT 3 £ 4 REV LOC OF JUMPER CLIPS. BT199 C ADDED SWITCH TO LOCATION TO ON SH'S 20 THRU BO TN WBT957-02 RELEASED TO API TREVISED SOCKET AT 2N A2 ON SH'S 20 THRU 50 & 80	-			
DH	W9423	5 -01	REVISED SOCKET AT ZN A.2 ON SH'S 2 O THRU 5 O & 8 O UPDATED FORMAT, DOCUMENT NO. WAS: 44COG19	TN	n.





CONFIGURATION

10. "FIND" NUMBERS FOR PARTS, IDENTIFIED BY REFERENCE DESIGNATIONS, APPEAR IN PART LIST

FOR W4400619 -00 THRU -05 & -08

8. S.C. . SOLDER CONNECTION

FOR W4400619- 07 ONLY

FOR W4400619 - 00 THRU - 05, - 07 4- 08

FOR W4400619- 04 AND ~ 05 MODIFY W4400619-01 AND - 02 PER OPTION BOARD MOD KITWOI01653) F/N 130

HARDWARE SUPPLIED WITH F/N 110

- 3. DASH NO. IN 1.C'S INDICATE FIND NO. IN PARTS LIST.
- 2. INSTALL HARDWARE IN ACCORDANCE WITH SOE

IDENTIFY PER (SOI)

A

NOTE: UNLESS OTHERWISE SPECIFIED

		TABULATION BLOCK
	PART NO.	REMARKS (OPTIONS INCLUDED)
	W4400619- 00	COMMON LOGIC, I/O, RTC, TTY/CRT, PFR
	W4400619- 01	COMMON LOGIC, I/O, RTC, TTY/CRT, PFR, MEM PARITY, MEM PROTECT
	W4400619- 02	COMMON LOGIC, I/O, RTC , TTY/CRT , PFR , MEM PARITY, MEM PROTECT, PM
	W4400619- 03	COMMON LOGIC, 1/O, RTC, TTY/CRT, PFR, MEM PARITY, PMA
3\	W44 00619 - 04	COMMON LOGIC, LO, RTC , CRT , PFR , MEM PARITY , MEM PROTECT
7	W4400619- 05	COMMON LOGIC, I/O, RTC, CRT, PFR, MEM PARITY, MEM PROTECT, PMA
_	W4400619- 06	I/O ONLY
	W4400619- 07	COMMON LOGIC, ID, MEM PARITY
	W4400619- 08	COMMON LOGIC, 1/O, RTC, TTY/CRT, PFR, MEM PARITY,


W4400619


REFERENCE DRAWINGS P.W. BOARD LOGIC DIAGRAM ARTWORK W9700759 W9700760 SILKSCREEN W9700764 SOLDER MASK


PART NUMBER, SEE TABULATION


FOR MATL REQUIREMENTS SEE PL PL REV LETTER CONTROLS DOCUMENT


MODEL NO. V 73	IN INCHES AND AFTER FINISHING TOLERANCES QUALESS CHIERWISE RPECIFED X ± 1 JX ± 23 JOX ± 201 ANGLES ± 0.5°	DR W.Q., CHK B.B.	7.25.72 7.26.72	SPERRY LINIVAC					
NEXT ASSYWO101332		DSGN W. Q. ENGR A.WHITCOMB APPD A.WHITCOMB APPD	8.2.72	- P		SSEMBLY N BD DM 357			•
FINISH	BREAK ALL SHARP EDGES DIOR APPROX	THIS DOCUMENT MAY I PROPRIETARY INFORM. AND SUCH INFORMATIK MOT BE DISCLOSED TO FOR AITY PURPOSE OR TO PRODUCE THE ARTH OR SUBJECT, WITHOUT TEN PERMISSION	ATION ON MAY OTHERS USED CLE	21101 scale —		14006	19 SHEET 1	OF	REV DH B

















JNIVAC PARTS MFG CODE

w 777 81/01/06 PCC ADC PCD COMM CODE

CONTROL

ISSUE DATE

DOC NO. PL W4400619

SHEET 8 SIZE CLASS

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE

UD1-1517B

PC ASSEMBLY - OPTION BD DM357

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT N DOCUMENT NO.	DASH	EIR AND PART DESCRIPTION INFORMATION	ST
Z099				w 94240	-02	PL REV DK, PIC REV DK, RANGE 00 - 08 EIR RELEASED 81/01/05	
Z098	1			W 94240	-01	PL REV DJ, PIC REV DH, RANGE DO - 08 EIR RELEASED 80/11/24	į
***	*****	*	*	 ********	***	*****************	ļ
1	1	EA		w4000528	-00	PC BUARD - OPTION DM357	A
10	2	EA		W4900160	-00	INTEGRATED CIRCUIT, DIGITAL TTL 74157 MUX QUAD 2=IN	A
18	2	EA		8000041	-00	INTEGRATED CIRCUIT -IC181 TTL 74198 * REG SHF 88T	I
33	1	EA		W4900554	-01	INTEGRATED CIRCUIT, DIGITAL TTLH 74H10 GT NAND 3IN	A
40	1	EA	I	5036517	=00	INTEGRATED CIRCUIT TILH 74H40 * GT NAND BUFF	I
41	1	EA	I	3008190	-00	INTEGRATED CIRCUIT TTL 7442 * DCDR 4=10LN	I
45	2	EA	1	3013357	-00	INTEGRATED CIRCUIT-IC194 C TILH 74H54 * GT A01	I
70	2	EA		W6502500	752	RES, FXD, COMPOSITION, 1/35 7500 OHMS	A
				REF DES	(1)	R25,R26,	
97	1	EA		W4900078	-00	The state of the s	A
98	1	EA		W4900195	-00	INTEGRATED CIRCUIT SE 24 DIL - PLASTIC OR CERAMIC	A
99	1	EA		W4900195	-01	INTEGRATED CIRCUIT 24 DIL - PLASTIC OR CERAMIC	A
105	2	EA		m4900127	-00	INTEGRATED CIRCUIT, DIGITALE TIL 74161 CHTR 48T BIN	A
106	1	EA		W2200105	-03	SPACER 0 .25/.38 DIA X .406 4-40 THD	A
107	1	EA		W2200105	-00	SPACER - 38 DIA X .120	A
111	1	EA		W0400709	-00	BOARD STIFFENER, FRONT & UN	A
112	1	EA		W040U796		STIFFENER REAR DIGO	A
132	2	EA		W5800195	-05	IC SOCKET	A
137	1	EA		w7800114		SWITCH, TOGGLE, RUCKER OF DPDT ON NONE OFFSOMA 30VDC	A
F001	į	X		W9100401	-01		A
5001		X		SW01163	-00	MARKING, MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION	A

MAINI. LILLE NU. . EEU LINIVAC PARTS MFG CODE ISSUE DATE CONTROL . SHEET DOC NO. J , W PL W4400619 w 777 8 81/01/06 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE ADC I PCD COMM CODE SIZE CLASS PC ASSEMBLY - UPTION BD DM357 EA C PART OR IDENT NO. FIND NO QUANTITY REQUIRED U/M PCC ECC ST CHG EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. 8002 X 8W00536 -00 THREADED FASTENERS SPECS DSGN-SELECTION-INSTALLATION VAR DATA PART - 00 * SEE TABULATION ON DRAWING EALI 2 , 5036516 1=00 74810 * GT NAND 3IN INTEGRATED CIRCUIT DIGITAL TTLS 3 5036506 -00 EA I 74811 INTEGRATED CIRCUIT TTLS * GT AND 3IN EA 2892079 -00 1 INTEGRATED CIRCUIT DIGITAL TILS 74520 * GT NAND 4IN 2892081 -00 EA INTEGRATED CIRCUIT DIGITAL I TILS 74864 * GT AOI 5 1 9004323 -01 EA INTEGRATED CIRCUIT DIGITAL TIL FF 2 JK ET BT 0 14 EA W4800005 1-00 OPOELECTRONIC COUPLER PLASTIC 15 W4900348 -00 EA 1 1 INTEGRATED CIRCUIT, DIGITAL CMOS 6402 UART 16 EA W4900182 -00 INTEGRATED CIRCUIT, DIGITAL 748113 FF DUAL JK ET TILS 17 EA 1 3008182 1=00 INTEGRATED CIRCUIT TTL 7402 * GT NOR 2IN 23 9001407 -01 1 EA 1 INTEGRATED CIRCUIT DIGITAL TTL DEC BIN 1 OF 8 BT 25 5036515 -00 10 EA I INTEGRATED CIRCUIT TILH 74H00 * GT NAND 2IN 5 26 EA 2899571 -00 INTEGRATED CIRCUIT DIGITAL TILS 74500 # GT NAND 2IN 27 EA 3013354 i=00 INTEGRATED CIRCUIT TTLH 74H01 * GT NAND 2IN 28 2899412 -00 EA INTEGRATED CIRCUIT LINEAR 7403 TTL * GT NAND ZIN 30 2 EA 6558675 -00 INTEGRATED CIRCUIT 34 EA 2899573 1-00 I INTEGRATED CIRCUIT DIGITAL 74H11 TILH * GT AND 3IN 35 EA I 3008089 1-00 INTEGRATED CIRCUIT TTL 7413 * GT NAND 4IN 36 3008187 -00 EA 1 INTEGRATED CIRCUIT TTL 7420 * GT NAND 4IN 37 EA 1 3013355 1-00 INTEGRATED CIRCUIT-IC192 TILH 74H21 * GT AND 4IN 38 3013468 = 00 EA INTEGRATED CIRCUIT - IC204 74H30 * GT NAND BIN TILH 39 14 EA W4900128 -01 INTEGRATED CIRCUIT, DIGITAL 7438 - QUAD ZIN NAND TTL 42 EA W4900093 -01 INTEGRATED CIRCUIT, DIGITAL 74H50 TILH 46 10 EAI 30081941-00 INTEGRATED CIRCUIT 7474 TIL * FF D DUAL

UD1-1517B

ELECAL WATER

UD1-1517B

UNIVAC PARTS

J W

81/01/06

ISSUE DATE

H 777

CONTROL

ADC PCD COMM CODE

PL 000 NO. W4400619

SHEET

GLASS

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

PC ASSEMBLY - UPTION BU DM357

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT N	10.	EID AND DADT DECC	RIPTION INFORMATION						ECC	ST C
		-		DOCUMENT NO.	DASH	EIR AND PART DESCR	TIPTION INFORMATION							131 0
47	6	EA	I	5036157	-00	INTEGRATED CIRCUIT DIGITAL	DUAL D TYPE	EDGE	TRI	G. F	•F			A
48	5	EA	1	3008195	-00	INTEGRATED CIRCUIT	TTL 7475	*	REG	LATO	H 4	BT		I
49	4 i	EA	I	3006204	-00	INTEGRATED CIRCUIT - IC7	TTL 7493	*	CNTR	481	•			I
50	3	EA	I	9004321	-01	INTEGRATED CIRCUIT DIGITAL .	TTL FF 2 J	IK ET				BT	0	I
51	2 j	EA	I	3007952	-00	INTEGRATED CIRCUIT	TTL 74123	*	MVB	DUAL	R	T		I
54	3	EA	I	3007845	-00	INTEGRATED CIRCUIT	TTL 74193	*	CNTR	481	, U	'D		1
55	6	EA		2510193	-00	INTEGRATED CIRCUIT, DIGITAL								I
56	2	EA	I	3008031	-00	INTEGRATED CIRCUIT	TTL 74122	*	нув	RGT	W/C	;		I
57	3	EA		W4900010	-00	INTEGRATED CIRCUIT, DIGITAL	DTL 844	*	GT 2	IN N	IANC)		A
58	11	EA	I	5036505	- 00	INTEGRATED CIRCUIT	TTLH 74H08	*	GT A	ND 2	IN			1
59	2 ¦	EA	I	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3003	*	GT 0	R 21	N		İ	1
63	18	EA		W6502500	362	RES, FXD, COMPOSITION, 1/4W, 5X	3600 OHMS							A
	i			REF DES	(1)	R1=R18,								
64	4	EA		W6502500	121	RES, FXD, COMPOSITION, 1/4W, 5%	120 DHMS							A
	į			REF DES	(1)	R19-R21,R86,								
67	4	EA		W7100004	101	CAPACITUR, FIXED, CERAMIC DIEL	1.0 UF +80%,	-20	×					A
				REF DES	(1)	C1,C2,C8,C9,								
68	2	EA		W6502500	123	RES, FXD, COMPOSITION, 1/4W, 5%	12K							A
	1			REF DES	(1)	R31,R56,	•							
69	14	EA		M6502500	471	RES, FXD, COMPOSITION, 1/4w, 5%	470 OHMS							A
	 			REF DES	(1)	R22,R23,R34,R27=R30, (2) R39,	R62,875-878,	R80,						
72	1	EA		W6502500		· · ·	1800 OHMS							A
	1			REF DES		·		•						
73	22	EA		W6502500	102	RES, FXD, COMPUSITION, 1/4W, 5%	1000 OHMS							A
	1			REF DES	(1)	R24,R33,R35,R36,R38, (2) R41,	R43, R45, R47,	R48,						

Partie	W 🖟 UNIV	AC P		ISSUE DATE CONTROL DOC NO. AC	SI	HEET
SPERR	Y UNIVAC IS A DIVISION O	F SPERRY CO	LIOI .	81/01/06 W 777 PL W4400619	8	4
C AS	SEMBLY - OP	TION 8	D DM357	PCC ADC PCD COMM CODE CA U/M ST TYPE SIZE	1	ASS
D NO .	QUANTITY REQUIRED	U/M PCC	PART OR IDENT NO. DOCUMENT NO. DASH	EIR AND PART DESCRIPTION INFORMATION	ECC	c si
			REF DES (3)	Rau, R61, R87=k90, R83, (4) R95, R96, R99=R101,		1
74	1	EA		RES.FXD.COMPOSITION,1/4W,5% 30K		A
	i I		REF DESI(1)			
75	1 1	EA	W6502500 223	RES, FXD, COMPOSITION, 1/4W, 5% 22K		A
	i		REF DES (1)			
76	1	EA	W6502500 203	RES,FXD,COMPOSITION,1/4W,5% 20K		1
	i i		REF DES (1)	R46,		
77	2	EA	W6502500 1151	RES, FXD, COMPOSITION, 1/4W, 5% 150 OHMS		1
	į		REF DES (1)	R32,R49,		l
78	1	EA	W6502500 513	RES, FXD, COMPOSITION, 1/4W, 5% 51K		1
	1		REF DE8 (1)	R50,		
79	1 !	EA	W6502500 512	RES, FXD, COMPOSITION, 1/4W, 5% 5100 OHMS		1
			REF DES (1)	R92,		
80	5	EA	W6502010 202	RESISTOR, FIXED, COMPOSITION 2 K 5% 2W		1
			REF DES (1)			
81	1	EA	· · · · · · · · · · · · · · · · · · ·	RESISTOR, FIXED, COMPOSITION 470 OHMS 5% 1H		1
			REF DES (1)			
82	1	EA	1	RESISTOR, FIXED, COMPOSITION 100 OHMS 5% 1W		1
	į		REF DES (1)		ļ	
85	1:	EAC		CAP FXD CER DIEL 50V +80 - 20% 100K PF		1
			REF DESI(1)			
86	1 !	EA		CAPACITUR, FIXED, TANT DIEL 35V 10% 150 PF		A
	,		REF DES (1)			
87	1	EA	1	CAPACITOR, FIXED, MICA DIEL 500V 5X 220 PF		A
	1		REF DES (1)	[5,		

JNIVAC PARTS MFG

J W W

81/01/06 # 777
PCC | ADC | PCD | COMM CODE

CONTROL

ISSUE DATE

PL DOC NO. w4400619

8 5 ZE CLASS

TITLE
PC ASSEMBLY - OPTION BD DM357

IND NO.	QUANTITY REQUIRED	11/44	PCC-	PART OR IDENT N	0.	Pin 1 PP PPA	CONTION INCORPATION					ECC
	To Annual Tradesia	- 0/2		DOCUMENT NO.	DASH	EIR AND PART DES	CRIPTION INFORMATION	т .				ECC
88	1 1	EA		W6901500	151	CAPACITOR, FIXED, MICA DIEL	500V	5%	1	50	PF	
	1			REF DES	(1)	C6,						
89	1 1	EA		W6901500 i	330	CAPACITUR, FIXED, MICA DIEL	500V	5%		33	PF	
	1	1		REF DES	(1)	c7,						
90	65 j	EA		6630012	-05	CAPACITOR, FIXED, CERAMIC DIEL	.010 UF,50V	DC , 1	80%,	-20;	X	
	1			REF DES	(1)	C12,C15,C16,C19,C21, (2) C23	,c25-c27,c29,	C31,	,			
	1			REF DES	(3)	C32,C34=C36,C40,C43= (4) C45	,047,049,051,0	C53,	1			
	į			REF DES	(5)	C55,C57,C59,C63,C64, (6) C66	,067,070,071,0	C75•				
				REF DES	(7)	C80,C83-C85,C87,C91- (8) C93	,C95,C98,C101	-				
				REF DES	(9)	C104,C106,C109-C111, (10) C11	3,C114,C116,C1	117,				
	i i			REF DES	(11)	C119,C122,C124-C126, (12) C12	8,					
92	S i	EA		W7701017	-00	SEMICONDUCTOR DEVICE, DIODE	AM002					
	! !			PEF DES	(1)	CR1,CR2,						
93	2	EA	U	2899056	- 00	SEMICONDUCTOR DEVICE DIODE	SILICON POWER	? 1	N400	3		j
	1			REF DES	(1)	CR3,CR4,						
94	1	EA		W7600019	-00	TRANSISTOR	PNP VCBO 150	V	5,6M	W BE	OSATE	
	į			REF DES	(1)	Q1,						
96	1	EA		W4800007	-00	RESISTOR NETWORK, FIXED	28ELEMT1.5 W	SX	20	OANE	300	-
100	3	EA	1	5036504	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74504	*	GT H	EX 1	INVERT	
101	19	EA	1	3007755	-00	INTEGRATED CIRCUIT	TTLH 74H04	*	GT H	EX 1	INVERT	
102	1	EA	I	3008186	-00	INTEGRATED CIRCUIT	TTL 7410	*	GT	NAND	31N	
103	3	EA	1	5036146	- 00	INTEGRATED CIRCUIT DIGITAL	TTLS 74874	*	FF D	UAL	D	
104	1	EA	1	9004633	-01	INTEGRATED CIRCUIT DIGITAL	TTLS 748112	*	FF D	UAL	JK	
108	229	EA		W5800062	-09	CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD)				
110	1 !	EA	11	W5700296	-00	CONNECTOR, RECTANGULAR, ELEC	0 51400 00		Te 0	600		

SPER	RY UNIVAC IS A DIVI				ARTS MFG CODE J , W		81/01/0	06	CONTROL W 777	PL	DOC N	W44(061		kc 8	SHI	6
PC AS	SEMBLY -	UP'	TIO	N 6	3D DM357		PCC ADC	PCD	COMM CODE		CA	E A	A T	YPE M	C	CL/	455
FIND NO.	QUANTITY REQU	IRED	U/M	PCC	PART OR IDENT DOCUMENT NO.		EIR AND PART	T DESCR	IPTION INFORMATION			·				ECC	s
	1					DASH											
113	19				REF DES	•			0.04 * 1114	060	W1 1	T.IM .	2050	.60			١,
	ı		EA			ı	CLIP, RETAINING		,006 THK,		7	tow (UPP	'EH			1
114	1 ;		EA		W7800108	ı	SHITCH, TOGGLE, LEVER		2 POSITIO	N					•		ľ
	i				HEF DES			.									
115	1 1		EA			1	CUNNECTOR, CUAXIAL, ELECTRIC	CAL	1000 VOLT	ð, 5	O U	mm8					
					REF DES			_									
116	2		EA		W5700296	1	CONNECTOR, RECTANGULAR, ELEC						_				١
119	AR		IN		W5400001	1	INSULATION SLEEVING, ELEC				-						
120	5		EA		W2100062	!	SCREW, MACH, PAN HEAD		STL PASS					.18			
121	2 :		EA		W2202560	1	WASHER, FLAT		SST PASS.	025T	HK	.089	ID.	219	D		
122	5 ,		EA				WASHER, LOCK, FLAT		NO. 2								١
126	1		EA		W6502500	103	RES, FXD, COMPUSITION, 1/4W, 5%		10K								I
	ļ				REF DES	(1)	R91,										
127	1		EA		W6501010	331	RESISTOR, FIXED, COMPOSITION	N	330 DHMS	5 %	;	1 W					
	i				REF DES	(1)	R94,										
134	1		EA		W4900169	-01	INTEGRATED CIRCUIT, DIGITAL		TTL8 748	74	*	FF D	SEL	ECT	ΕD		
135	1		EA		w8600053	-02	LABEL, IDENTIFICATION		TTY CRT 7	00	RED	LTR	WHT	BK	GD		
136	AR		IN		w5300333	-90	wire, elec		308LD 3	0 O V	PVD	٧	THE				
***	*****	黄素素		*	*****	***	SEE TABULATION ON DRAWING		VAR DATA	PAR	T -	01	***	***	**		
5	2		EA	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL		TTLS 745	10	*	GT N	AND	31N			
3	6		EA	1	5036506	-00	INTEGRATED CIRCUIT		TTL8 748	11	*	GT A	ND 3	IN			-
4	1		EA	1	2892079	-00	INTEGRATED CIRCUIT DIGITAL		TTLS 745	20	*	GT N	AND	41N			-
6	1		EA	1	2892081	-00	INTEGRATED CIRCUIT DIGITAL		TTLS 748	64	*	GT A	10				
8	11		EA	1	9004323	-01	INTEGRATED CIRCUIT DIGITAL		TTL FF	2 JK	ET				BT .	0	
14	2		EA		w4800005	= 0 0	OPOELECTRONIC COUPLER		PLASTIC								
-1517B						1											

MALH! LE HUAS EEU JUNIVAC PARTS MFG CODE ISSUE DATE CONTROL DOC NO. LIST PL 81/01/06 777 W4400619 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE COMM CODE ADC PCD TYPE PC ASSEMBLY - UPTION BD DM357 EA PART OR IDENT NO. FIND NO QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. DASH 15 EA W4900348 -00 INTEGRATED CIRCUIT, DIGITAL CMOS 6402 UART 16 EA W4900182 -00 748113 FF DUAL JK FT INTEGRATED CIRCUIT, DIGITAL TILS

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT DIGITAL

INTEGRATED CIRCUIT, DIGITAL

INTEGRATED CIRCUIT DIGITAL

INTEGRATED CIRCUIT DIGITAL

INTEGRATED CIRCUIT LINEAR

INTEGRATED CIRCUIT DIGITAL

17

19

22

23

25

26

27

85

30

34

35

36

EA 1

EA

EA Ĭ

EA

EA

EA

EA

EA

EA 1

EA I

EA 1

I

I

2

10

7

61

7 1

Q

1

3008182 1=00

2899587 i=00

W4900175 -00

9001407 -01

5036515 -00

2899571 1=00

3013354 -00

2899412 -00

6558675 1-00

2899573 -00

3008089 -00

3008187 -00

SHEET

7

ECC ST CHG

A

CLASS

8

SIZE

* GT NOR ZIN

* GT NAND ZIN

* GT NAND ZIN

* GT NAND ZIN

* GT NAND ZIN

* GT AND BIN

* GT NAND 4IN

* GT NAND 4IN

9BT PARTY GEN

* FF D GUAD

7402

74175

82362

74H00

74800

74H01

7403

74H11

7413

7420

TTL DEC BIN 1 OF 8

TTL

TIL

TTL

TTLH

TTLS

TTLH

TIL

TTLH

TTL

TIL

C

RT

37 EA 7 I 3013355 -00 # GT AND 4IN INTEGRATED CIRCUIT-IC192 TTLH 74H21 38 EA 3013468 -00 INTEGRATED CIRCUIT - IC204 TTLH 74H30 * GT NAND BIN 39 EA 16 W4900128 -01 INTEGRATED CIRCUIT, DIGITAL QUAD ZIN NAND TTL 7438 42 3 EA W4900093 -01 INTEGRATED CIRCUIT, DIGITAL TTLH 74H50 43 EA 1 5036519 1-00 INTEGRATED CIRCUIT DIGITAL 2. 2WIDE ZINPUT AND/OR INVERT 46 10 1 EΑ I 3008194 -00 INTEGRATED CIRCUIT TTL 7474 * FF D DUAL 47 EA 1 11 5036157 1-00 INTEGRATED CIRCUIT DIGITAL DUAL D TYPE EDGE TRIG. F-F 2 3008195 -00 48 EA 1 INTEGRATED CIRCUIT TTL 7475 * REG LATCH 4BT 49 4 EA I 3006204 !- 00 INTEGRATED CIRCUIT - ICT 7493 * CNTR 4BT TTL 50 3 EA I 9004321 -01 INTEGRATED CIRCUIT DIGITAL TTL FF 2 JK ET HT 51 EAI 3007952 1-00 INTEGRATED CIRCUIT TIL 74123 * MVB DUAL RGT UD1-1517B

	RY UNIVAC IS A DIVISION OF			LIST J'		81/01/06 W 777 PL DOC NO. AC	8	SHEE
	SEMBLY - UP	AU1T	I 8	D DM357		PCC ADC PCD COMM CODE CA U/M ST TYPE SIZE		CLAS
ND NO.	QUANTITY REQUIRED	U/M	PCC-	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART DESCRIPTION INFORMATION	E	CC
52	1	EA	I	4915632	-00	INTEGRATED CIRCUIT TTL 74150 MLPX 1 OF 16		
53	8	EA		2899585	-00	INTEGRATED CIRCUIT DIGITAL TIL 74170 * REG FILE 4X4		
54	3	EA	1	3007845	-00	INTEGRATED CIRCUIT TTL 74193 * CNTR 48T U/D		
55	6	EA		2510193	-00	INTEGRATED CIRCUIT, DIGITAL		
56	2	EA	1	3008031	-00	INTEGRATED CIRCUIT TTL 74122 * MVB RGT W/C		
57	3	EA		W4900010	-00	INTEGRATED CIRCUIT, DIGITAL DTL 844 * GT 2IN NAND		
58	14	EA	1	5036505	-00	INTEGRATED CIRCUIT TILH 74H08 * GT AND 2IN		
59	3	EA	I	5036522	-00	INTEGRATED CIRCUIT DIGITAL TTL 3003 * GT OR 2IN	İ	
61	1	EA		W8001000	-04	DELAY LINE 30,00NSEC TO STERM 390 OH	4	
				REF DES	(1)	DL1,		
63	18	EA		M6502500	362	RES, FXD, COMPOSITION, 1/4W, 5% 3600 OHM8		
	I			REF DES	(1)	R1=R18,		
64	4	EA		W6502500	121	RES, FXD, COMPOSITION, 1/4W, 5% 120 OHMS	ĺ	
	!	-		REF DES	(1)	R19=R21,R86,		
67	4 1	EA		W7100004	101	CAPACITOR, FIXED, CERAMIC DIEL 1.0 UF +80%, -20%		
ĺ	1			REF DES	(1)	C1,C2,C8,C9,		
68	2	EA		W6502500	123	RES, FXD, COMPOSITION, 1/4W, 5% 12K		
				REF DES	(1)	R31,R56,		
69	28	EA		W6502500	471	RES, FXD, COMPOSITION, 1/4w, 5% 470 OHMS		
	i 1			REF DES	(1)	R22,R23,R34,R27=R30, (2) R39,R62=R78,R57,R58,		
	1			REF DES				
72	1	EA		w6502500	182	RES, FXD, COMPOSITION, 1/4W, 5% 1800 OHMS		
	İ			REF DES		i		
73	23	EA		W6502500	102	RES, FXD, COMPOSITION, 1/4W, 5% 1000 OHMS		
	 			REF DES	(1)	R24,R33,R35,R36,R38, (2) R41,R43,R45,R47,R48,		
517B					! !			

MAINI & LE NULL REV LINIVAC PARTS MFG CODE ISSUE DATE CONTROL DOC NO. PL W 777 w4400619 81/01/06 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE COMM CODE ADC PCD TYPE PC ASSEMBLY - OPTION BD DM357 ËA PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. REF DES (3) R60,R61,R87=R90,R83, (4) R95,R96,R98=R101, 74 1 EA W6502500 303 RES, FXD, COMPOSITION, 1/4W, 5% 30K REF DES (1) R42. W6502500 223 RES, FXD, COMPOSITION, 1/4W, 5% 75 EA 22K REF DES (1) R44.

w6502500 203 | RES.FXD.COMPOSITION, 1/4w, 5%

w65025001151 | RES, FXD, COMPOSITION, 1/4w, 5%

W6502500 513 | RES.FXD.COMPOSITION, 1/4W, 5%

w6502500 512 RES, FXD, COMPOSITION, 1/4W, 5%

W6502010 202 RESISTOR, FIXED, COMPOSITION

w6501010 471 RESISTOR, FIXED, COMPOSITION

W6501010 101 RESISTOR, FIXED, COMPOSITION

w6502500 391 | RES, FXD, COMPOSITION, 1/4W, 5%

REF DES (1) R46,

REF DES (1) R50.

REF DES (1) R92.

REF DES!(1) R53.

REF DES (1) R52.

REF DES (1) R51, R55,

REF DES (1) R32, R49,

20K

51K

2 K

150 OHMS

5100 DHMS

470 UHMS

100 OHMS

390 UHMS

51

5%

5X

2 W

76

77

78

79

80

81

82

84

EA

EA

EA

EA

EA

EA

EA

EA

SIZE

C

CLASS

ECC ST CHG

REF DES | (1) R59,

1 EA C 4916657 -06 CAP FXD CER DIEL 50V +80 = 20% 100K PF

REF DES | (1) C4,

86 1 EA #7100352 154 CAPACITUR, FIXED, TANT DIEL 35V 10% 150 PF

REF DES | (1) C3,

and free front.		VĄC	P	ARTS MFG CODE			ISSUE D	DATE	CONTR		<u></u>	DOC	NO.			AC	SHI	EET
	Y UNIVAC IS A DIVISION	OF SPER	RY CO	LIGI			81/	01/06	W	777	PL		W 4	4006	19	8	1	0
C AS	SEMBLY - (PTIO	N E	3D DM357			PCC	ADC PCD	COMM	CODE	L	CA	U/M E. A	ST	TYPE M	SIZE	CL	iss
ID NO.	QUANTITY REQUIRED	D U/M	PCC	PART OR IDENT	NO. DASH		EIR AI	ND PART DESC	RIPTION	NFORMATION	1	<u> </u>	L				ECC	S
87	,	EA			 	CADACTION CIVED MIC			+	0.V	····	F &		330				-
"	* 1	-			•	CAPACITOR, FIXED, MIC	A L)	156	50	0 V		5%		550	PF			A
88	i			KEF DES	1	-												
90	# ! !	EA			ı	CAPACITOR, FIXED, MIC	A D	IEL	50	() V		5%		150	PF			A
	į			REF DES	•													ĺ
89	1	EA			i	CAPACITOR, FIXED, MIC	A D	IEL	50	QV		5%		33	PF			A
	i			REF DE8														
90	65	EA		6630012	-05	CAPACITOR, FIXED, CER	IMAI	C DIEL	• 0	10 UF	,50VC)C,+	1801	,-20	*			1
	1					C12,C15,C16,C19,C21,												
	1			REF DES	(3)	C32,C34=C36,C40,C43=	(4) C45	,C47	,C49,	51,0	:53,	,					
				REF DES	(5)	C55,C57,C59,C63,C64,	(6) C66	,C67	,C70,	C71.0	:75	•					
	1			REF DES	(7)	C76-C80,C83-C85,C87,	(8) C91	-C93	,095,	98,0	101	l =					
	ļ			REF DES	(9)	C104,C106,C109-C111,	(1	0) C11	3,01	14,C1	16,C1	117	,					
	1			REF DES	(11)	C119,C122,C124-C126,	(1	2) C12	8,									
92	s ¦	EA		W7701017	-00	SEMICONDUCTOR DEVICE.	DI	ODE	200	MA								1
	!			REF DES	(1)	CR1,CR2,												
93	s¦	EA	D	2899056	-00	SEMICONDUCTOR DEVICE	010	DE	SIL	ICON I	OWER	₹ 1	N40	03				1
	į			REF DES	(1)	CR3,CR4,												
94	1	EA		W7600019	-00	TRANSISTOR			PNP	VCBO	150) V	5,6	MW 8	ETA	20		1
	1			REF DES	(1)	Q1,				•								
96	1	EA		W4800007	-00	RESISTOR NETWORK, FIX	ED		28E	LEMT1.	,5 W	21	٤ ٢	00AN	10 3	300		4
100	4	EA	1	5036504	-00	INTEGRATED CIRCUIT DI	GIT	AL		\$ 745				HEX		ERT		4
01	20	EA	1	3007755	 = 0 0	INTEGRATED CIRCUIT		-	TTL					HEX				1
02	2	EA	I	3008186		INTEGRATED CIRCUIT			TTL				GT		D 31			1
03	3	EA		5036146	!	INTEGRATED CIRCUIT DI	GIT	A L	TTL		574			DUAL		- '		1
104	1	EA	1 1	9004633	l .	INTEGRATED CIRCUIT DI			TTL		3112			DUAL				
	i the						mr # 8 f	~~ &		w 171	- 4 %	•	• •	YUM L				

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

PC ASSEMBLY - UPTION BD DM357

UD1-1517B

	1				PART OR IDENT	NO				_	_
FIND NO.	QUANTITY REQUIR	RED	U/M	PCC	DOCUMENT NO.	DASH	EIR AND PART DESC	RIPTION INFORMATION	ECC	ST	СН
108	250		EA		W5800062	-09	CONTACT ELECTRICAL, WIRE WARP	PLATING, GOLD		A	
110	1		EA		W5700296	-00	CONNECTOR, RECTANGULAR, ELEC	9 FIXED SOCKETS RECP		A	
	1				REF DES	(1)	Je,				
113	71		EA		W2600038	-00	CLIP, RETAINING	.006 THK, BERYLLIUM COPPER		A	
114	1		EA		W7800108	-00	SWITCH, TOGGLE, LEVER	2 POSITION		A	
					REF DES	(1)	S1,				
115	1		EA		W5800189	-00	CONNECTUR, COAXIAL, ELECTRICAL	1000 VOLTS, 50 OHMS		A	
		İ			REF DES	(1)	TP1,				
116	2		EA		w5700296	-02	CONNECTOR, RECTANGULAR, ELEC	BRACKET		A	
119	AR		IN		W5400001	124	INSULATION SLEEVING, ELEC	SIZE 24 BLACK .022 ID		A	
120	2		EA		W2100062	-01	SCREW, MACH, PAN HEAD	STL PASS XREC 2-56 .180		A	
121	5		EA		W2202560	-01	WASHER, FLAT	SST PASS,025THK .089ID .2190D		A	
122	2		EA		W2202561	-02	WASHER, LOCK, FLAT	NO. 5		A	
126	1		EA		w6502500	103	RES, FXD, COMPOSITION, 1/4W, 5%	10K		A	
					REF DES	(1)	R91,				
127	1		EA		W650101U	331	RESISTOR, FIXED, COMPOSITION	330 OHMS 5% 1W		A	
					REF DES	(1)	R94,				
134	1	{	EA		W4900169	-01	INTEGRATED CIRCUIT, DIGITAL	TTLS. 74874. * FF D SELECTED		I	
135	1		EA		W8600053	-02	LABEL, IDENTIFICATION	TTY CRT 700 RED LTR WHT BKGD		A	
136	AR		IN		W5300333	-90	WIRE, ELEC	30SLD 300V PVD WHT		A	
****	*****	**		*	*****	***	SEE TABULATION ON DRAWING	VAR DATA PART - 02 *******		A	
2	4		EA	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74810 * GT NAND 3IN		A	
3	10		EA	I	5036506	-00	INTEGRATED CIRCUIT	TTLS 74811 * GT AND 3IN		A	
4	3		EA	1	2892079	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74820 * GT NAND 4IN		A	
6	5		EA	I	2892081	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74864 * GT AOI		A	
1/01 15179]		L		l L		1			

SIDERTON LINIVAC PARTS MFG CODE LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION PC ASSEMBLY - OPTION BD DM357

ISSUE DATE CONTROL DOC NO. PL W 777 81/01/06 W4400619 12 PCC ADC PCD COMM CODE CLASS

FIND NO.	QUANTITY REQUIRED	U/M	PCC	DOCUMENT NO.	NO. DASH	EIR AND PART DE	ESCRIPTION INFOR	MATION						ECC	c st c
8	13	G.	1,1			THE COLUMN ASSOCIATION ASSOCIA							n =	10	1.
9	13 ₁	EA	*	9004323	ľ	INTEGRATED CIRCUIT DIGITAL	TIL FI				• • •		81	0	
4	1	EA		W4900171		INTEGRATED CIRCUIT DIGITAL		748114				DUAL			
12	1,	EA		w4900151	1	INTEGRATED CIRCUIT, DIGITAL	TTL	93H72				48			A
13	7	EA		5036524		INTEGRATED CIRCUIT DIGITAL	TTL	3404	*	FF	LATO	CH 6	BT		1
14	2	EA		W4800005	-00	OPOELECTRONIC COUPLER	PLAST:	IC							A
15	1	EA		W4900348	-00	INTEGRATED CIRCUIT, DIGITAL	CMOS	6402		UAR	T				A
16	1	EA		W4900182	-00	INTEGRATED CIRCUIT, DIGITAL	TTLS	745113		FF	DUAL	_ JK	ET	Ì	A
17	1	EA	1	3008182	-00	INTEGRATED CIRCUIT	TIL	7402	*	GT	NOR	21N			I
19	4	EA	I	2899587	-00	INTEGRATED CIRCUIT DIGITAL	TTL	74175	*	FF	0 41	JAD			A
21	16	EA		W4900176	-00	INTEGRATED CIRCUIT, DIGITAL	TTL	75122		LN	RECE	IVE	R		A
55	2	EA		W4900175	-00	INTEGRATED CIRCUIT, DIGITAL	TTL	82862		981	PAF	TY	GEN		A
23	11	EA	I	9001407	-01	INTEGRATED CIRCUIT DIGITAL	TTL DI	EC BIN	1 ()F 8	,		вт	0	I
25	12	EA	ı	5036515	-00	INTEGRATED CIRCUIT	TTLH	74H00) 21	N		1
26	10	EA	ı	2899571		INTEGRATED CIRCUIT DIGITAL	TTLS	74800) 51			A
27	6	EA	ı	3013354	-00	INTEGRATED CIRCUIT	TTLH	74H01				51			I
28	7	EA	ı	2899412		INTEGRATED CIRCUIT LINEAR	TTL	7403				51			A
30	4	EA		6558675		INTEGRATED CIRCUIT	, , .	,		• ,	77.7.		•		A
34	9	EA	1	2899573		INTEGRATED CIRCUIT DIGITAL	TTLH	74H11	•	GT	AND	3IN			I
35	ı i	EA	1	3008089		INTEGRATED CIRCUIT	TTL	7413				41			
36	1	EA		3008187		INTEGRATED CIRCUIT	TTL	7420				41			
37	8	EA	1 1	3013355		INTEGRATED CIRCUIT-IC192	TTLH	74H21				41N			I
38	1	EA		3013468		INTEGRATED CIRCUIT - IC204		74H30				81			1 1
39	34 I	EA		W4900128											I
42	3	EA		w4900093		INTEGRATED CIRCUIT, DIGITAL	TTL	7438		WUA	u Cl	IN N	ANU		I
43	اه	1				INTEGRATED CIRCUIT, DIGITAL	TTLH				A -1				A
4.3	1	EA	4	5036519	-00	INTEGRATED CIRCUIT DIGITAL	S' 5M;	TOE SIND	UT	AND	/OR	INV	ERT		1

STEEL (

UNIVAC PARTS

J , W

81/01/06

ISSUE DATE

ж 777

CONTROL

PL 000 NO. W4400619

8 13

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

PC ASSEMBLY - OPTION 80 0M357

C ADC PCD COMM CODE CA U/M ST TYPE

		_	1	PART OR IDENT	NO.			-+	-	
FIND NO.	QUANTITY REQUIRED	U/M	PCC	DOCUMENT NO.	DASH	EIR AND PART DESC	RIPTION INFORMATION	E	СС	ST
44	1	EA	1	9004329	-01	INTEGRATED CIRCUIT DIGITAL	TTL GT 2=2=3 AUXI	q)	I
46	10	EA	1	3008194	-00	INTEGRATED CIRCUIT	TTL 7474 * FF D DUAL			1
47	11	EA	1	5036157	-00	INTEGRATED CIRCUIT DIGITAL	DUAL D TYPE EDGE TRIG. F=F		-	A
48	2 ¦	EA	I	3008195	-00	INTEGRATED CIRCUIT	TTL 7475 * REG LATCH 481			1
49	4 i	EA	1	3006204	-00	INTEGRATED CIRCUIT - ICT	TTL 7493 * CNTR 48T			I
50	6	EA	I	9004321	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT	ď) :	1
51	2 ¦	EA	I	3007952	-00	INTEGRATED CIRCUIT	TTL 74123 * MVB DUAL RGT			I
52	1	EA	I	4915632	-00	INTEGRATED CIRCUIT	TTL 74150 MLPX 1 OF 16			1
53	8	EA		2899585	-00	INTEGRATED CIRCUIT DIGITAL	TTL 74170 * REG FILE 4X4		1	A
54	3	EA	1	3007845	-00	INTEGRATED CIRCUIT	TTL 74193 * CNTR 4BT U/D		;	I
55	6	EA		2510193	-00	INTEGRATED CIRCUIT, DIGITAL				I
56	2!	EA	I	3008031	-00	INTEGRATED CIRCUIT	TTL 74122 * MVB RGT W/C			I
57	3	EA		W4900010	-00	INTEGRATED CIRCUIT, DIGITAL	DTL 844 * GT ZIN NAND			A
58	16	EA	I	5036505	-00	INTEGRATED CIRCUIT	TTLH 74H08 * GT AND 2IN			1
59	3	EA	1	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3003 * GT OR 21N			I
60	3	EA	1	2899586	-00	INTEGRATED CIRCUIT DIGITAL	TTL 74174 * FF HEX D			A
61	2	EA		w8001000	-04	DELAY LINE	30.00NSEC TD 3TERM 390 OHM			A
	1			HEF DES	(1)	DL1,DL2,				
63	18	EA		W6502500	362	RES,FXD,COMPOSITION,1/4W,5%	3600 0HMS			A
	1			REF DES	(1)	R1=R18,				
64	4	EA		W6502500	121	RES, FXD, COMPOSITION, 1/4W, 5%	120 OHMS			A
	1			REF DES	(1)	R19=R21,R86,				
67	4	EA		W7100004	101	CAPACITUR, FIXED, CERAMIC DIEL	1.0 UF +80%, =20%		1	A
	1			KEF DES	(1)	C1,C2,C8,C9,				
68	5 ¦	EA		W6502500	123	RES, FXD, COMPOSITION, 1/4W, 5%	12K			A

asing \$ in the same \$ orgin general		IAC P	ARTS MFG CODE	ISSUE DATE CONTROL DOC NO. AC	SHEET	
	RY UNIVAC IS A DIVISION (OF SPERRY CO		81/01/06 W 777 PL W4400619 8	14	
PC AS	SEMBLY - OF	PTION H	ID DM357	PCC ADC PCD COMM CODE CA U/M ST TYPE SIZE C	CLASS	
FIND NO.	QUANTITY REQUIRED	U/M PCC	PART OR IDENT NO. DOCUMENT NO. DASI	EIR AND PART DESCRIPTION INFORMATION	ECC ST	r Cı
	i		REF DES (1	R31,R56,		
69	30 !	EA	W6502500 471	RES.FXD, COMPOSITION, 1/4W, 5% 470 OHMS	A	
	i		REF DES (1	R22,R23,R34,R27-R30, (2) R39,R62,R63-R81,R57,		
	i I		REF DES (3	R58,		
72	1 j	EA	W6502500 182	RES, FXD, COMPOSITION, 1/4W, 5% 1800 OHMS	A	
	!		REF DES (1	R37,		
73	24	EA	W6502500 102	RES, FXD, COMPOSITION, 1/4W, 5% 1000 DHMS	A	
	i		REF DESIC 1	R24,R33,R35,R36,R38, (2) R41,R43,R45,R47,R48,		
	į		REF DES (3	R60, K61, R87=R90, R83, (4) R95=R101,		
74	1	EA	W6502500 303	RES, FXD, COMPUSITION, 1/4W, 5% 30K	A	
			REF DESIC 1	R42,		
75	1 !	EA	W6502500 223	RES, FXD, COMPOSITION, 1/4W, 5% 22K	A	
	1		REF DES (1	R44,		
76	1	EA	W6502500 203	RES, FXD, COMPOSITION, 1/4W, 5% 20K	A	
	1		REF DES (1) R46,		
77	2	EA	W6502500 151	RES, FXD, COMPOSITION, 1/4W, 5% 150 OHMS	A	
	į		REF DES (1	R32,R49,		
78	1	EA	W6502500 513	RES, FXU, COMPOSITION, 1/4W, 5X 51K	A	
	1		REF DES (1	R50,		
79	1	EA	W6502500 512	RES, FXD, COMPOSITION, 1/4W, 5% 5100 OHMS	A	
	i i		REF DESIC 1			
80	2	EA	W6502010 202	RESISTOR, FIXED, COMPOSITION 2 K 5% 2W	A	
			REF DES (1			
81	1	EA	•	RESISTOR, FIXED, COMPOSITION 470 OHMS 5% 1W	A	
	İ		REF DES (1			
	-		i			1

81/01/06 W 777 PCC ADC PCD COMM CODE

CONTROL

ISSUE DATE

DOC NO. PL w4400619

15 CLASS

SHEET

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

O NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART DESCRIPTION INFORMATION	ECC S	ST
82	1	EA		W6501010	101	RESISTUR, FIXED, COMPOSITION 100 OHMS 5% 1W	A	_
	į			REF DES	(1)	R52,		
84	2	EA		W6502500	ı	RES,FXD,COMPOSITION,1/4W,5% 390 OHMS	A	ı
	!			REF DES	(1)	R59, R82,		
85	1 1	EA	c	4916657	:	CAP FXD CER DIEL 50V +80 = 20% 100K PF	A	ı
	1			REF DES	(1)	C4,		
86	1	EA		w7100352		CAPACITOR, FIXED, TANT DIEL 35V 10% 150 PF	A	ı
	1			REF DES	ł			
87	1	EA		M6901500	221	CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF	A	ı
	; ;			REF DES	(1)	C5,		
88	1 1	EA		W6901500	151	CAPACITOR, FIXED, MICA DIEL 500V 5% 150 PF	A	ı
1	l			REF DES	(1)	C6,		
89	1 1	EA		W6901500	330	CAPACITOR, FIXED, MICA DIEL 500V 5% 33 PF		ļ
	1			REF DES	(1)	C7,		
90	65	EA		6630012	-05	CAPACITUR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,=20%	A	i
	1				,	C12,C15,C16,C19,C21, (2) C23,C25=C27,C29,C31,		
	į				•	C32,C34-C36,C40,C43- (4) C45,C47,C49,C51,C53,		
	1			REF DES	(5)	C55,C57,C59,C63,C64, (6) C66,C67,C70,C71,C75-		
İ	ł i			REF DES	(7)	C80,C83=C85,C87,C91= (8) C93,C95,C98,C101=		
	į			REF DES	(9)	C104,C106,C109=C111, (10) C113,C114,C116,C117,		
	1			REF DES	(11)	C119,C122,C124=C126, (12) C128,		
92	2 ¦	EA		W7701017	-00	SEMICONDUCTOR DEVICE, DIODE 200MA	A	i
				REF DES	(1)	CR1,CR2,		
93	2	EA		2899056	-00	SEMICONDUCTOR DEVICE DIODE SILICON POWER 1N4003	A	j.
Ì				REF DES	(1)	CR3.CH4.		

MAINIE GILL HUSE EEU SPERTY & LINIVAC PARTS MFG CODE ISSUF DATE CONTROL DOC NO. J,W PL 81/01/06 w 777 W4400619 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE PCC ADC PCD COMM CODE PC ASSEMBLY - OPTION BD DM357 EA PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. 1! 94 EA M7600019 -00 TRANSISTOR PNP VCBO 150V 5.6MW BETAZO REF DES (1) Q1. 96 5 . EA 44800007 I=00 RESISTOR NETWORK, FIXED 28ELEMT1.5 W 2% 200AND 300 51 5036504 -00 100 EA 1 INTEGRATED CIRCUIT DIGITAL TTLS 74804 * GT HEX INVERT 101 241 EA 3007755 -00 INTEGRATED CIRCUIT TTLH 74H04 * GT HEX INVERT 3008186 -00 102 EA INTEGRATED CIRCUIT TTL 7410 * GT NAND 3IN 61 103 5036146 -00 EA I TILS 74874 INTEGRATED CIRCUIT DIGITAL * FF DUAL D 104 2 ! EAL 90046331-01 TILS 748112 * FF DUAL JK INTEGRATED CIRCUIT DIGITAL M5800062 -09 108 2671 EA CUNTACT ELECTRICAL, WIRE WARP PLATING, GOLD 109 21 EA ₩5700295 1-00 CONN, PRINTED CIRCUIT, ELEC SLDR MTD 40 F1XED PINS REF DESI(1) J7A, J78, 110 1 EA W5700296 -00 CONNECTOR, RECTANGULAR, ELEC 9 FIXED SOCKETS RECP

CLIP, RETAINING

REF DES (1) J8,

W2600038 -00

76

EA

113

16

CLASS

ECC ST CHG

SIZE

.006 THK, BERYLLIUM COPPER

114 1 . EA W7800108 |-00 SWITCH, TOGGLE, LEVER 2 PUSITION REF DES (1) S1, 115 1 EA W5800189 -00 CONNECTOR, COAXIAL, ELECTRICAL 1000 VOLTS, 50 OHMS REF DES (1) TP1. 2 | EA 116 M5700296 1-02 CONNECTOR, RECTANGULAR, ELEC BRACKET 119 W5400001 124 ARI IN INSULATION SLEEVING, ELEC SIZE 24 BLACK .022 ID 120 EA W2100062 |-01 SCREW, MACH, PAN HEAD STL PASS XREC 2-56 .180 W2202560 -01 WASHER, FLAT 121 EA SST PASS, 025THK . 089ID . 219UD 155 W2202561 -02 WASHER, LOCK, FLAT 2 1 EA NO. 2 126 M6502500 103 1 EΑ RES, FXD, COMPOSITION, 1/4W, 5% 10K KEF DES (1) | H91. UD1-1517B

ISSUE DATE CONTROL W 777 81/01/06 ADC PCD COMM CODE

DOC NO. PL W4400619 SHEET 17 CLASS

PC ASSEMBLY - UPTION BD DM357

	,			_					İ	_
FIND NO.	QUANTITY REQU	UIRED	U/M	PCC	PART OR IDENT		EIR AND PART DES	SCRIPTION INFORMATION	EC	cc
			 	-	DOCUMENT NO.	DASH			╀	_
127	1	l I	EA		W6501010	331	RESISTOR, FIXED, COMPOSITION	330 OHMS 5% 1W		
		! 			HEF DES	(C 1)	R94,			
134	1		EA		₩4900169	-01	INTEGRATED CIRCUIT, DIGITAL	TTLS 74874 * FF D SELECTED		
135	1	! 	EA		W8600053	-02	LABEL, IDENTIFICATION	TTY CRT 700 RED LTR WHT BKGD		
136	AR	l	IN		W5300333	90	WIRE, ELEC	30SLD 300V PVD WHT		
****	*****	***		*	*****	***	SEE TABULATION ON DRAWING	VAR DATA PART - 03 *******		
2	4	i i	EA	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74810 * GT NAND 3IN		
3	9	 	EA	I	5036506	-00	INTEGRATED CIRCUIT	TTLS 74811 * GT AND 3IN		
4	3	 	EA	I	2892079	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74820 * GT NAND 4IN		
þ	2	 	EA	1	2892081	-u0	INTEGRATED CIRCUIT DIGITAL	TILS 74864 * GT ADI		
8	8	1	EA	1	9004323	-01	INTEGRATED CIRCUIT DIGITAL	TTL FF 2 JK ET BT	0	j
9	3	j	EA		W4900171	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 748114 FF JK DUAL ET		
12	1	ı İ	EA		W4900151	-00	INTEGRATED CIRCUIT, DIGITAL	TTL 93H72 REG SHF 4HT		
13	7	 	EA		5036524	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3404 * FF LATCH 6BT		
14	5		EA		W4800005	-00	OPUELECTRONIC COUPLER	PLASTIC		
15	1	 	EA		W4900348	-00	INTEGRATED CIRCUIT, DIGITAL	CMUS 6402 UART		
16	1		EA		w4900182	-00	INTEGRATED CIRCUIT, DIGITAL	TTLS 748113 FF DUAL JK ET		
17	1) 	EA	1	3008182	-00	INTEGRATED CIRCUIT	TTL 7402 * GT NOR 2IN		
21	16	 	EA		w4900176	-00	INTEGRATED CIRCUIT, DIGITAL	TTL 75122 LN RECEIVER		
55	5	!	EA		W4900175	-00	INTEGRATED CIRCUIT, DIGITAL	TTL 82862 9BT PARTY GEN		
23	1	! 	EA	1	9001407	-01	INTEGRATED CIRCUIT DIGITAL	TTL DEC BIN 1 OF 8	0)
25	12	 	EA	1	5036515	-00	INTEGRATED CIRCUIT	TTLH 74H00 * GT NAND ZIN		
26	9	 	EA	1	2899571	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74800 # GT NAND 2IN		
27	6		EA	1	3013354	-00	INTEGRATED CIRCUIT	TTLH 74H01 * GT NAND 2IN		
28	1	 	EA	1	2899412	-00	INTEGRATED CIRCUIT LINEAR	TTL 7403 * GT NAND 21N		

V4.00.00

SPERA'	Y UNIVAC IS A DIVISION (OF SPERF	AY COI	RPORATION			1000	01/	VO	W	777			., ., ., .,	0061	'	8	18
	SEMBLY - O	110	N 8	D DM357			PCC	ADC	PCD	сомм со	DE		CA	U/M S	A TY	PE SIZE	1	ASS
ND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT NO.			EIR A	AND PAR	T DESCI	RIPTION INFO	ORMATION						EC	c s
7.	4	-	H	DOCUMENT NO. DA									r				-	+
30	1	EA		6558675 -0												-		^
34	8	EA	1 1	2899573 -0	l i		DIGIT	AL		TTLH	74H				ND 3			I
35	11	EA	1	30080891-0		•				TTL	741		*	GT N	AND	4 I N		I
36	1	EA	1 1	3008187 -0	ŀ	CIRCUIT				TTL	742	0	*	GT N	AND	4 I N		1
37	7 !	EA	I	3013355 -0		CIRCUIT-	IC192	?		TTLH	74H	21	*	GT A	ND 4	IN		I
38	1	EA		3013468 -0) INTEGRATED	CIRCUIT	- ICS	04		TTLH	74H	30	*	GT N	AND	BIN		I
39	33	EA		W4900128 -0	INTEGRATED	CIRCUIT,	DIGI	TAL		TTL	743	8	ı	GUAD	SIN	NAND		1
42	3	EA		W49000931=0	INTEGRATED	CIRCUIT,	DIGI	TAL		TTLH	74H	50						1
44	1	EA	I	9004329 -0	I INTEGRATED	CIRCUIT	DIGIT	AL		TTL (3T .	2 - 2-	-2-3	AGX	I		0	1
46	10 j	EA	I	3008194 -0	INTEGRATED	CIRCUIT				TTL	747	4	*	FF D	DUA	L		1
47	7	EA	I	5036157 =0) INTEGRATED	CIRCUIT	DIGIT	AL		DUAL	D TY	PE E	DGE	TRI	G. F	-F		1
48	2	EA	1	3008195 -0	INTEGRATED	CIRCUIT				TTL	747	5	*	REG I	LATC	H 48T		1
49	4	EA	I	3006204 -0	INTEGRATED	CIRCUIT	- IC7	,		TTL	749	3	*	CNTR	48T			1
50	6 !	EA	1	9004321 -0	INTEGRATED	CIRCUIT	DIGIT	AL		TTL F	FF :	2 JK	ET			ВТ	0	1
51	2 ¦	EA	1	3007952 -0	INTEGRATED	CIRCUIT				TTL	741	23	*	MVB (DUAL	RGT		1
54	3	EA	1	3007845 -0	INTEGRATED	CIRCUIT				TTL	741	93	*	CNTR	4 8 T	U/O		1
55	6	EA		2510193 -0	INTEGRATED	CIRCUIT,	DIGIT	AL										1
56	5 ¦	EA	1	3008031 =0	INTEGRATED	CIRCUIT				TTL	741	2 2	*	MVB (RGT	W/C		J
57	3 !	EA	1	W4900010 -0	INTEGRATED	CIRCUIT,	DIGI	TAL		DTL	844		*	GT 21	IN N	AND		
58	15	EA	I	5036505 -0	1					TTLH	74H	08	* (GT AN	4D 2:	IN		1
59	3	EA	1	50365221-0	INTEGRATED	CIRCUIT	DIGIT	AL		TTL	300			GT OF			.	1
60	3	EA	1	2899586 -0						TTL	741			FF H				
61	2	EA		W8001000 -0	1						ONSE					0 OHM		
	1			REF DES (1						- w : v 547 54. 1	. 19			J , ,	w w/107'		
63	18	EA		W6502500 36		MPOSTTTON	. 1 //1 ਘ	. 5 4		3600	UMME							
	* -				. Incollable	OUDDITON	11/47	, , ,		2000	Uning							1

LINIVAC PARTS MFG CODE

w 777 81/01/06 ADC PCD COMM CODE

CONTROL

DOC NO. PL **W4400619**

EA

19 SIZE CLASS

ECC ST CHG

C.

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE

QUANTITY REQUIRED

41

14

1

21

1

1 1

FIND NO.

64

67

68

69

72

73

74

75

76

77

78

PC ASSEMBLY - OPTION BD DM357

U/M PCC

EA

EA

EA

EA

EA

EA

EA

EA

EA

EA

EA

20K

EIR AND PART DESCRIPTION INFORMATION

REF DES (1) R19-R21, R86,

ISSUE DATE

W7100004 101 CAPACITOR, FIXED, CERAMIC DIEL 1.0 UF +80%, -20%

REF DES (1) C1,C2,C8,C9, W6502500 123 RES, FXD, COMPOSITION, 1/4W, 5% 12K

W6502500 121 RES, FXD, COMPOSITION, 1/4W, 5% 120 OHMS

REF DES (1) R31, R56,

REF DES (1) R1-R18,

W6502500 1471 | RES, FXU, COMPOSITION, 1/4W, 5% 470 OHMS

REF DES (1) R22,R23,R34,R27+R30, (2) R39,R57,R58,R62,R79+

REF DE8 (3) R81. R57 R58

W6502500 1182 | RES.FXD.COMPOSITION, 1/4W, 5% 1800 OHMS

REF DES (1) R37.

PART OR IDENT NO.

DOCUMENT NO.

W6502500 102 RES, FXD, COMPOSITION, 1/4W, 5% 1000 OHMS

REF DES!(1) R24,R33,R35,R36,R38, (2) R41,R43,R45,R47,R48,

REF DESI(3) R83, R87-R90, R95-R97, (4) R99-R101,

W6502500 303 | RES, FXD, COMPOSITION, 1/4W, 5% 30K

REF DES (1) R42,

w6502500 1223 | RES, FXD, COMPOSITION, 1/4W, 5% 22K

REF DES (1) R44,

w6502500 203 | RES.FXD.COMPOSITION.1/4W,5%

REF DES (1) R46.

w6502500 151 | RES, FXD, COMPOSITION, 1/4W, 5% 150 UHM8

REF DES (1) R32,R49,

w6502500 513 | RES.FXD.COMPOSITION.1/4W,5% 51K

REF DES (1) R50.

	. LILLE NU.										
to free free		AC	PA			ISSUE DATE CONTROL	DOC	NO.	AC	SHEE	:1
	RY UNIVAC IS A DIVISION OF	F SPERI	RY COR			81/01/06 W 777 P	PL	W44006	19	8 20)
PC AS	SEMBLY - OP	110	N 8	D DM357		PCC ADC PCD COMM CODE	CA	U/M ST EA A	TYPE SIZE		iS
FIND NO.	QUANTITY REQUIRED	U/M	PCC-	PART OR IDENT		EIR AND PART DESCRIPTION INFORMATION				ECC S	ST
70		-	ff	DOCUMENT NO.	DASH						_
79	1	EA			<u>'</u>	RES, FXD, COMPOSITION, 1/4W, 5% 5100 OHMS					A
	_ i			REF DES	l			_			
80	2	EA			i	RESISTOR, FIXED, COMPOSITION 2 K	5%	2 W			A
	i			REF DES	•						
81	1	EA				RESISTOR, FIXED, COMPOSITION 470 OHMS	5%	1 W			A
				REF DES	(1)	R53,					
82	1	EA		W6501010	101	RESISTOR, FIXED, COMPOSITION 100 OHMS	5%	1 W			Ą
	! 			REF DES	(1)	R52,					
84	2	EA		W6502500	391	RES, FXD, COMPOSITION, 1/4W, 5% 390 OHMS					A
	į			REF DES	(1)	R59,R82,					
85	1 ¦	EA	c	4916657	-06	CAP FXD CER DIEL 50V +80 •	20%	100K	PF		A
	1			REF DES	(1)	C4,					
86	1	EA		W7100352	154	CAPACITUR, FIXED, TANT DIEL 35V	10%	150	PF		A
	1			REF DES	•						
87	1	EA		w6901500	221	CAPACITOR, FIXED, MICA DIEL 500V	5%	220	PF		A
	1			PEF DES							
88	1	EA		,	•	CAPACITOR, FIXED, MICA DIEL 500V	5%	150	PF		A
	 			REF DES	l						
89	1 j	EA				CAPACITOR, FIXED, MICA DIEL 500V	5%	33	PF		À

66300121-05 CAPACITUR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20%

REF DES (1) C12,C15,C16,C19,C21, (2) C23,C25-C27,C29,C31, REF DES (3) C32,C34-C36,C40,C43- (4) C45,C47,C49,C51,C53, REF DES (5) C55,C57,C59,C63,C64, (6) C66,C67,C70,C71,C75-

REF DES (7) C80, C83-C85, C87-C91- (8) C93, C95, C98, C101-

REF DES (1) C7,

UD1-1517

90

EA

JNIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. LIST PL 777 81/01/06 W4400619 21 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE ADC PCD COMM CODE CLASS TYPE PC ASSEMBLY - UPTION BD DM357 EA PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC ECC ST CHG EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. DASH REF DES (9) C104, C106, C110, C111, (10) C113, C114, C116, C117, REF DES (11) C119, C122, C124-C126, (12) C128, C109, 92 EA 21 W7701017 I=QU SEMICONDUCTOR DEVICE, DIODE REF DES (1) CR1, CR2, 93 2 1 EAD 2899056 -00 SEMICONDUCTOR DEVICE DIODE SILICON POWER 1N4003 REF DES (1) CR3, CR4, 1 1 94 EA W7600019 -00 TRANSISTUR PNP VCBO 150V 5.6MW BETA20 REF DES (1) Q1 W4800007 =00 RESISTOR NETWORK, FIXED 96 5 1 EA 28ELEMT1.5 W 2% 200AND 300 100 5 1 EA 1 5036504 1-00 INTEGRATED CIRCUIT DIGITAL TTLS 74804 * GT HEX INVERT 23 101 3007755 -00 INTEGRATED CIRCUIT EAI TTLH 74H04 * GT HEX INVERT 3008186 -00 102 1 EAI INTEGRATED CIRCUIT TTL 7410 * GT NAND 3IN 103 EAI 5036146 -00 INTEGRATED CIRCUIT DIGITAL TTLS 74874 * FF DUAL D 104 2 | 9004633 -01 INTEGRATED CIRCUIT DIGITAL EAI TILS 748112 * FF DUAL JK 108 259 W5800062 1-09 CONTACT ELECTRICAL, WIRE WARP EA PLATING, GOLD W5700295 -00 CONN, PRINTED CIRCUIT, ELEC 109 EA SLDR MTD 40 FIXED PINS REF DES (1) J7A, J7B, 110 EA CONNECTOR, RECTANGULAR, ELEC W5700296 -00 1 1 9 FIXED SOCKETS RECP REF DES | (1) | J8, 113 47 1 EA W2600038 -00 CLIP, RETAINING .006 THK, BERYLLIUM CUPPER 114 EA w7800108 1-00 SWITCH, TOGGLE, LEVER 2 POSITION REF DES (1) | S1, 115 EA W5800189 -00 CUNNECTOR, CUAXIAL, ELECTRICAL 1000 VOLTS, 50 OHMS 1 | REF DES (1) TP1, W5700296 |-02 116 5 EA CONNECTOR, RECTANGULAR, ELEC

alo bela		VIV	7	P	ARTS MFG CODE		ISSUE DATE		CONTROL		DOC NO.		AC	SH	EET
	RY UNIVAC IS A DIVIS	SION OF	SPERA	Y CO	LIGI		81/01/0	16	w 777	PL	w 4 4	100619	8	2	55
PC AS	SEMBLY .	UP.	101	4 F	1D DM357		PCC ADC	PCD	COMM CODE		CA U/M	ST TYPE		CL	ASS
IND NO.	QUANTITY REQU	IRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART	DESCRI	IPTION INFORMATION			<u> </u>		ECC	ST
119	AR		IN		W5400001	124	INSULATION SLEEVING, ELEC	,	SIZE 24 E	LACK	,022	D			A
120	2		EA		W2100062	-01	SCREW, MACH, PAN HEAD	}	SIL PASS	XREC	2.	-56 .	180		A
121	2 ¦		EA		W2202560	-01	WASHER, FLAT	;	SST PASS	025T	HK .089	910 .2:	1900		A
122	2		EA		w2202561	-02	WASHER, LOCK, FLAT	1	NO. 2						A
126	1		EA		W6502500	103	RES, FXD, COMPOSITION, 1/4W, 5X		1 U K						A
	1				REF DES	(1)	R91,								
127	1 1		EA		w6501010	331	RESISTOR, FIXED, COMPOSITION	١ :	330 OHM\$	5%	1 W				A
	i 1				REF DES	i (1)	R94,								
131	AR		IN		W5300003	-06	WIHE, ELECTRICAL	i	20 AWG						A
134	1		EA		w4900169	-01	INTEGRATED CIRCUIT, DIGITAL		TTLS 745	74	* FF (SELE	CTED		I
135	1		EA		W8600053	-02	LABEL, IDENTIFICATION		TTY CRT	700	REU LT	R WHT (BKGD	j	A
136	AR		IN		w5300333	-90	WIRE, ELEC		308LD 3	800V	PVD	WHT			A
***	*****	***		*	*****	***	SEE TABULATION ON DRAWING		VAR DATA	PAR	T - 04	***	****		A
2	5		EA	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL	•	TTLS 748	110	* GT	NAND 3	IN		A
3	6		EA	1	5036506	-00	INTEGRATED CIRCUIT		TTLS 748	311	* GT	AND 31	N		A
4	1		EA	I	2892079	-00	INTEGRATED CIRCUIT DIGITAL		TTL8 748	320	* GT	NAND 4	IN		A
6	1		EA	I	2892081	-00	INTEGRATED CIRCUIT DIGITAL	•	TTLS 748	664	* GT	AOI			A
8	11		EA	I	9004323	-01	INTEGRATED CIRCUIT DIGITAL		TTL FF	2 JK	ET		81	0	I
14	2		EA		w4800005	-00	OPOELECTRONIC COUPLER	1	PLASTIC						A
15	1 i		EA		H4900348	-00	INTEGRATED CIRCUIT, DIGITAL	(CMUS 640	2	UAR	ľ			A
16	1		EA		w4900182	-00	INTEGRATED CIRCUIT, DIGITAL		TTLS 748	3113	FF I	DUAL J	K ET		A
17	1 1		EA	I	3008182		INTEGRATED CIRCUIT	•	TTL 740	2	* GT !	NOR 21	И		1
19	41		EA	I	2899587	-00	INTEGRATED CIRCUIT DIGITAL	•	TTL 741	75	* FF (DAUD C			A
22	2		EA		M4900175	-00	INTEGRATED CIRCUIT, DIGITAL	•	TTL 828	62	9 8 T	PARTY	GEN		A
53	1 1		EA	1	9001407	-01	INTEGRATED CIRCUIT DIGITAL		TTL DEC	BIN	1 OF 8		вт	0	1
						į .	***						ba.		1

MAINIA WINIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. J .W LIST PL 777 W4400619 8 81/01/06 23 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITI F COMM CODE PCC IADC PCD SIZE CLASS TYPE PC ASSEMBLY - OPTION BD DM357 EA C PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC ECC ST CHG EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. 10 25 EAI 5036515 -00 INTEGRATED CIRCUIT TILH 74H00 * GT NAND 2IN 7 1 2899571 =00 26 EAI INTEGRATED CIRCUIT DIGITAL TTLS 74500 * GT NAND 2IN 27 EALI 3013354 1-00 61 INTEGRATED CIRCUIT TTLH 74H01 * GT NAND 2IN 28 2899412 -00 EAI INTEGRATED CIRCUIT LINEAR 7403 * GT NAND 2IN TTL 30 6558675 -00 41 EA INTEGRATED CIRCUIT 34 2899573 :-00 EA 1 INTEGRATED CIRCUIT DIGITAL TTLH 74H11 * GT AND 3IN 35 3008089 =00 EAII INTEGRATED CIRCUIT 7413 TTL * GT NAND 4IN 36 1 EAL 3008187 1-00 7420 INTEGRATED CIRCUIT TTL * GT NAND 41N 3013355 -00 37 7 1 EAII 74H21 INTEGRATED CIRCUIT-IC192 TTLH * GT AND 4IN 38 EA 3013468 =00 1 1 INTEGRATED CIRCUIT - IC204 TTLH 74H30 * GT NAND BIN 39 16 W4900128 1-01 EA INTEGRATED CIRCUIT, DIGITAL TTL 7438 **GUAD ZIN NAND** 42 3 | EA W4900093 -01 INTEGRATED CIRCUIT, DIGITAL TTLH 74H50 43 5036519 -00 EAII INTEGRATED CIRCUIT DIGITAL 2, 2WIDE 2INPUT AND/OR INVERT 46 10 EAI 3008194 -00 INTEGRATED CIRCUIT TTL 7474 * FF D DUAL 47 11 5036157 i=00 EAI INTEGRATED CIRCUIT DIGITAL DUAL D TYPE EDGE TRIG. F=F

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT

INTEGRATED CIRCUIT - 1C7

INTEGRATED CIRCUIT DIGITAL

INTEGRATED CIRCUIT DIGITAL

INTEGRATED CIRCUIT, DIGITAL

INTEGRATED CIRCUIT, DIGITAL

TTL

TTL

TIL

TTL

TTL

TTL

TIL

DIL

TTL FF

7475

7493

74123

74150

74170

74193

74122

844

2 JK ET

* REG LATCH 4BT

* MVB DUAL RGT

* REG FILE 4X4

* CNTR 48T U/D

* MVB RGT W/C

* GT ZIN NAND

MLPX 1 OF 16

BT

I

* CNTR 4BT

UD1-1517B

48

49

50

51

52

53

54

55

56

57

3008195 = 00

3006204 -00

9004321 -01

3007952 1-00

4915632 -00

2899585 1-00

3007845 -00

2510193 -00

3008031 -00

W4900010 I=00

EALI

EAI

EA 1

EAI

EAI

EAI

EAII

EA

EA

EA

4

3

1 i

3 1

6 1

2

3

STATE LINIVAC PARTS MEG CODE LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06

ISSUE DATE

CONTROL DOC NO. PL w 777 **W4400619**

24

D NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO.	EIR AND PART DESCRIPTION INFORMATION	ECC
58	14	EA	1	5036505	-00	INTEGRATED CIRCUIT TTLH 74H08 * GT AND 2IN	
59	3	EA	1	5036522	-00	INTEGRATED CIRCUIT DIGITAL TTL 3003 # GT OR 21N	
61	1	EA		WB001000	-04	DELAY LINE 30.DONSEC TO 3TERM 390 OHM	
	1			REF DES	 (1)	DL1,	
63	18	EA			-	RES,FXD,COMPOSITION,1/4w,5% 3600 OHMS	ļ
	1			REF DES	ł		ļ
64	4	EA		W6502500	121	RES,FXD,COMPUSITION,1/4W,5% 120 OHMS	ļ
	i			REF DES	(1)	R19-R21, R86,	
67	4	EA		W7100004	101	CAPACITOR, FIXED, CERAMIC DIEL 1.0 UF +80%, -20%	
	1				•	C1,C2,C8,C9,	
68	2	EA		W6502500	123	RES,FXD,COMPOSITION,1/4W,5% 12K	
	i			REF DES	(1)	R31,R56,	
69	28	EA		W6502500	471	RES,FXD,COMPOSITION,1/4W,5% 470 OHMS	
	!			REF DES	(1)	R22,R23,R27=R30,R34, (2) R39,R62,R75=R78,R80,	
	† 			REF DES	(3)	R57,R58,R63=R74,	ł
72	1	EA		W6502500	182	RES,FXD,COMPOSITION,1/4W,5% 1800 OHMS	Í
j	İ			REF DES	(1)	R37,	
73	23	EA		W6502500	102	RES, FXD, COMPOSITION, 1/4W, 5% 1000 OHMS	
	1			REF DES	(1)	R24,R33,R35,R36,R38, (2) R41,R43,R45,R47,R48,	
	ì			REF DES	(3)	R60,R61,R83,R87=R90, (4) R95,R96,R98=R101,	
74	1	EA		W6502500	303	RES,FXD,COMPOSITION,1/4W,5% 30K	
1	!			REF DES	(1)	R42,	
75	1 j	EA		W6502500		RES, FXD, COMPOSITION, 1/4W, 5% 22K	
				REF DES	(1)	R44,	
76	1	EA		W6502500	1203	RES,FXD,CUMPOSITION,1/4W,5% 20K	

UNIVAC PARTS MFG CODE LIST J , W

81/01/06

ISSUE DATE

W 777

CONTROL

PL W4400619

DOC NO.

SHEET 25

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

TITLE PC ASSEMBLY - OPTION BD DM357 PCC ADC PCD COMM CODE CLASS EA C

FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT NO. DOCUMENT NO. DASH	EIR AND PART DES	CRIPTION INFORMATION				ECC	ST	СН
				REF DES (1)	806.		r				1	r
77	2	EA		•		150 OHMS						
* `	- 1			REF DESIG 1)		13						
78	1	EA		. .	RES, FXD, COMPUSITION, 1/4W, 5%	51K					A	
	1			REF DES (1)		•						
79	1	EA			RES, FXD, COMPOSITION, 1/4W, 5%	5100 OHMS					A	
				REF DES (1)								
80	2	EA		MP2050101505	RESISTOR, FIXED, COMPOSITION	2 K	5%	2 W			A	
				REF DES (1)	R51,R55,							
81	1	EA		W6501010-471	RESISTOR, FIXED, COMPOSITION	470 OHMS	5%	1 W			A	
				HEF DES (1)	R53,							
82	1	EA		w6501010 101	RESISTOR, FIXED, COMPOSITION	100 OHMS	5%	1 W			A	l
	1			REF DES (1)	R52,		•					
84	1	EA		W6502500 391	RES, FXD, COMPOSITION, 1/4w, 5%	390 OHMS					A	
				REF DES (1)	R59,							
85	1	EA	C	4916657 -06	CAP FXD CER DIEL	50V +80	- 20%	100K	PF		A	
				REF DES (1)								
86	1	EA			CAPACITOR, FIXED, TANT DIEL	3 5 v	10%	150	PF		A	
				REF DES (1)		•						
87	1	EA			CAPACITUR, FIXED, MICA DIEL	500V	5%	220	PF		A	
				REF DES (1)								
88	1	EA			CAPACITOR, FIXED, MICA DIEL	500V	5%	150	PF		A	
	. 1			REF DES (1)	1		•					
89	1	EA		i	CAPACITUR, FIXED, MICA DIEL	500V	5%	33	PF	1.	A	
				REF DES (1)	C7,							İ
UD1-1517B		1			<u> </u>						\perp	L

	. UTULL Tirk & LIN				ARTS MFG CODE	<u> </u>	ISSUE DATE CONTROL DOC NO AC	181	HEET
	RY UNIVAC IS A DIVI				LIST J , W		81/01/06 W 777 PL W4400619 8		26
E	SEMBLY -					<u> </u>	PCC ADC PCD COMM CODE CA U/M ST TYPE SIZE E A A M C	1	LASS
			-	1 1		NG.			_
ND NO.	QUANTITY REQU	JIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	DASH	EIR AND PART DESCRIPTION INFORMATION	ECC	C ST
90	65		EA		6630012	-05	CAPACITUR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,=20%		A
	!				REF DES	(1)	C12,C15,C16,C19,C21, (2) C23,C25=C27,C29,C31,		
	' 				REF DES	(3)	C32,C34=C36,C40,C43= (4) C45,C47,C49,C51,C53,		
	j	1			REF DES	(5)	C55,C57,C59,C63,C64, (6) C66,C67,C70,C71,C75=		
	i	, 			REF DES	(7)	C80,C83-C85,C87,C91- (8) C93,C95,C98,C101-		l
	 	 			REF DES	(9)	C104,C106,C109,C110, (10) C111,C113,C114,C116,		
	1	 			REF DES	(11)	C117,C119,C122,C124= (12) C126,C128,		
92	2	ļ	EA		W7701017	-00	SEMICONDUCTOR DEVICE, DIODE 200MA		A
	į				REF DES	(1)	CR1,CR2,		
93	2		EA	D	2899056	-00	SEMICONDUCTOR DEVICE DIODE SILICON POWER 1N4003		A
	 				REF DES	(1)	CR3,CR4,		
94	1 !		EA		W7600019	-00	TRANSISTOR PNP VCBO 150V 5.6MW BETAZO		A
1	ļ				REF DES	(1)	uı,		
96	1		EA		W4800007	-40	RESISTOR NETWORK, FIXED 28ELEMT1.5 W 2% 200AND 300		A
100	4		EA	1	5036504	-00	INTEGRATED CIRCUIT DIGITAL TILS 74804 * GT HEX INVERT		A
101	20	ļ	EA	I	3007755	-00	INTEGRATED CIRCUIT TILH 74H04 * GT HEX INVERT		I
102	2		EA	I	3008186	-00	INTEGRATED CIRCUIT TTL 7410 * GT NAND 3IN		I
103	3		EA	1	5036146	-00	INTEGRATED CIRCUIT DIGITAL TILS 74874 * FF DUAL D		A
104	1 1		EA	1	9004633	-01	INTEGRATED CIRCUIT DIGITAL TILS 748112 * FF DUAL JK		A
108	250 j		EA		W5800062	a()9	CONTACT ELECTRICAL, WIRE WARP PLATING, GOLD		A
110	1 1		EA		H5700296	-00	CONNECTOR, RECTANGULAR, ELEC 9 FIXED SOCKETS RECP		A
					REF DES	(1)	JB,		
113	71		EA		M2600038	-00	CLIP, RETAINING .006 THK, BERYLLIUM COPPER		A
114	1		EA		47800108	-00	SWITCH, TOGGLE, LEVER 2 POSITION		A
	1				REF DES	(1)	51,		
- 1	198		i			1			1

MAINI, U. E. NU. I. C. W. I. I. C. W. I. C. W. I. C. W. I. C. W. I. C. W. I. C. W. I. C. W. I

TITLE

UD1-1517B

PCC ADC PCD COMM CODE CA U/M ST TYPE SIZE CLASS

NEF DES 1 TP1,	PC AS	SSEMBLY - 0	PTIU	N F	1D DM357		PCC ADC PCD COMM CODE CA U/M ST TYPE SIZE C	CLA A	
REF DES (1) TP1, 116 2 EA	FIND NO.	QUANTITY REQUIRED	U/M	PCC			EIR AND PART DESCRIPTION INFORMATION	CC	s
116	115	1	EA		"		1		A
119 AR IN						1			
120			1		·	1			A
121 2 EA	·	AR	1		_		1		A
122			EA		MS100065	-01	SCREW, MACH, PAN HEAD STL PASS XREC 2-56 .180		A
126	121	2	EA		W2202560	-01	WASHER, FLAT SST PASS.025THK .089ID .2190D		A
REF DES (1) R91, 127 1 EA	122	2	EA		W2202561	-02	WASHER, LOCK, FLAT NO. 2		A
127	126	1	EA		W6502500	103	RES, FXD, COMPOSITION, 1/4W, 5% 10K		A
REF DES (1) R94,					REF DES	(1)	R91,		
130	127	1	EA		W6501010	331	RESISTOR, FIXED, COMPOSITION 330 OHMS 5% 1W		A
134					REF DES	(1)	R94,		
136 AR IN	130	1 !	EA		W0101653	-00	OPTION BD - MOD KIT		1
***** *** *** *** *** *** *** *** ***	134	1	EA		W4900169	-01	INTEGRATED CIRCUIT, DIGITAL TILS 74874 * FF D SELECTED		1
2 4 EA I 5036516 -00 INTEGRATED CIRCUIT DIGITAL TILS 74810 * GT NAND 3IN 3 10 EA I 5036506 -00 INTEGRATED CIRCUIT TILS 74811 * GT AND 3IN 4 3 EA I 2892079 -00 INTEGRATED CIRCUIT DIGITAL TILS 74820 * GT NAND 4IN 6 2 EA I 2892081 -00 INTEGRATED CIRCUIT DIGITAL TILS 74864 * GT AUI 8 13 EA I 9004323 -01 INTEGRATED CIRCUIT DIGITAL TILFF 2 JK ET 8T 0 1 9 3 EA #4900171 -00 INTEGRATED CIRCUIT DIGITAL TILS 748114 FF JK DUAL ET 12 1 EA #4900151 -00 INTEGRATED CIRCUIT, DIGITAL TIL 93H72 REG SHF 4BT 1 13 7 EA 5036524 -00 INTEGRATED CIRCUIT DIGITAL TIL 3404 * FF LATCH 6BT 1 14 2 EA #4800005 -00 UPDELECTRONIC CUUPLER PLASTIC	136	AR	IN		N5300333	-90	WIRE, ELEC 30SLD 300V PVD WHT	İ	4
10	****	*****	*	*	*****	 ***	SEE TABULATION ON DRAWING VAR DATA PART = 05 ********		A
4 3 EA 1 2892079 -00 INTEGRATED CIRCUIT DIGITAL TILS 74520 * GT NAND 4IN 6 2 EA 1 2892081 -00 INTEGRATED CIRCUIT DIGITAL TILS 74564 * GT AUI 8 13 EA 1 9004323 -01 INTEGRATED CIRCUIT DIGITAL TIL FF 2 JK ET BT 0 1 9 3 EA #4900171 -00 INTEGRATED CIRCUIT DIGITAL TILS 745114 FF JK DUAL ET 1 12 1 EA #4900151 -00 INTEGRATED CIRCUIT, DIGITAL TIL 93H72 REG SHF 4BT 1 13 7 EA 5036524 -00 INTEGRATED CIRCUIT DIGITAL TIL 3404 * FF LATCH 6HT 1 14 2 EA #4800005 -00 OPDELECTRONIC COUPLER PLASTIC	2	4	EA	1	5036516	-00	INTEGRATED CIRCUIT DIGITAL TILS 74810 + GT NAND 3IN		A
EA I 2892081 =00 INTEGRATED CIRCUIT DIGITAL TILS 74864 * GT AUI B 13 EA I 9004323 =01 INTEGRATED CIRCUIT DIGITAL TIL FF 2 JK ET BT 0 I 9 3 EA #4900171 =00 INTEGRATED CIRCUIT DIGITAL TILS 748114 FF JK DUAL ET 12 1 EA #4900151 =00 INTEGRATED CIRCUIT, DIGITAL TIL 93H72 REG SHF 4BT 13 7 EA 5036524 =00 INTEGRATED CIRCUIT DIGITAL TIL 3404 * FF LATCH 6BT 14 2 EA #4800005 =00 OPDELECTRONIC COUPLER PLASTIC	3	10	EA	1	5036506	-00	INTEGRATED CIRCUIT TILS 74811 * GT AND 3IN		A
B 13 EA I 9004323 = 01 INTEGRATED CIRCUIT DIGITAL TIL FF 2 JK ET BT 0 J 9 3 EA W4900171 = 00 INTEGRATED CIRCUIT DIGITAL TILS 748114 FF JK DUAL ET 12 1 EA W4900151 = 00 INTEGRATED CIRCUIT, DIGITAL TIL 93H72 REG SHF 4BT 13 7 EA 5036524 = 00 INTEGRATED CIRCUIT DIGITAL TIL 3404 # FF LATCH 6BT 14 2 EA W4800005 = 00 OPDELECTRONIC COUPLER PLASTIC	4	3	EA	1	2892079	-00	INTEGRATED CIRCUIT DIGITAL TILS 74520 * GT NAND 41N		A
9 3 EA W4900171 =00 INTEGRATED CIRCUIT DIGITAL TILS 748114 FF JK DUAL ET A 12 1 EA W4900151 =00 INTEGRATED CIRCUIT, DIGITAL TIL 93H72 REG SHF 4BT 13 7 EA 5036524 =00 INTEGRATED CIRCUIT DIGITAL TIL 3404 # FF LATCH 6BT 14 2 EA W4800005 =00 OPDELECTRONIC COUPLER PLASTIC	6	2 !	EA	1	2892081	-00	INTEGRATED CIRCUIT DIGITAL TILS 74864 * GT AUI		A
12 1 EA W4900151 = 00 INTEGRATED CIRCUIT, DIGITAL TIL 93H72 REG SHF 4BT A 13 7 EA 5036524 = 00 INTEGRATED CIRCUIT DIGITAL TIL 3404 # FF LATCH 6BT I 14 2 EA W4800005 = 00 OPDELECTRONIC COUPLER PLASTIC	8	13	EA	1	9004323	-01	INTEGRATED CIRCUIT DIGITAL TIL FF 2 JK ET BT 0	,	I
12 1 EA W4900151 = 00 INTEGRATED CIRCUIT, DIGITAL TIL 93H72 REG SHF 4BT 13 7 EA 5036524 = 00 INTEGRATED CIRCUIT DIGITAL TIL 3404 # FF LATCH 6BT 14 2 EA W4800005 = 00 OPDELECTRONIC COUPLER PLASTIC	9	3	EA		W4900171	-00			A
7 EA 5036524 = 00 INTEGRATED CIRCUIT DIGITAL TTL 3404 # FF LATCH 6BT 14 2 EA W4800005 = 00 OPDELECTRONIC COUPLER PLASTIC	12	1	EA		w4900151	1			A
14 2 EA W4800005 -00 OPDELECTRONIC COUPLER PLASTIC	13	7	EA		5036524			- 1	I
	14	2	EA		M4800005	!		- 1	
	15	1	EA		W4900346	1	INTEGRATED CIRCUIT, DIGITAL CHOS 6402 UART	ľ	

	e CIULL NO			4 D. C.	, , , , , , , , , , , , , , , , , , ,														
SPERI	RY UNIVAC IS A DIVISION			ARTS MFG CODE LIST J , W		ISSUE		1/06	CONTROL 7	77	PL	DOC		4006	19	AC 8		28	
TITLE	ISEMBLY . ()					PCC		DC PCD	COMM COD		L	CA	U/M E A	ST	TYPE M	SIZE		ASS	
FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT NO. DOCUMENT NO. DAS		EIR A	AND I	PART DESC	RIPTION INFOR	RMATION	ı					1	ECC	ST	СН
16	1	EA		M4900182 -00	INTEGRATED CIRCUIT,	DIGI	TA	AL.	TTLS	745	5113	т	FF	DUAL	JK	ΕT	T	A	
17	1	EA	1 1	3008182 -00				-	TTL	740		*		NOR				I	
19	4	EA	1	28995871-00		1 G I T	ΓAL	_	TTL		175			D QU	-			A	
21	16	EA		w4900176 -00					TTL		22			RECE		₹		A	
22	2	EA		W4900175 -00	•				TTL		562			PAR				A	
23	1	EA	1	9001407 -01	1				TTL D			1 (OF 8	i		BT	0	I	
25	12	EA	1	5036515 -00	INTEGRATED CIRCUIT				TTLH		400			NAND	211	N		I	
26	10	EA	1	2899571 =00	INTEGRATED CIRCUIT D	IGIT	T A L	_	TTLS	748	300	*	GT	NAND	21	N		A	
27	6	EA	1	3013354 -00	1				TTLH	741	101	*	GT	NAND	210	N		I	
28	7 1	EA	1	2899412 -00		INEA	\R		TTL	740	3	*	GT	NAND	211	N		A	
30	4 [EA		6558675 -00	INTEGRATED CIRCUIT													A	
34	9	EA	I	2899573 -00	INTEGRATED CIRCUIT D	IGIT	TAL	•	TTLH	741	111	*	GT	AND	31N			1	
35	1	EA	I	3008089 -00	INTEGRATED CIRCUIT				TTL	741	13	*	GT	NAND	41	N		1	
36	1	EA	I	3008187 -00	INTEGRATED CIRCUIT				TTL	746	20	*	GT	NAND	411	N		I	
37	8	EA	I	3013355 -00	INTEGRATED CIRCUIT=I	C 1 9 2	?		TTLH	741	121	*	GT	AND	4IN			I	
38	1	EA		3013468 -00	INTEGRATED CIRCUIT .	102	204	4	TTLH	741	130	*	GT	NAND	81	N		I	
39	34	EA		W4900128 -01	INTEGRATED CIRCUIT,	DIGI	TA	AL.	TTL	743	88		GUA	D 21	N N	AND		I	
42	3	EA		H4900093 -01	INTEGRATED CIRCUIT,	DIGI	TA	AL.	TTLH	741	150							A	
43	1	EA	I	5036519 -00	INTEGRATED CIRCUIT D	IGIŢ	AL	•	2, 2W	IDÈ	SINE	PUT	AND	/OR	INV	ERT		I	
44	1	EA	I	9004329 -01	INTEGRATED CIRCUIT D	IGIŢ	AL		TTL G	T	2-2-	-2-3	S AU	XI		•	0	I	
46	10	EA	I	3008194 -00	INTEGRATED CIRCUIT				TTL	747	74	*	FF	D DU	AL			1	
47	11	EA	I	5036157 -00	INTEGRATED CIRCUIT D	IGIT	TAL	-	DUAL	0 11	PE E	DGE	. TR	IG.	F=F			A	
48	2	EA	I	3008195 -00	INTEGRATED CIRCUIT				TTL	747	75	¥	REG	LAT	CH 4	48T		1	
49	4	EA	I	3006204 -00	INTEGRATED CIRCUIT -	IC7	,		TTL	749	3	*	CNT	R 48	T			I	
50	6	EA	I	9004321 -01	INTEGRATED CIRCUIT D	IGIT	AL	-	TTL F	F	2 J	(E1	r			вт	U	1	
	Page 1	i	1 1	1													1	1	

MAINI. # LE MU. . EEV UNIVAC PARTS MFG CODE ISSUE DATE CONTROL DOC NO. PL w4400619 W 777 81/01/06 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE PCC ADC PCD COMM CODE PC ASSEMBLY - OPTION BD DH357 EA PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC EIR AND PART DESCRIPTION INFORMATION

SHEET

29

CLASS

ECC ST CHG

SIZE

C

			1	DOCUMENT NO.	DASH	Elit AND I ATT DECO									
5.1	2	EA	1	3007952	-00	INTEGRATED CIRCUIT	TTL	74123	* *	ВМ	DU	AL RGT	T		1
52	1 1	EA	1	4915632	-00	INTEGRATED CIRCUIT	TTL	74150	۲	LPX	1	OF 16	5		I
53	8 i	EA		2899585	-00	INTEGRATED CIRCUIT DIGITAL	TTL	74170	* F	EG	FII	LE 4X4	4		A
54	3	EA	I	3007845	-00	INTEGRATED CIRCUIT	TTL	74193	* C	NTR	4	87 U/0)		I
55	61	EA		2510193	-00	INTEGRATED CIRCUIT, DIGITAL									1
56	2 ¦	EA	1	3008031	-00	INTEGRATED CIRCUIT	TTL	74122	* *	VB	RG'	T W/C			1
57	3 ¦	EA		W4900010	-00	INTEGRATED CIRCUIT, DIGITAL	DTL	844	* G	T 2	IN	NAND			A
58	16	EA	1	5036505	1-00	INTEGRATED CIRCUIT	TTLH	74H08	* G	TA	ND	NIS			I
59	3	EA	I	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL	3003	* G	T O	R	SIN			1
60	3	EA	I	2899586	-00	INTEGRATED CIRCUIT DIGITAL	TTL	74174	* F	F H	EX	0	1		A
61	2	EA		W8001000	-04	DELAY LINE	30.0	ONSEC TO	3 T E	RM	•	390 DE	HH	1	A
	ļ			REF DES	(1)	DL1,0L2,									
63	18	EA		W6502500	362	RES, FXD, COMPOSITION, 1/4W, 5%	360 0	OHMS							A
				REF DES	(1)	R1=R18,									
64	4	EA		w6502500	121	RES, FXD, COMPUSITION, 1/4W, 5%	120 0	HMS]		A
	1			REF DES	(1)	R19=R21,R86,		•					ĺ		
67	4	EA		w71000U4	101	CAPACITUR, FIXED, CERAMIC DIEL	1.0 U	F +80%,	-20X	•					A
				REF DES	(1)	C1,C2,C8,C9,							Ì		
68	2	EA		w6502500	123	RES, FXD, COMPOSITION, 1/4W, 5%	12K	•					l	-	A
				REF DES	(1)	R31,R56,							İ		
69	30	EA		W6502500	471	RES, FXD, COMPOSITION, 1/4W, 5%	470 O	низ							A
	1			REF DES	(1)	R22,R23,R27=R30,R34, (2) R39,	R62,R	75-R81,R	63-						
				REF DES	(3)	R74,R57,R58,			•						
72	1	EA		W6502500	182	RES, FXD, COMPOSITION, 1/4W, 5%	1800	OHM S],	A
	1			REF DES	(1)	R37,									
	,				1										

UNIVAC PARTS MFG CODE ISSUE DATE CONTROL DOC NO. PL 81/01/06 W 777 W4400619 30 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE PCC ADC PCD COMM CODE CLASS CA U/M ST TYPE EA A M PC ASSEMBLY - UPTION BD 0M357 C

IND NO.	QUANTITY REQUIRED	U/M	PCC-	PART OR IDENT NO.	DASH	EIR AND PART DESCRIPTION INFORMATION	CC	ST
73	24	EA		W6502500 1	02	RES, FXD, COMPOSITION, 1/4W, 5% 1000 OHMS		A
	1			!		R24,R33,R35,R36,R38, (2) R41,R43,R45,R47,R48,		
	i 1			1		R60,R61,R83,R87=R90, (4) R95=R101,		
74	1 i	EA		1	1	RES, FXD, COMPOSITION, 1/4m, 5% 30K		
	 			REF DES (
75	1 !	EA				RES,FXD,COMPOSITION,1/4W,5% 22K		
				REF DES (ľ
76	1 !	EA		ı		RES, FXD, COMPOSITION, 1/4W, 5% 20K		4
	1			REF DES (
77	2	EA			Ï	RES, FXD, COMPOSITION, 1/4W, 5% 150 OHMS		
	1			REF DESI				ľ
78	1	EA				RES,FXD,COMPOSITION,1/4W,5% 51K		
	!			REF DES (ľ
79	1 i	EA			i	RES, FXD, COMPUSITION, 1/4w, 5% 5100 OHMS		
	l I			REF DESIG		 		ľ
80	2	EA		1		RESISTOR, FIXED, COMPOSITION 2 K 5% 2W		1
				REF DES (ľ
81	1	EA				RESISTOR, FIXED, COMPOSITION 470 OHMS 5% 1W		
	i			REF DES (
82	1	EA				RESISTOR, FIXED, COMPOSITION 100 OHMS 5% 1H		4
				REF DES!				
84	2	EA		1		RES, FXD, COMPUSITION, 1/4W, 5% 390 OHMS		1
				REF DES (
85	1	EA	С			CAP FXD CER DIEL 50V +80 = 20% 100K PF		
	İ			REF DES (

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

UD1-1517B

81/01/06

ISSUE DATE

PCC

H 777

CONTROL

ADC PCD COMM CODE

DOC NO. PL **W4400619**

31 CLASS

SHEET

ITLE					
PÇ	ASSEMBLY	•	OPTION	βD	DM357

FIND NO.	QUANTITY REQUIR	ED U/M	PCC	PART OR IDENT NO. DOCUMENT NO. DASH	EIR AND PART DESCRIPTION INFORMATION	ECC	ST	СНО
86	1	EA		W7100352 154	CAPACITOR, FIXED, TANT DIEL 35V 10% 150 PF		A	
	1			REF DES (1)	C3,			
87	1 1	EA		M6901500 221	CAPACITOR, FIXED, MICA DIEL 500V 5% 220 PF		A	
	1			REF DES (1)	C5,			
88	1 i	EA		W6901500 151	CAPACITOR, FIXED, MICA DIEL 500V 5% 150 PF		A	
	1			HEF DES (1)	C6,			
89	1	EA	\	W6901500 330	CAPACITOR, FIXED, MICA DIEL 500V 5% 33 PF		A	
	1			REF DES (1)	C7,			
90	65 i	EA		6630012 -05	CAPACITUR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20%		A	
	1			REF DES (1)	C12,C15,C16,C19,C21, (2) C23,C25-C27,C29,C31,			
]	1			REF DES (3)	C32,C34-C36,C40,C43- (4) C45,C47,C49,C51,C53,			
	1			REF DES (5)	C55,C57,C59,C63,C64, (6) C66,C67,C70,C71,C75,			
				REF DES (7)	C76-C80,C83-C85,C87, (8) C91-C93,C95,C98,C101-			
<u> </u>				REF DES (9)	C104,C106,C109-C111, (10) C113,C114,C116,C117,			
				REF DES (11)	C119,C122,C124-C126, (12) C128,			
92	2	EA	\	W7701017 -00	SEMICONDUCTOR DEVICE, DIODE 200MA		A	
]				REF DES (1)	CR1,CR2,			
93	2	EA	D	2899056 -00	SEMICONDUCTOR DEVICE DIODE SILICON POWER 1N4003	Ì	A	
				REF DES (1)	CR3,CR4,			
94	1	EA	•	W7600019 -00	TRANSISTOR PNP VCBO 150V 5.6MW BETA20		A	
] 			REF DES (1)	01,			
96	5	EA		W4800007 -00	RESISTUR NETWORK, FIXED 28ELEMT1.5 W 2% 200AND 300		A	
100	5	EA	I	5036504 -00	INTEGRATED CIRCUIT DIGITAL TILS 74804 * GT HEX INVERT		A	
101	24	EA	I	3007755 -00	INTEGRATED CIRCUIT TTLH 74H04 * GT HEX INVERT		I	
102	2 ¦	EA	I	3008186 -00	INTEGRATED CIRCUIT TIL 7410 + GT NAND 314		I	
							1_	1_

	₽\ \\\\\\\\\\	VAC IS A DIVISION OF SPERRY CORPORATION MBLY - UPTION BD DM357 ANTITY REQUIRED			ISSUE DAT		CONTROL	DOC NO.					
	RY UNIVAC IS A DIVIS	SION OF	SPERF	Y CO			81/0	1/06	и 777 PL	H440	0619	8	32
C AS	SEMBLY -	UP.	110	N E	30 DM357		PCC A	DC PCD	COMM CODE	CA U/M ST	A M	SIZE	CLAS
ID NO.	QUANTITY REQUI	IRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND	PART DESCR	IIPTION INFORMATION				ECC S
103	6		EA	I	5036146	-00	INTEGRATED CIRCUIT DIGITAL		TTLS 74874	* FF DU	AL D		
104	z į		EA	1	9004633	!	INTEGRATED CIRCUIT DIGITAL			* FF DU	AL JK		
108	282		EA		W5800062	i=09	CONTACT ELECTRICAL, WIRE	MARP	PLATING, GOL	0			
109	2		EA		W5700295	-00	CONN, PRINTED CIRCUIT, EL	EC	SLOR MTD 4	O FIXED	PINS		
110	1		EA		H5700296	-00	CONNECTOR, RECTANGULAR, E	LEÇ	9 FIXED S	OCKETS RE	CP		
	1				REF DES	(1)	J8,						
113	76		EA		M2600038	-00	CLIP, RETAINING		.006 THK, BE	RYLLIUM C	OPPER		
114	1		EA		W7800108	-00	SWITCH, TOGGLE, LEVER		2 POSITION				
	į				REF DES	(1)	S1,						
115	1		EA		W5800189	-00	CONNECTOR, COAXIAL, ELECT	RICAL	1000 VOLTS,	50 OHM8			
	1				REF DES	(1)	TP1,						
116	5		EA		W5700296	-02	CONNECTOR, RECTANGULAR, E	LEC	BRACKET				
119	AR		IN		W5400001	124	INSULATION SLEEVING, ELEC		SIZE 24 BLAC	K *055 ID			
120	2		EA		W2100062	-01	SCREW, MACH, PAN HEAD		STL PASS XRE	C 2-5	6 ,1	80	
121	s į		EA		M5505290	-01	WASHER, FLAT		88T PASS.025	THK .0891	0 .21	90D	
122	2		EA		W2202561	-02	WASHER, LOCK, FLAT		NO. 2				
126	1		EA		W6502500	103	RES, FXD, COMPOSITION, 1/4W,	5%	10K				
	į				REF DES	i	R91,						
127	1		EA		W6501010	:	RESISTOR, FIXED, COMPOSIT	ION	330 OHMS 5	% 1 W			
	1				REF DES	ł							
130	1		i		W0101653	!	OPTION BD - MOD KIT		•				
134	1 1		1		W4900169		INTEGRATED CIRCUIT, DIGITAL	L	TTLS 74574	* FF D	SELEC	TED	
136	ARI		IN		w5300333	-90	WIRE, ELEC		305LD 300V	PVD W	HT		
***	*****	**		*	****	 ****	SEE TABULATION ON DRAWING		VAR DATA PA	RT - 06	****	***	
2	2 ¦		EA	I	5036516	-00	INTEGRATED CIRCUIT DIGITAL	L	TTLS 74810	# GT NA	ND 31	N	

SPERRY UNIVAC PARTS MFG CODE

LIST
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

TITLE
PC ASSEMBLY - UPTION BD DM357

FIND NO. QUANTITY REQUIRED U/M PCC PART OR IDENT NO.
DOCUMENT NO. DASH

1 EA I 5036506 -00 INTEGRATED CIRCUIT

TILS 76

ND NO.	QUANTITY REQUIRED	U/M	PCC-	PART OR IDENT	NO.	EIR AND PART DESCR	RIPTION INFORMATION					EC	c s
3	1!	EA	1	5036506		INTEGRATED CIRCUIT	TTLS 74811	* (GT AN	10 3	IN		
4	1	EA		2892079	l		TTLS 74520		GT NA		-		
6	1 1	EA		2892081	l		TTLS 74864		GT AC		•••		
8	3	EA		9004323	ı		TTL FF 2 JK			•	8.	r	
25	61	EA	1 1	5036515		INTEGRATED CIRCUIT	TTLH 74H00		GT NA	ιŃΟ		` `	
26	5 !	EA		2899571	1	INTEGRATED CIRCUIT DIGITAL	TTLS 74800		GT NA				
34	5	EA		2899573		INTEGRATED CIRCUIT DIGITAL	TTLH 74H11		GT AN		-		1
37	1	EA	1	3013355									
39						INTEGRATED CIRCUIT-IC192	TTLH 74H21		GT AN				
	4 1	EA		W4900128			TTL 7438	İ	MUAD	SIN	NANI)	
42	1 :	EA		W4900093			TTLH 74H50						-
47	4	EA	-	5036157	1		DUAL D TYPE E			-			-
51	1	EA		3007952		INTEGRATED CIRCUIT	TTL 74123	*	MVB (UAL	RGT		
58	4	EA	1	5036505	-00	INTEGRATED CIRCUIT	TTLH 74H08	*	GT AN	4D S	IN		1
59	1	EA	I	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3003	*	GT OF	51	N		1
64	3	EA		W6502500	121	RES, FXD, COMPOSITION, 1/44,5%	120 OHMS						1
				REF DES	(1)	R19=R21,							
67	2	EA		W7100004	101	CAPACITOR, FIXED, CERAMIC DIEL	1.0 UF +80%,	-20	X .				1
	 			REF DES	(1)	C1,C2,							
69	2 !	EA		W650250Q	471	RES, FXD, COMPOSITION, 1/4W, 5%	470 OHMS						
				REF DES	(1)	R22,R23,							
73	7	EA		W6502500		RES, FXD, COMPOSITION, 1/4W, 5%	1000 OHMS						
	1				1	R24,R87,R88,R95,R96, (2) R100							
90	21	EA				CAPACITOR, FIXED, CERAMIC DIEL		C 1, 41	An 2 . =	. 204			
, -					•	C12,C19,C26,C27,C35, (2) C36,			-444				
	1				1	C49,C53,C59,C63,C64, (4) C70,							
	. 1	1		NET DES			0.701003100410	77,					

DOC NO.

W4400619

33

CLASS

PL

V ** & V V & V V STATES OF LINIVAC PARTS MFG CODE ISSUE DATE CONTROL SHEET DOC NO. J , W PL 81/01/06 M 777 W4400619 8 34 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE COMM CODE ADC PCD SIZE CLASS TYPE PC ASSEMBLY - UPTION BD DM357 EΑ C PART OR IDENT NO. FIND NO QUANTITY REQUIRED U/M PCC ECC ST CHG **EIR AND PART DESCRIPTION INFORMATION** DOCUMENT NO. DASH REF DES (5) C109. 96 EA M4800007 -00 RESISTOR NETWORK, FIXED 28ELEMT1.5 W 21 200AND 300 100 EA 5036504 1-00 2 , TTLS 74804 INTEGRATED CIRCUIT DIGITAL * GT HEX INVERT 3007755 -00 101 EAI INTEGRATED CIRCUIT TTLH 74H04 * GT HEX INVERT 103 3 1 EALI 5036146 -00 * FF DUAL D INTEGRATED CIRCUIT DIGITAL TTLS 74874 9004633 :-01 104 1 EA 1 INTEGRATED CIRCUIT DIGITAL TTLS 748112 * FF DUAL JK 15 108 EA W5800062 -09 CONTACT ELECTRICAL, WIRE WARP PLATING. GOLD 3 113 EA W26000381-00 CLIP. RETAINING .006 THK, BERYLLIUM COPPER 133 ARI IN W5300701 -00 WIRE. ELEC 30SLD UL V TEFLON GRN SEE TABULATION ON DRAWING VAR DATA PART - 07 EA 1 50365161-00 INTEGRATED CIRCUIT DIGITAL 74810 * GT NAND 3IN TILS 5036506 =00 3 21 EA INTEGRATED CIRCUIT TTLS 74811 * GT AND 3IN 2892079 -00 EA I INTEGRATED CIRCUIT DIGITAL TTLS 74820 * GT NAND 4IN EA 2892081 -00 INTEGRATED CIRCUIT DIGITAL TTLS 74864 * GT ADI EAI 9004323 i=01 INTEGRATED CIRCUIT DIGITAL TTL FF 2 JK ET I BT 22 W4900175 -00 EA INTEGRATED CIRCUIT, DIGITAL 82\$62 TTL 9BT PARTY GEN 25 EAII 6 5036515 -00 INTEGRATED CIRCUIT TTLH 74H00 * GT NAND ZIN 26 EAII 2899571 -00 INTEGRATED CIRCUIT DIGITAL TTLS 74800 * GT NAND ZIN 3 1 30 EA 6558675 1=00 INTEGRATED CIRCUIT 34 2 1 EAI 2899573 -00 INTEGRATED CIRCUIT DIGITAL 74H11 TTLH * GT AND 3IN 37 3 EALI 3013355 |-00 INTEGRATED CIRCUIT-IC192 TTLH 74H21 * GT AND 4IN W4900128 |-01 39 12 EA INTEGRATED CIRCUIT, DIGITAL TTL 7438 **GUAD ZIN NAND** 42 W4900093 -01 1 1 EA INTEGRATED CIRCUIT, DIGITAL TTLH 74H50 47 EALI 5036157 -00 INTEGRATED CIRCUIT DIGITAL DUAL D TYPE EDGE TRIG. F-F 51 EAI 3007952 |-00 INTEGRATED CIRCUIT TTL 74123 * MVB DUAL RGT

SPERRY UNIVAC PARTS ME

SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION

81/01/06 H 777

PCC ADC PCD COMM CODE

CONTROL

ISSUE DATE

PL W4400619

DOC NO.

8 35 E CLASS

TITLE

PC ASSEMBLY - UPTION BU DM357

IND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT NO.	IO. DASH	EIR AND PART DESCR	RIPTION INFORMATION	ECC	;с
58	5	EA	I	5036505	-00	INTEGRATED CIRCUIT	TTLH 74H08 * GT AND 2IN		
59	1	EA	I	5036522	-00	INTEGRATED CIRCUIT DIGITAL	TTL 3003 * GT DR 21N		
61	1	EA		W8001000	-04	DELAY LINE	30.00NSEC TO STERM 390 OHM		
	 			REF DES	(1)	DL1			
63	14	EA		W6502500	362	RES, FXD, COMPOSITION, 1/4W, 5%	3600 OHM8		
[1 . 1			REF DES	(1)	R1-R12,R17,R18,			
64	3	EA		W6502500	121	RES, FXD, COMPOSITION, 1/4W, 5%	120 OHMS		
	į			REF DES	(1)	R19=R21,			
67	2	EA		W7100004	101	CAPACITOR, FIXED, CERAMIC DIEL	1.0 UF +80%, =20%		
	!			REF DES	(1)	C1,C2,			
69	5	EA		W6502500	471	RES, FXD, COMPOSITION, 1/4H, 5%	470 OHMS		
	!			REF DES	(1)	R22,R23,R29,R57,R58,			
73	8	EA		W6502500	102	RES, FXD, COMPOSITION, 1/4W, 5%	1000 OHMS		
}	1			REF DES	(1)	R24,R60,R61,R87,R95, (2) R96,	R100,R101,		
84	1	EA		W6502500	391	RES, FXD, COMPOSITION, 1/4W, 5%	390 OHMS		
	 			REF DES	(1)	R59,	•		
90	30	EA		6630012	-05	CAPACITOR, FIXED, CERAMIC DIEL	.010 UF,50VDC,+80X,=20X		
	1			REF DES	(1)	C12,C19,C26,C27,C35, (2) C36,	C40,C43-C45,C47,		
	1			REF DES	(3)	C49,C51,C53,C59,C63, (4) C64,	C70,C75-C80,C83,		
	į			REF DES	(5)	C84,C87,C95,C103, (6) C109),		
96	1	EA		W4800007	-00	RESISTOR NETWORK, FIXED	28ELEMT1.5 W 2% 200AND 300		
100	4	EA	1	5036504	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74804 * GT HEX INVERT		
101	12	EA	I	3007755	-00	INTEGRATED CIRCUIT	TTLH 74H04 * GT HEX INVERT		
103	3	EA	I	5036146	-00	INTEGRATED CIRCUIT DIGITAL	TTLS 74874 * FF DUAL D		
104	1 . ¦.	EA		9004633	-01	INTEGRATED CIRCUIT DIGITAL	TTLS 748112 * FF DUAL JK		

SPER	RY UNIVAC IS A DIVIS				ARTS MFG CODE J , W			B1/		06	CONTROL W 777	PL	DOC		4006	19	AC B		3 é
PC AS	SEMBLY -	OP1	10	N F	1D DM357			PCC	ADC	PCD	COMM CODE		CA	U/M E A	ST	TYPE M	SIZE C	CU	ās A
ND NO.	QUANTITY REQUI	RED	U/M	PCC	PART OR IDENT			EIR AN	ID PAR	T DESCI	RIPTION INFORMATION	1	<u></u>				l	ECC	,
100	447				DOCUMENT NO.	DASH													+-
108	117		EA		M5800062		CUNTACT ELECTRICAL,	IRE	WA	RP	PLATING,			•					ľ
113	31 1		EA		W2600038		CLIP, RETAINING				.006 THK								ľ
133	ARI		IN		W5300701		WIRE, ELEC				30SLD I								1
136	AR		IN		w5300333		WIRE, ELEC				30SLD :				WHT				1
***	*****	***		*	***		SEE TABULATION ON DRA				VAR DAT					***			
5	2		EA		5036516		INTEGRATED CIRCUIT DI	GIT	AL		TTL8 74			-	NAND		4		
3	3		EA		5036506		INTEGRATED CIRCUIT					811			AND				
4	1		EA	-	2892079		INTEGRATED CIRCUIT DI	GIT	AL		TILS 74	950	*	GT	NAND	411	4		
6	1		EA	I	2892081	-00	INTEGRATED CIRCUIT DI	GIT	AL		TTLS 74	564	*	GT	AUI				
8	61		EA	I	9004323	-01	INTEGRATED CIRCUIT DI	GIT	AL		TTL FF	2 J	K ET				BT	0	
14	5 ,		EA		W4800005	-00	OPOELECTRONIC COUPLER	}			PLASTIC								
15	1		EA		W4900348	-00	INTEGRATED CIRCUIT, D	IGI.	TAL		CMOS 64	2 (UAR	t T				
16	1		EA		W4900182	-00	INTEGRATED CIRCUIT, D	IGI	TAL		TTLS 74	3113		FF	DUAL	JK	ET		
17	1		EA	I	3008182	-00	INTEGRATED CIRCUIT				TTL 74	SC	*	GT	NOR	NIS			
55	s		EA		W4900175	- 00	INTEGRATED CIRCUIT, D	IGI.	TAL		TTL 82	362		981	PAR	TY 0	BEN		
23	1		EA	I	9001407	-01	INTEGRATED CIRCUIT DI	GIT	AL		TTL DEC	BIN	1 0)F 8	1		BT	O	
25	10		EA	1	5036515	-00	INTEGRATED CIRCUIT				TTLH 741	100	*	GT	NAND	514	1		
26	6		EA	I	2899571	-00	INTEGRATED CIRCUIT DI	GIT	AL.		TTLS 748	300	*	GT	NAND	211	i		
27	6		EA	1	3013354	-00	INTEGRATED CIRCUIT				TTLH 741	101	*	GT	NAND	SIN	4		
- 28	1		EA	1	2899412	-00	INTEGRATED CIRCUIT LI	NEAL	₹		TTL 740	3	*	GT	NAND	214	4		
30	4		EA		6558675	-00	INTEGRATED CIRCUIT												
34	8		EA	ı	2899573	-00	INTEGRATED CIRCUIT DI	GIT	4L		TTLH 741	411	*	GT	AND	3 I N			
35	1		EA	1	3008089	-00	INTEGRATED CIRCUIT				TTL 74		*	GT	NAND	411	4		
36	1		EA	1	3008187		INTEGRATED CIRCUIT				TTL 747				NAND				
37	6		EA	ı	3013355		INTEGRATED CIRCUIT-IC	192				121			AND				
	.356				i						· · ·	_		- '			Tus		

ISSUE DATE CONTROL SHEET DOC NO. John LIST PL 81/01/06 777 w4400619 8 37 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE COMM CODE CLASS PCC ADC PCD SIZE PC ASSEMBLY - OPTION BD UM357 EA C PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC ECC ST CHG EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. DASH 1 3013468 -00 38 EA INTEGRATED CIRCUIT - 10204 74H30 * GT NAND BIN TTLH 15 39 EA W4900128 -01 7438 QUAD ZIN NAND INTEGRATED CIRCUIT, DIGITAL TTL 42 3 1 EA W4900093 I-01 INTEGRATED CIRCUIT, DIGITAL TTLH 74H50 10 3008194 -00 46 EAI 7474 * FF D DUAL INTEGRATED CIRCUIT TTL 47 5036157 -00 7 1 ÉΑ 1 INTEGRATED CIRCUIT DIGITAL DUAL'D TYPE EDGE TRIG. F-F 48 EAI 3008195 -00 T INTEGRATED CIRCUIT TTL 7475 * REG LATCH 4BT 3006204 -00 49 EA 1 INTEGRATED CIRCUIT - ICT TTL 7493 * CNTR 48T 50 3 i EAI 9004321 1-01 INTEGRATED CIRCUIT DIGITAL TTL FF 2 JK ET BT 51 2 1 EAII 3007952 -00 INTEGRATED CIRCUIT TTL 74123 * MVB DUAL RGT 54 3 1 EAI 3007845 -00 74193 * CNTR 4BT U/D INTEGRATED CIRCUIT TTL 55 EA 2510193 1-00 INTEGRATED CIRCUIT, DIGITAL 3008031 -00 56 2 | EA INTEGRATED CIRCUIT TIL 74122 * MVB RGT W/C 57 EA W4900010 -00 844 INTEGRATED CIRCUIT, DIGITAL DTL * GT ZIN NAND 58 12 EAI 5036505 -00 INTEGRATED CIRCUIT 74H08 TTLH * GT AND 2IN 59 EAI 2 5036522 1-00 INTEGRATED CIRCUIT DIGITAL TTL 3003 * GT OR 2IN W8001000 -04 61 EA DELAY LINE 30.00NSEC TD 3TERM 390 OHM REF DES!(1) DL1, 63 18 EA RES. FXD. COMPOSITION. 1/4W.5% H6502500 1362 3600 OHMS REF DES (1) R1=R18. 64 EA W6502500 121 RES, FXD, COMPOSITION, 1/4W, 5% 120 OHMS REF DES (C 1) R19-R21, R86, 4 67 EA w7100004 i101 CAPACITUR, FIXED, CERAMIC DIEL 1.0 UF +80%, -20% REF DES (1) (01,02,08,09, 68 W6502500 123 RES, FXD, COMPOSITION, 1/4W, 5% EA 12K REF DES (1) R31, R56,

ILE HUGG GEV

MAINI. LILLE MULE KEY SPECY & LINIVAC PARTS MFG CODE SHEET ISSUE DATE CONTROL DOC NO. PL W4400619 W 777 38 81/01/06 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE ADC PCD COMM CODE SIZE CLASS PC ASSEMBLY - UPTION BD DM357 EA C PART OR IDENT NO. FIND NO QUANTITY REQUIRED U/M PCC ECC ST CHG **EIR AND PART DESCRIPTION INFORMATION** DOCUMENT NO. 11! 69 EA W6502500 471 RES.FXD.COMPOSITION.1/4W.5% 470 DHMS REF DES (1) | R22, R23, R34, R27=R30, (2) R39, R57, R58, R62, 72 EA W6502500 | 182 RES, FXD, CUMPUSITION, 1/4W, 5% 1800 UHMS REF DES (1) R37. 73 21 1 EA W6502500 102 RES, FXD, COMPOSITION, 1/4W, 5% 1000 OHMS REF DES (1) R24,R33,R35,R36,R38, (2) R41,R43,R45,R47,R48, REF DES!(3) R60,R61,R83,R87,R89, (4) R90,R95,R96,R99=R101, 74 EA W6502500 1303 RES, FXD, COMPOSITION, 1/4W, 5% 30K REF DES (1) R42. 75 EA PES, FXD, COMPOSITION, 1/4W, 5% W6502500 1223 22K

REF DESI(1) R44. 76 1 EA W6502500 203 RES, FXD, COMPOSITION, 1/4W, 5% 20K REF DES (1) R46, 77 W6502500 151 | RES, FXD, COMPOSITION, 1/4W, 5% EA 150 DHMS REF DESI(1) R32,R49, 78 W6502500 513 | RES.FXD. COMPOSITION, 1/4W, 5% 1 EA 51K REF DES (1) R50. 79 w6502500 1512 | RES, FXD, COMPUSITION, 1/4W, 5% 1 EA 5100 DHM8 REF DES (1) R92, 80 EA W6502010 202 RESISTOR, FIXED, COMPUSITION 5% 2 REF DESIG 1) R51, R55, 81 EA W6501010 471 RESISTOR, FIXED, CUMPOSITION 470 OHMS 5 X REF DES (1) R53. 82 EA W6501010 101 RESISTUR, FIXED, CUMPOSITION 51 100 DHMS REF DES (1) R52,

REF DES (9) C119, C122, C124-C126, (10) C128,

W7701017 |=00 | SEMICONDUCTOR DEVICE, DIUDE

#4800007 |-UU | RESISTOR NETWORK, FIXED

2899056 1-00 | SEMICONDUCTOR DEVICE DIODE

6630012 -05 CAPACITUR, FIXED, CERAMIC DIEL .010 UF,50VDC,+80%,-20%

AM005

SILICON POWER 1N4003

PNP VCBU 150V 5.6MW BETA20

28ELEMT1.5 W 2% 200AND 300

REF DES (1) C12,C15,C19,C21,C26, (2) C27,C29,C31,C35,C36, REF DES (3) C40,C43=C45,C47,C49, (4) C51,C53,C55,C59,C63, REF DES (5) C64,C70,C75=C80,C83, (6) C84,C87,C93,C95,C102, REF DES (7) C103,C106,C109,C111, (8) C113,C114,C116,C117,

REF DES (1) C7.

REF DES (1) CR1, CR2,

REF DES (1) CR3, CR4, W7600019 = 00 TRANSISTOR

REF DES (1) |Q1,

39

CLASS

ECC ST CHG

SIZE

C

UD1-1517B

49

EA

EA

EAD

EA

EA

90

92

93

94

UD1-1517B

PCC ASSEMBLY - OPTION RD DWS57 PORT OR DESCRIPTION NO DWS57 PORT OR DEATH NO DOCUMENT		RY UNIVAC IS A DIVISION			ARTS MFG CODE LIST J , W RPORATION			I / C	ATE 01/06	CONTROL W 777	PL	DOC		44006	19	AC B	SHE
100		SEMBLY - O	PTIO	N B	ID DM357		PCC	С	ADC PCD	COMM CODE		CA				ł	CLA
101	IND NO.	QUANTITY REQUIRED	U/M	PCC			E	IR AN	ID PART DESC	RIPTION INFORMATION							ECC
102	100	4	EA	1	5036504	-00	INTEGRATED CIRCUIT DIGI	ITA	AL	TTLS 745	04	*	GT	HEX	INV	ERT	
103	101	19	EA	1	3007755	-00	INTEGRATED CIRCUIT			TTLH 74H	104	*	GT	HEX	INV	ERT	
104 1 EA I 9004633 -01 INTEGRATED CIRCUIT DIGITAL TILS 748112 * FF DUAL JK 108 229 EA	102	11	EA	I	3008186	-00	INTEGRATED CIRCUIT			TTL 741	0	*	GT	NAI	ND 3	IN	
108 229	103	3	EA	1	5036146	-00	INTEGRATED CIRCUIT DIGI	ITA	AL	TTLS 745	74	*	FF	DUAL	. D		
110	104	1 [EA	I	9004633	-01	INTEGRATED CIRCUIT DIG	ITA	AL	TTLS 748	112	*	FF	DUAL	. JK		
REF DES (1) JB,	108	229	EA		W5800062	-09	CONTACT ELECTRICAL, WIF	RE	WARP	PLATING,	GOLI	D					
113	110	1	EA		W5700296	-00	CONNECTOR, RECTANGULAR,	, E	ELEC	9 FIXED	S (OCKE	ETS	RECF	•		
114		1			REF DES	(1)	J8,										
REF DES (1) 115 1 EA W5800189 -00 CUNNECTOR, COAXIAL, ELECTRICAL 1000 VOLTS, 50 OHMS REF DES (1) TP1, 116 2 EA W5700296 -02 CUNNECTOR, RECTANGULAR, ELEC BRACKET 119 AR IN W5400001 124 INSULATION SLEEVING, ELEC SIZE 24 BLACK .022 ID 120 2 EA W2100062 -01 WASHER, HAT SST PASS XREC 2-56 .180 121 2 EA W2202560 -01 WASHER, FLAT SST PASS.025THK .089ID .2190D 122 2 EA W2202561 -02 WASHER, LOCK, FLAT NO. 2 126 1 EA W6502500 103 REF, DES (1) RP91, RP91, 133 AR IN W5300701 -00 W1RE, ELEC W4900169 -01 INTEGRATED CIRCUIT, DIGITAL TILS 74874 * FF D SELECTED	113	45	EA		M2600038	-00	CLIP, RETAINING			.006 THK,	BEI	RYLI	LIU	4 COF	PPER		
115	114	1	EA		W7800108	-00	SWITCH, TUGGLE, LEVER			2 POSITIO	N						
REF DES (1) TP1, 116 2 EA		1			REF DES	(1)	\$1,										
116	115	1	EA		W5800189	-00	CONNECTOR, COAXIAL, ELE	EC1	TRICAL	1000 VOLT	s, :	50 (BMHC	3			
119 AR IN W5400001 124 INSULATION SLEEVING, ELEC SIZE 24 BLACK .022 ID 120 2 EA W2100062 =01 SCREW, MACH, PAN HEAD STL PASS XREC 2=56 .180 121 2 EA W2202560 =01 WASHER, FLAT SST PASS.025THK .089ID .2190D 122 2 EA W2202561 =02 WASHER, LOCK, FLAT NO. 2 126 1 EA W650250U 103 RES,FXD,COMPOSITION,1/4W,5% 10K 127 1 EA W6501010 331 RESISTOR, FIXED, COMPOSITION 330 OHMS 5% 1W 128 REF DES (1) R91, 133 AR IN W5300701 =00 WIRE, ELEC 30SLD UL V TEFLON GRN 134 1 EA W4900169 =01 INTEGRATED CIRCUIT,DIGITAL TILS 74874 * FF D SELECTED					REF DES	(1)	TP1,										
120	116	5	EA		W5700296	-02	CONNECTOR, RECTANGULAR,	, E	ELEC	BRACKET							
121 2 EA	119	AR	IN		W5400001	124	INSULATION SLEEVING, EL	LEC	3	81ZE 24 8	LACI	K .(220	ID			
122 2 EA	120	5 ¦	EA		W2100062	-01	SCREW, MACH, PAN HEAD			STL PASS	XRE	C	ä	2=56	. 1	80	
126 1 EA	121	2	EA		W2202560	-01	WASHER, FLAT			SST PASS.	025	THK	. 08	39ID	.21	90D	
REF DES (1) R91, 127	122	s [EA		W2202561	-02	WASHER, LOCK, FLAT			NO. 2							
127 1 EA W6501010 331 RESISTOR, FIXED, COMPOSITION 330 OHMS 5% 1W REF DES (1) R94, W5300701 -00 WIRE, ELEC 30SLD UL V TEFLON GRN W4900169 -01 INTEGRATED CIRCUIT, DIGITAL TILS 74874 * FF D SELECTED	126	1	EA		W6502500	103	RES, FXD, COMPOSITION, 1/4	4 W ,	,5%	10K							
REF DES (1) R94, 133 AR IN #5300701 =00 WIRE, ELEC 30SLD UL V TEFLON GRN 134 1 EA W4900169 =01 INTEGRATED CIRCUIT, DIGITAL TTLS 74874 * FF D SELECTED		1			REF DES	(1)	R91,										
133 AR IN #5300701 -00 WIRE, ELEC 30SLD UL V TEFLON GRN 134 1 EA #4900169 -01 INTEGRATED CIRCUIT, DIGITAL TILS 74874 * FF D SELECTED	127	1	EA		ŧ.		1	S I 1	LION	330 OHMS	57	X	1 W				
134 1 EA W4900169 -01 INTEGRATED CIRCUIT, DIGITAL TILS 74874 * FF D SELECTED		1					i '										
		ARI		1 1			·			30SLD U	L V	TEF	LON	GRI	4		
135 1 EA W8600053 -02 LABEL, IDENTIFICATION TTY CRT 700 RED LTR WHT BKGD		1	EA		W4900169	-01	INTEGRATED CIRCUIT, DIGI	ITA	AL.	TTLS 745	74	*	FF	0 8	LEC	TED	
	135	1	EA		W8600053	-02	LABEL, IDENTIFICATION			TTY CRT 7	00	RED) L1	TR WH	IT BI	KGD	

SPERRY UNIVAC PARTS MEG CODE ISSUE DATE SHEET CONTROL DOC NO. PL 81/01/06 W 777 W4400619 41 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION TITLE ADC PCD COMM CODE SIZE CLASS PC ASSEMBLY - OPTION BD DM357 C PART OR IDENT NO. FIND NO. QUANTITY REQUIRED U/M PCC ECC ST CHG EIR AND PART DESCRIPTION INFORMATION DOCUMENT NO. AR 136 W5300333 -90 IN WIRE, ELEC 30SLD 300V PVD WHT UD1-1517B SHEET 41 OF 41

3	the processing statement of the	2			- un manife	1	
		Keri I TR	EN	Tree	HOW DETAILS DEE EN	CUX DATE	LAPSSETVET
rutch (ralets charmal return)	: F	CLASSING CARLES	dennes de la constitución	PROPUEDO	min to find a production of the state of the	271	artiv
RESISTOR VALUES ARE INTO HMS, 18W, 15%	· -		-	REVISED ON		500 11019	7
2 CAPACITORS ARE LOUT, SOULTED %				REVISED SH	A WASHINGTON AND AND ADDRESS OF THE PARTY OF	1/20/9	
5. GROUND MOTRIGUTION FOR INTEGRATED CIRCUIT	3:		-		51,3,31 \$16	63 73/79	
MIND FOR IG PININTEGRATED CIRCUIT	- F			DIACTA/ATED	CO. FET FASED		1
4. POWER DISTRIBUTION FOR INTEGRATED CIRCUIT	rsi 📑		<u></u>	-OI, REVISI	20.5H 1.0 \$7.0	PROVONO	4
PIN 14 FOR 14 PIN INTEGRATED CIRCUIT		TF	W=4457	TAKITOALL	7-01,545,650 P SH 1.0, 2.0,50,		.
S. ALL DIODES ARE FON 400.	\cdot L	: :			0,120,130,170		7
SEE WOLD 1862 FOR SWITCH SETTING							
The second secon	•						
TABLE OF CONTENTS							<u>-</u>
1.0				•			
2.0 INTEGRATED CIRCUIT LOCATION			~ =				
30 FOWER, GROUND: AND DECOUPLIN	· CAPA	17	J K 3.				
5.1 CONNECTOR FUNCTION	•				•		
4.0 FOWER UP/POWN CONTROL	•		. •				
5.0 BURST REGRESH CONTROL					W. C. and W. Hardellerstein Control of the		
6.0PRIORITY RESOLVE							
7.0TMING							
8.0 WRITE CONTROL							
9.0 RAS ADDRESS AND TIMING							
10.0 RAS STROBE DECORE							··•
11.0ADDRESS MULTI AND ARRAY DE							
12.0APPRESS MULTI AND ARRAY DE					·		
ADDRESS MULTIAND ARRAY OF	KINLE						
14.0 DATA IN MULTI							
16.0DATA OUT MULTI							
16.0 VOLTAGE CONTROL				Ċ			
17.0 CHIP SELECT	HT1 -X.1	RU 15	3				
18.0 ARRAY 0-16K	TPIS				ī		· ·
	1719						
20.0 ARRAY 32-49 K	E 45					•	
	F1				MULTISTA	TUS DV	NG
1	Pi				ME.PL FOR PAI	MATE ENGRAP T	THE.
	21		· -				-
			· · · · · · · · · · · · · · · · · · ·		COMPANYCONFIDE	ENTIAL INSPA	RMATION
	Al				THIS DOCUMENT CO	NTAINS CON	FIDENTIAL
	CRZ6 CE	2 55.			INFORMATION OF THE PORATION OF THE CO. THE DESCRIPTION OF THE DESCRIPT	SIDERATION	OF THE
			7,42,	134,135,	IENT AGREES HOT THE USE OR TRANSMIT TH	O REPRODUC	CE, COPY,
			,79,15		THE INFORMATION T WHOLE OR IN PART	HEREIN CONT OR TO SUFF	TAINED IN
				Y18-199 ¥	ACTION ST OTHERS. CEPT WITH THE WRIT	FOR ANY PUR TEN PERMISSH	KPOSE, EX- ION, FIRST
	HIGHEST	4 3773	אסד ע. א אסד		OSTAINED, OF SPERRY	S TO SURRENC	DER SALHE
W9701264 ARTWORK		TEKEYET	DESIGNAT		TO SPERRY RAND CO	EIPT HAS TER	MINATED.
Les Butter of Nutrain							
							_
7 SUEST	LAYOUT (/		DATE	CLASS	IDENT NO. WO 100		
~		11	244.2		SPEIRRY-		
TET TO THE PERSON OF THE PERSO	DRAFTSMAN TIEN NŒU'			TITLE			
- N	HECKER	-	- 9/4/2	LOG	IC DIAE	IRAN	1
	HGINEER		- 1 "	MEMO	DRY, SEM	ICON	0
SHEET 1.0 20301 40 50 60 7.0 60 20 100 110 120 140 150 160 17.0 160	Tel ins.	,	T 5.4				REV
TOTAL PROPERTY OF THE PROPERTY	5%		4	NO.		661	F
REVITE OF FIRST SHEET WILL APPLY TO ALL SHEETS.				2110	11.7.	- - '	<pre>/ ' </pre>
			1 :		AND DESCRIPTION OF THE PROPERTY OF THE PROPERT	SHEET 1.0	2 /4 /2


					# 12 PW		AND VALUE	17744	•
	LOC	CHIP TYPE	W	HF.	RE	U	E.T)	
j	CI	741351	11.0	iro				/	
	102	741351	120	12.0	1			Z	I.
	KB	741551	130	13.C				/	ľ
	IC4	5404	9.0	7.0	2.0	2.0			ĺ
	ICS	5404	20	9.0	3.0	3.0			
	ICG	74335	5.0	50	50	iS0	/	Z	
	K7	74L351	14.0	140				Z	
	ics	7450 (SEL)	150	50	15.0	15.0		/	
	159	741351	140	140		/		\mathbb{Z}	
	100	7438(55L)	150	150	150	15.0		Z	
	1011	741531	14.0	14.0	/			/	
•	1212	7458(551)	15.0	50	محا	50	/	/	l
	1013	74-551	14.C	14.0		/		/	
	1514	7438(5EL)	5.0	150	15.C	150			l
					Ī		1		
	1015	741551	11,0	11.0	/	/	/	1	١
	1516	744551	~~~	12.0	-	/	/	/	
	1517	741551	130	130	/	/	/	7	l
	1515	74551		7.0		/	1	7	١
	1019	74351	20	2.0	/	/	/	7	İ
	1020	7438年1	150	15.0		-	/	7	١
٠	1021	741551	H.D	14.0		/		/	ĺ
	1522	74-35 (SEL)	15.C	ISC	15.0	15.0		/	İ
	1023	744551	40	140		7			l
نسا	1024	7438 (SEL)	15.0	150	150	SO	7	7	١
7	1025		-	14.0	-		7	7	l
	1026	7438(至1)	15.0	150	15.0	150	7	7	١
٠	1627			14.0				7	İ
	1028	-	150	15.0	150	150		7	
							۷		! !
	1029	741504	150	15.0	15.0	15.0	SC	15.0	1
	1530						150		ĺ
	1631	Andrew Property of Contract of	-			-	50		ł
	IC32		40	40	14.5	14.0	14.0	4.0	l
							HC		l
		the same of the sa	-		-	THE REAL PROPERTY.	14.0	-	•
			110	-	7	7	7	7	l
	1536	The second of th	12.0	·	/	1	7	7	
	1037		13.0	-	7	/	1	7	ĺ
	1001	/42:33				K		_	l
			-		-	-	-	-	ŀ
	1040	74LS51	40	14.5	7	7	7	ラ	I
	1241	741504	6.0		_		_		
	1042		-	ac.	7			7	
	-		50	-	/			7	
	1043	, , , , , , , , , , , , , , , , , , , 				_		_	1
• i		74161	50					7	
1	1544	14161		/		_			1
		and the second state of the second second second second second second second second second second second second			-	-			١.
									l

	ANNUAL PROPERTY OF THE PARTY OF THE		-		-	-	**************************************
بحاد	CHIP TYPE	w	HE	RE	U 2	E	١
1047	74500	7.0	9.0	9.0	7.0		
	The state of the s	170	120	120	17.0	·	
TC47.5	74504						
1645	745:40	100	00	7		7	
1049	74504	FLO	пO	12.0	12.0	130	13.0
1050	74500	17.0	-				/
	The state of the s	Ţ.					
1052	74504	00	ac	30	30	Ī	
ICEZ	74H21	14.0	14.0	/	7	/	7
K54	74421	140	14.0	7	/	7	/
IC55	745140	00	80	1	/	7	
1556	74540	po	100	7	7	7	7
K57	74 304	ILO	11.0	120	120	130	130
1038	745124	70		/	7	/	17
1659	The state of the s	7.0	7.0	1		7	7
1560	antonia de la constitución de la constitución de la constitución de la constitución de la constitución de la c	er) hands stee	dament.	-	11.0	11.0	7.0
1261	74421	4	150	1	/	17	1
1562		+	15.0	~~	/	17	7
1063	745140	100	10.0	1	7	7	ブ
1064	74504	-			12.0	130	120
1065	743175	70	 	7	7	7	1
Kee	AND PARTY AND ADDRESS OF THE PARTY OF THE PA	7.0	ز کا	17	7	7	1
IC67	74H21	4	7.0	/	17	1	17
166			17.0	-	ŕ	/	17
K69	74H21	+	20	٠	17	17	17
1070	745140	+	10.0	K	1	1	~
1071	74504	-		-	120	120	150
K-72	745175	7.0	 	-	-	1	-
		-	۲-	/	1	K-	K
K75	745175	7.0	/	-	K	K	5
1074	AND ALL CARRY CONTRACTORS		-	7.0	Y_	K,	4
1675	74511	-	7.0	ļ	1	火	1
1676	THE PERSON NAMED IN COLUMN TWO IS NOT THE OWNER.	<u> </u>	lao	٠	4	<u> </u>	1
1077	745140		30	<u></u>	/	1	/
1078	-	***	-	120	120	130	KO
1079		50		١.,	L.,	K,	K,
1030	74122	50	-	\angle	K	<u> </u>	K
1081	N6555	5.0	/	Z	/	\angle	\angle
ICSLS	74504	-		-	170		<u>Ļ</u>
IC82	745140	-	D.O	-	/		<u> </u>
1683	74804	******	-	-	r.c	150	130
1004	745140	·	00	/		\angle	Z
ic35	7474	50	-	/		/	<u> </u>
1086	741500	4.0		1.0		\angle	/
K87	NESSS	4.0		/		/	<u> </u>
1688	743140	J	100	_		/	/
1689	74504	LO	110	12.0	120	12.0	13.0
1090	NESES	16.0	/			Z	/
1091	7413	4.0	4.0				/
1092	7404	4.0	4.0	4.0	4.0		

LOC	CHIP TYPE	W	46.1	E	US	E.D	
1095	N6555	40		/		/	/
1094	745140	lao	10.0		/	/	
1095	745CA	11.0	ILO	12.C	120	13.0	13.0
1596	NE535	K-0				/	
Kioo	4 10 17 0 14	20					
וכווז	4K RAM	200					
10200			7				
THRI 1C217		30	V	V	V	V	V
16300	The second second		7	7	7	17	7
THRU IC317	1 . 1	80	V	V	V	V	V
10400		1	17	7	7	7	7
THRU		BO	V	V	/		V
15500		-	17	7	7	7	17
174RU	1 1	190	V	V	V	V	
K1.00		1	17	17	7	7	7
THEU	'	PO	V	V	/	V	
10700	· ·	Ī	7	17	17	17	7
14RU	1 1	100		V	V	V	V
ICEDO		1.	17	17	17	17	17
THRU ICBI7	1 1	100	V	V	V	V	V
10900			17	17	17	7	17
THRU	1	200	1/	V	V	V	V
1000		†	۲̈́	17	1	17	7
THRU	1 1	200	1/	//	1/		/
1017		-	Ť	1	17	17	17
THRU		200	1/	V	V		V
10110		+-	-	} -	1	1	1
THEU		pas	1/	1/	1/	/	1/
K1217		┼-	/ _	1	/ -,	/ _	/
CHRU		2.0	1/	1/	1/	1/	1/
10317	<u> </u>	↓_	<u> </u>	<u>v</u> _	<u> </u>	<u>v</u>	<i>Y</i> -
THRU)	21.4	/ ل	1/	1/	V	1/
10417			V	<u>V</u>	Y_	1/	<u>/_</u>
THRU	'	21-4	/ ا	1/	1/	1/	1/
ICIGN	1 1		V	<u>Y</u>	<u>V</u>	<u>V</u> .	<u>/</u>
77-121		21.4	, /	1/	1/	1/	1/
121617			<u>V</u>	V	V	<u>V</u>	<u> </u>
							**

NTEGRATED CIRCUIT LOCATION CHART

	14466			***
1	COOK LOCKET NO.	EUZ.	DHG NO	KEY
	21101	C	W 9100661	F
į	SCILE		PEET 2.0 OF	



CONNECTOR	RIMITEDA	æ۱۱
Part 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	E CALCOLA	v .,


	•		•		
HNS	· PUNCTION	SHEET	·· PINS	FUNCTION	SHEET
Al.	· +12V 50294	More	81	+204 Mem	14.0
N.	+10.6V	N/U	12	+20.6V	, M/U
13	-I2V	W W .		-12V	₩
M M	-12V 1511C+	N/U	14 15	-12V +5V M .	3.0
 	+5V L	3.0		+5V L	3.0
~	+5V L	3.0	. 17	+5V L	.1.0
AB	+6V. L	3.0	14	+5V L '	3.0
AŦ	GNO	3,0	19	GNO	3.0
Y10	SPFA	4.0	. 810	2121-	4.0
AII	+COAAYM:	11.0	811 -	MYAROO+	11.0
ᄺ	+TORAYM +SDARYM	11.0	812 813	MYABUZ+	11.0 12.0
A14	- MYAAGS+	: 12.0	114	MYASGS+	12.0
ALS	HYAAD4+ ""	19,0	815	MYABO4+	13.0
A14	MYAAGS+ .	. w.o	. \$14 -	MYA805+	. 13.0
A17	· · ACYAAOS+	. 11.0	. 817	MYASOS+	. 11.0
AIS	HIYAADI+	11.0	818 .	MYA807+ .	. 11.0
A17 A20	**************************************	17.0	\$19 120	MYABO#+	12,0
مم 121	CMB (MANAGES)	. 12.0 3.0	120 121	MY MROFF	· 12.0
~. ~.	MYAA10+	15.0	122	MYAS10+	15.0
	CHO (MYMAIO+)	3.0	. 123	#YM\$10+	NVU
A24	MYAA11+	15.0	124	HIBAYM	15.0
-	end(warraise)	3-0	125	MYM811+	N/U
A24	MYAA12+*	- 9.0	124 127	MYA812+ MYA812+	7.0
A28	CHO (MYMAI2+)	3.0 9.0	. 125 - 128 .	MYASI3+	7.0
	GHD(MYMAIS+)	3.0	127	MYMS I3+	N/U
محد	MYAA14+	20	120	MYABI4+	9.0
	end(wami++)	3.0	, m	MYM314+	₩
A32	GND (MYMAIS+)	9.0 3.0	· 132	MYA615+ MYA615+	9.0. N/U
	END (MYKAIL)	3.0	134	MYK816+	N/U
225	GUD (MYKAI7+)	3.0	. 135 '	MYKB17+	N/U
	GHD (MYKAISH)	3.0	. \$36 .	MYXXI8+	ΝVU
	CND (MYKAI9+)	3.0	L37	MYKB19+	N/U
138 139	, GND	3.0	138 137	GND MRQY S-	3.0
A27 A40	-AYESM	4.0 ·	840	MYMYS-	4.0 N/U
 .41	GND	3.0	141	GNO	3.0
M	YDNAM	5.0	142	YDNM6-	5.0
M	- WHIMY-	4.0	' 143	MHGY-	4.0
**	GND	. 3.0.	144	GND ·	3.0
AAS	MWRYA+	7.0	845 846	-BYIVM '. MYLYB+	7.0
M4 M7	GND	7,0 3,0	147	GND	7.0 3.0
s	MYDAOG-	15.0	548	MY0900-	15.0
AIY	MYDAGI-	15.0	847	MYIMH-	15.0
ASO	. MYDAGZ-	15.0	850	MYDEUZ-	15.0
ASI		15.0	, 151 · 152	MYDBOS- MYDBOS-	15.0 15.0
123	MYDAGS-	15.0 15.0	123	MYDS05-	15.0
ASA	. MYDADS-	15.0	854	MYD606-	15.0
A55	MYDAG7-	15.0	155	MYDBO7-	15.0
asa	MYDADS-	.15.0	156	MYDEOS-	15.0
157	ACYDAD9-	15.0	. , 157 158	MYD810-	15.0
ASE ASP	MYDAID-	15.0 15.0	158	MYDEID-	15.0 15.0
A37 A40	MYDAIZ-	15.0	140	MYDS12-	15.0
441	· ATYDAI3-	15.0	141	MY0813-	15.0
A42	MYDAI4-	15.0	142	MYDS14-	15.0
423,		15.0	111	MYDE15-	15.0
444	MYDA16-	15.0	144 144	MYDS16- MYDS17-	15.0 15.0
145 144	MYDAI7-	15.0	. 146	GND	3*0 i2*0
~		1.0			


CONNECTOR	FUNCTION	un


1 "


HM	PUNCTION	PHEFT
1 2	GND MRQHB-	3.0 4.0
3	h/u (key) gno	3.0
5	NZU	•
7	67-D 77.71	3.0
5	MROYR-	5.0
10 9	670 670 770 (KEY)	3.0
13	NVU GNID VERQINA-	3.0 6.0
15	GYID MU(KEY)	3.0


<u>ŵ</u> 9100661















































E.Y. DOS DATE AFTOYED SOCILIN EIS DESCRIPTION - FOR DETAILS SEE CHA HOTEL (VILLES OTHERWISE SPECIFIED) 10-21-19 GAL 55 85694 | REVISED PER EN BT BROSS REVSED SHT \$ 52,42448 FOWER AND GND DISTRIBUTION FOR IC'S: ستس BU BTOSB REVISED SHT & SI, C.S. C.1 MOLTAGE: PIN IA FOR IA PIN KOS EXCEPTIONS: PIN4 AT LOCATIONS \$4, 88, C6, C7, m BY ETD43 REVISED SHT 4.4 DB, DP, FIO, H2, H8, J2, J13, K8 AND O6, PIN 5 AT LOCATIONS U2, V1, V2, AND WI. BW 97799 400ED SWITC-T9 TO SHTCLI 1000 5/18/0 PIN IA FOR IA PIN ICTS RELEASEL TO API PIN 24 FOR 24 PIN IC'S REVISED SHS 20, 7.0 UPDATED FORMAT, DOC NO WAS: 9100401 NAT. VATED - 00 RELEASEL - 01 PIN I FOR 40 PIN IC AT LOCATION XIS W94245 RY -Ci 12 GND: PIN 7 FOR 14 PIN BCS EXCEPTIONS: PIN II AT LOCATIONS 84, 88, C6, C7, D8, D9 \$30, H2, H3, J2, J13, K8 AND O6. PIN & FOR IS PIN IC'S PIN 12 FOR 24 PIN KTS PIN 3 FOR 40 PIN IC AT LOCATION X13 ALL RESISTOR VALUES ARE IN OHMS, I/AW, \$ 5% +57 SYMEOL T -\$15 thru \$28 = 200 El thru E14 = 300 TABLE OF CONTENTS SHEET DESCRIPTION COVER, TABLE OF CONTENTS 1.0 IC LOCATION CHART 2.0, 2.1 CONNECTORS 3.0, 3.1 POWER, GROUND AND DECOUPLING 4.0 OFTION BOARD COMMON LOGIC 5.0 thru 5.2 VO 4.0 thru 4.5 HR 7.0 PEAL TIME CLOCK 2.0 Mm 2.4 TELETYPE/CE 7.0 Hary 9.3 PARITY 10.0 , 10.1 # REF. DES. NOT USED; MEMORY PROTECT 11.0 thru 11.5 C10,11,13,14,17,18,20,22,24,28,33,37 38,39,41,42,46,48,50,52,54,56,58 60,61,62,65,68,69,72,73,74,61,82,66 68,89,90,94,96,97,99,100,105,107,108 PMA 12.0 Heru 12.10 112,115,118,120,121,123,127 51 TPI COMPANY CONFIDENTIAL INFORMATION REFERENCE DRAWINGS COMPANY CONFIDENTIAL INFORMATION
THIS DOCUMENT CONTAINS CONFIDENTIAL
INFORMATION OF THE SPERRY RAND CORPORATION, IN CONSIDERATION OF THE
RECEIT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPY,
USE OR TRANSMIT THIS DOCUMENT AND/OR
THE INFORMATION THEREIN CONTAINED IN
WHOLE OR IN PART, OR TO SUFFER SUCH
ACTION BY OTHERS, FOR ANY PURPOSE, EXCEPT WITH THE WRITTEN PERMISSION, FIRST
OSTAINED; OF SPERRY RAND CORPORATION,
AND FURTHER AGREES TO SURRENDER SAME
TO SPERRY RAND CORPORATION WHEN THE
REASON FOR ITS RECEIPT HAS TERMANATED. E126 E19.E94 CR4 ASSEMBLY W4400619 CIZB # SEE ABOVE ARTWORK W 9700759 RICI R40,54.84,85.86,93 SILKSCREEN W 9700760 G I SOLDER MASK W9700764 18 P.W. BOARD W4000528 HIGHEST NOT USED PARTS LIST W4400619 REFERENCE DESIGNATIONS ASSEMBLY NO.W4400619 IDENT NO. 49100401-01 LAYOUT CLASS SHEET DATE -UNIVAC Δ 1.2 412 5-12 012 712.8:12.91-2 0 %, TITLE W.QUEZADA LOGIC DIAGRAM CHECKER 18.6 9.0 9.1 19.2 9 3 11G dic. 1 11.0 11.1 11.2 11.3 11.4 11.5 12.4 12.1 12.2 12. OPTION BOARD B/24 DM 357 FMGINEER SHEET | 1. C | 2.0 | 2.1 3.0 | 4.0 | 5.0 | 5.1 | 5.2 | 6.0 | 6.1 | 6.2 | 6.3 | 6.4 | 6.5 | 7:0 | 8.0 | 6.1 | 6.2 | 6. A.WHITCOMB PROVAL B/2/72 CODE IDENT DWG NO. SIZE REV REV A. WHITCOMB C W9100401 В٦ SHEET INDEX 21101 REVISION LTR ON FIRST SHEET WILL APPLY TO ALL SHEETS. SHEET1.0 OF

C

В

1	LOC	CHP TYPE	T		MIE	ee use	D	
į	AI	74H40	6.0	4.2	Z	2	Z	2
(•	74404	6.2	6.2	1	6.4	6.4	ر ا
•	`£_	74400	124	1	ومعا	حرف	1	K
1	-84-	74174	14.3.	1	<u> </u>	1		
	۔ در۔	7.6511	1AL		44	70		
1	A6	7403	11.2	H.3		Z.Q_		
ı	AB	74500	11,1	11.3		11.4		
1	AT	74H2I	11.3	H.3				
-	AЮ	7410	11.0	11.0				
1	All	74170	11.5					
Į	AIZ	74170	11.5					
1	E1A	74150	11.4					
1								
-						<u> </u>		
1	Bİ	74H00	6.0	6.4	6.4	15.4		
1	112	74H74	6.3	6,3				
1	13	74574	6.2	6.4	4	/		
1	H	74HI03	6,2	6,2				u
ļ	8.5	74504	6.2	6.2	6.2	8.3	 	۱.,
1	8.6	74HII 74SII	7.0	7.0	7.0		 	\leftarrow
1	87		11.2	11.2	11.3	1	 	15
1	84	74HI03	11.3	11.3		1	/-	4
ı	_E2	74511	11.3		1112	1	K	1
-	810	74H51 74170	11.5	11.0	6	1		19
ł	\$12	74170	11.5		6	1		
ł			-	-	-	-	_	_
ł			 		 			
İ					 			_
Ì	CI	74H54	6.2					
ţ		7438	6.4	6,4	6.4	6.4		
		7438	6.4	6.4	6.4			
٠.		700'	6.2	6.3	6,3	7.5		
1	22	74121	4.2_	_نىدا	4	1		
l	CA_	744103	2.0_	2.0_				
1	C7_	74HI03	11.2	11.2	/		/	
ŀ	CB_	7402	11.2	11.3	11.3		1	4
ŀ	CP	74HI1	11.3	11.3	11.3	K->		K-
ŀ	CII	74H74 74I70	11.5	11.0	1	1		1
ł	C12	74170	11.5		1			1
ł	C13	74170	11.5		<u> </u>	1		
ţ	C14	74170	11.5					
ľ			-		r	Γ.		r
I	Ы	74500	6.2	6.5	6.5	6.5		
	DZ	74564	6.2	/	\mathbb{Z}	\mathbb{Z}	1	2
	D3	74HII	6.1	6.3				17
1					6.4		-	
	D4	74H00	6.2	6.2	7.0	11.3	Z	Z
t	D5	74H04	6.1	6.2	7.0 6.3	6.4	5.4	6.5
-	D5 D6	74H04 300 ¹	6.1 7.0	6.2 6.2 7.0	7.0			6.5
	D5 D6 D7	74H04 300¹ 7403	6.1 7.0	6.2 6.2 7.0	7.0 6.3	6.4		6.5
	D5 D6 D7 D8	74H04 300 ¹ 7403 74H103	6.1 7.0 11.1 11.3	6.2 6.2 7.0 11.2	7.0 6.3	6.4		5.5
	D5 D6 D7 D8 D9	74H04 300 [†] 7403 74H103 74H103	6.1 7.0 11.1 11.3	6.2 7.0 11.7 11.3	7.0 6.3 7.0	6.4		
	D5 D6 D7 D8 D9 D10	74H04 300' 74D3 74H103 74H103 74H04	6.2 6.1 7.0 11.1 11.3 11.2 11.0	6.2 7.0 11.7 11.3 11.3	7.0 6.3	6.4		6.5
r	DS D6 D7 D8 D10 D10 D11	74H04 300' 7403 74H103 74H103 74H04 74H21	6.1 7.0 11.1 11.3 11.2 11.0	6.2 7.0 11.2 11.3 11.0 11.0	7.0 6.3 7.0	6.4		
I	D5 D6 D7 D8 D10 D11 D12	74H04 3001 74D3 74HI03 74HI03 74H04 74H21 74D3	6.2 6.1 7.0 11,1 11.3 11,2 11,0 11,0	6.2 7.0 11.7 11.3 11.0 11.0	7.0 6.3 7.0 11.0	11.0		
	DS D6 D7 D6 D10 D12 D13	74H04 300' 7403 74H103 74H103 74H04 74H04 74H21 7403 7403	6.2 6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1	6.2 7.0 11.2 11.3 11.0 11.0 11.0	7.0 6.3 7.0 II.0	11.1		
	DS D6 D7 D6 D10 D12 D13	74H04 3001 74D3 74HI03 74HI03 74H04 74H21 74D3	6.2 6.1 7.0 11,1 11.3 11,2 11,0 11,0	6.2 7.0 11.7 11.3 11.0 11.0	7.0 6.3 7.0 II.0	11.0		
	D5 D6 D7 D8 D10 D11 D12 D13 D14	74H04 300' 74D3 74HID3 74HID3 74HID3 74H04 74H21 74D3 74H05 74H21	6.2 6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.1	6.2 7.0 11.7 11.3 11.0 11.0 11.1 11.0	7.0 6.3 7.0 11.0 11.1 11.1	11.0		11.5
	DS D6 D7 D6 D10 D12 D13	74H04 300' 7403 74H103 74H103 74H04 74H04 74H21 7403 7403	6.2 6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1	6.2 7.0 11.2 11.3 11.0 11.0 11.0	7.0 6.3 7.0 11.0 11.1 11.1	11.1		
	D5 D6 D7 D8 D10 D11 D12 D13 D14	74H04 300' 74D3 74HID3 74HID3 74HID3 74H04 74H21 74D3 74H05 74H21	6.2 6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.1 11.1	6.2 7.0 11.7 11.3 11.0 11.0 11.0 11.1 11.0	7.0 6.3 7.0 11.0 11.1 11.1 11.1	11.0		11.5
	D5 D6 D7 D8 D10 D11 D12 D13 D14	74H04 300' 74D3 74HID3 74HID3 74HID3 74H04 74H21 74D3 74H05 74H21	6.2 6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.1 11.1	6.2 7.0 11.7 11.3 11.0 11.0 11.1 11.0 6.4	7.0 6.3 7.0 11.0 11.1 11.1 11.1	11.0		11.5
	D5 D6 D7 D8 D10 D11 D12 D13 D14	74H04 300' 74D3 74H103 74H103 74H04 74H21 74O3 74O3 74UO5	6.2 6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.1 11.9	6.2 7.0 11.2 11.3 11.0 11.0 11.1 11.0 6.4 6.5	7.0 6.3 7.0 11.0 11.1 11.1 11.1 4.4 6.4	11.0		11.3
	D5 D6 D7 D8 D10 D11 D12 D13 D14	74H04 300' 74D3 74H103 74H103 74H04 74H21 7403 7493 744905	6.2 6.1 7.0 11.1 11.3 11.2 11.0 11.0 11.1 11.1 6.4 6.4	6.2 7.0 11.7 11.3 11.0 11.0 11.0 11.0 6.4 6.5	7.0 6.3 7.0 11.0 11.1 11.1 4.8 6.4 6.2	6.4 II.1 II.0 II.1 II.1 II.R		11.3

юс	CHEST TYPE]	٠,	CYZ:I	USED		
E6	74104	7.0	7.0	7.0	7.0	10.1	11.2
U	74574	6.4	7,0				
[43	HOGE	11.2		درال	11.2		
£	3000	11.2	1	11,3	1		Z
270	74474	us			1		\mathbb{Z}
EII	74H74	11.0				$ \angle $	\prec
E12	7403	11.1	11.1	11.1	111.	<u>//</u> ,	14
EIJ	74175	11.4	1	4	4	1	<u> </u>
E14	74H74	6.5	6.5		<u> </u>	<u> </u>	
FI	74464	 			+	 	
F2	74H54 74H10	6.1	6.1	4.4	15	1	15
F3	74500	0.0	6,0	6,1	A.I	1	1
F4	74H00	6.1	6.2	1	6.3		
F5	74H04	6.4	6.4	6.4	6.4	4.1	11.2
F6	7438	7.0	7.0	2.8	7.0		
F7	3404	12.2	12.2				
Ð	2001	- الما	11-2	11.2	11.2_	14	
F7	3003	111	11.2	سا	12.7_	K,	/
FIO FII	74HI03	11.1	11.2	<u> </u>	1	$ \leftarrow $	15
F12	7403	11.1	11.1	11,1	111.1	15	4
F13		+	 	-		 	/
FI4	74175	4.5	6.5	1	1		15
		1	1	r	<u> </u>	 	<u> </u>
н	745112	6.0	6.1		1	1	
H2	74HI03	6.0	6.1				
кз	3001	6.0	6.1	6.1	11.2		
H4	74H04	6.0	6.1	6.1	6.2	6.2	6.2
H5	74H04	6.3	6.4	6.4	6.4	8.4	6.4
H6	741 22	7.0		//	<u> </u>	1/	K
H7	5714	12.2	12.2		+	\leftarrow	1
H8	74HI03	11.2	11.2	K->	1	//-	<u> </u>
H9 HIO	741174	11.2	11.3	 	<u> </u>	//-	1
HII	74H00 74175	7.0	1	111	11.2		5
HI2	74175	11.4					5
HI3	74H04	11.4	11.4	11.4	11.4	11.4	14
H14	7438	6.5	6.5	12.2	12.2		/
)1	74H04	6.0	6.0	6.0	6.0	-	
J2	74HI03	6.0	6.0	\vdash		\vdash	4
13	3003	6,2	6.3	6.4	6.4	1	1
J4 15	7442 74HII	6.7	112 5	12 5	19	<u> </u>	
.12 .16	74510	12.9	12.10	12.10			5
J7	74HI08	12.10	12.10				
ж	745114	12.9	12.10				
)7	7438	_	12.2			\mathbb{Z}	/
910	7438	12.0		12.0	12.0		
	7438	•	12.1	12.1	12.1	1	1
<u> 112</u>	7438	12.2	12.2	12,2	12.2	/	4
	74HI03	10.0	10.1	/_	/		<u> </u>
116	74H74	10.0	10.0		<u> </u>		\vdash
				\vdash	<u> </u>		
- 1	74H50	6.1	6.2			\leq	4
	74500 74198	6.5	4.5	4.5			
K4	74198	6.0					
	74574	6.3	6.4				
	74504	6.5	6.5	12.6	12.6	12.8	12.10
	74500	12.10		12.10	12.10		
	74HI03	12.9	12.9				
K?	7438	12.0		12.1	12.1		/
кю	3404	12.0	1	12.0		12.0	12.0
KII	3404	12.1	12.1	12.1	12.1	12_1	12.1
KI2	3404	12.2		12,2	12.2		12.2

LOC	CHIP TYPE	1	**	HATE C	550	-	
	and the second section of the second	 	r	1		, ,	
KI3	3001	10.0	ю.о	10.0	ю.0	/	K,
K14	741121	10.0	10.0			/	
Į!	74161	6,0					
ע	74161	60					
- T-	-	1	-		~		-
		 			4		
15	74455	6.3					-
14	3001	-	_		_		
		12.9	·	12.10	12.10		
ט	74H74	6.1	12.10				/
LB.	74H2I	12.6	12.9	\leq	/_,		<u>/_</u>
L7	74510	12.9	12.9				
LIO	8714	12.0	12.0	12.0			
LII	8714	12.1	12.1	12.1			
LI?	8T14	12.2	12.2	12.2			/
U3	74504	10.1	10,1	Ю.1	10.1	10.1	10,1
Li4	74511	10.0	10.1	10.1			
		1.0.0					
	2415	1	17				1-
MI	74157	6.0	/-	<u> </u>	4		<u> </u>
M2	74157	6.0	K-,	- -	<u> </u>		-
M3	B204	ـعمـ	/	<u> </u>	<u> </u>	/_	<u></u>
177	8704	100	/				
MS	3001	6.1	11.7	11.3	11.3		<u></u>
₩6	7438	12.8	12.10				
M7	7436	12.10	12.10				
MB	74520	12.9	12.9				
MP	74H00	12.6	12.7	12.9	·		
MIO	BT14	12.0	12.0	12.0			
MII	8114	12.1	12.1	12.1			
MIZ	5714	-					
		112.2	12.2	12.2			
WI3	7438	10.0	10.0	10.1	10.1		
MI4	74500	10.0	10.1	10.1	10.1		_
				<u> </u>			
NI	74504 .	5.2	5.2	5.2	5.2		Ĺ.,
Z 2	74504 . 7438	5.2	5.2	5.2	5.2	\geq	2
		5.2	5.2	6.4			
NZ	7438	6.4		6.4		;;	
72 73	7438 7438	6.4	6.4	6.4	6.4	- 52	
72 73	7438 7438	6.4	6.4	6.4	6.4	52	.,
22 23 2	7438 7438 74H04	5.2 6.4 5.2	6.4	6.4	6.4	53	;;
2 2 2 2	7438 7438 74H04 74H108	5.2 6.4 5.2 12.6	1 6.4	6.4	6.4		
2 2 2 2 2 2	7438 7438 74404 74H08 74S10	5.2 6.4 5.2 12.6 6.4	5.2	6.4	6.4		
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74404 74408 74510 74500	5.2 6.4 5.2 12.6 6.4 12.9	6.4 5.2 12.10 12.7	6.4	6.4		
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74404 744108 74510 74500 74511 74520	5.2 6.4 5,2 12.6 6.4 12.9 12.7	1 6.4	6.4	6.4		
7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	7438 7438 74404 74408 74510 74500 74511	5.2 6.4 5,2 12.6 6.4 12.9 12.7 12.9	1 6.4 5.2 1 12.10 12.9 12.9	6.4 5.2 12. 9	5.7		72/2/
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74404 74408 74510 74510 74500 74511 74520 745114 74405	5.2 6.4 5,2 12.6 6.4 12.9 12.7	1 6.4	6.4 5.2 12. 9	6.4		:2
7 7 7 7 7 7 7 7 7	7438 7438 74404 74408 74510 74510 74500 74511 74520 745114	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1	1 6.4 5.2 1 12.10 12.9 12.9	6.4 5.2 12. 9	5.7		72/2/
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74404 74408 74510 74500 74511 74520 745114 74405 82562	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 12.9	1 6.4 5.2 1 12.10 12.9 12.9	6.4 5.2 12. 9	5.7		72/2/
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74H04 74H08 74S10 74S00 74S11 74S20 74S114 74H05 82S62 82S62	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1	1 6.4 5.2 12.10 12.9 12.9 12.9	6.4 5.2 12.7 12.10	12.9	10.0	10.0
N 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74404 74408 74510 74510 74500 74511 74520 745114 74405 82562 82562	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1	1 6.4 5.2 12.10 12.9 12.9 12.9 10.0	12.9 12.9 10.0	5.7		72/2/
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74404 744108 74510 74510 74500 74511 74520 745114 74405 82562 82562 744104 74500	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 5.0	1 6.4 5.2 12.10 12.9 12.9 12.9 10.0 5.0	12.¥ 12.₹ 10.0 5.0 5.2	15.7	10.0	5.0
22 23 2 25 25 25 25 27 27 27 27 27 27 27 27 27 27 27 27 27	7438 7438 74404 74408 74510 74510 74500 74511 74520 745114 74405 82562 82562 74404 74500 74404	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 5.0 5.2	1 6.4 5.2 12.10 12.9 12.9 12.9 10.0 5.0 5.2 5.1	6.4 5.2 12.4 10.0 5.0 5.0 5.1	12.9	5.0	5.0
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74404 744108 74510 74510 74500 74511 74520 745114 74405 82562 82562 744104 74500	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 5.0	1 6.4 5.2 12.10 12.9 12.9 12.9 10.0 5.0	12.¥ 12.₹ 10.0 5.0 5.2	12.9	10.0	5.0
22 23 2 25 25 25 25 27 27 27 27 27 27 27 27 27 27 27 27 27	7438 7438 74404 74408 74510 74510 74500 74511 74520 745114 74405 82562 82562 74404 74500 74404	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 5.0 5.2	1 6.4 5.2 12.10 12.9 12.9 12.9 10.0 5.0 5.2 5.1	6.4 5.2 12.4 10.0 5.0 5.0 5.1	12.9	5.0	5.0
22 23 2 25 25 25 25 27 27 27 27 27 27 27 27 27 27 27 27 27	7438 7438 74404 74408 74510 74510 74500 74511 74520 745114 74405 82562 82562 74404 74500 74404	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 5.0 5.2	1 6.4 5.2 12.10 12.9 12.9 12.9 10.0 5.0 5.2 5.1	12. F 12. F 12. It 10. D 5. 0 5. 2	12.9	5.0	5.0
22 23 24 25 27 28 27 27 27 27 27 27 27 27 27 27 27 27 27	7438 7438 74404 74404 74408 74510 74500 74511 74520 745114 74405 82562 82562 74404 74404 74404	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 5.0 5.0 5.1	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 5.1	12.9° 10.00 5.00 5.2° 12.6° 12	12.9	5.0	5.0
22 23 24 26 27 28 28 28 29 21 22 21 22 21 22 21 22 21 22 21 22 21 22 21 22 21 22 21 22 21 22 21 21	7438 7438 74404 74404 74408 74510 74500 74511 74520 745114 74405 82562 82562 74404 74404 74404	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 5.1	6.4 5.2 12.10 12.7 12.9 10.0 5.0 5.1 5.1	12.9° 10.00 5.00 5.2° 12.6° 12	12.9 10.0 5.0 5.1 12.6	5.0	5.0
22 23 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7438 7438 74404 74404 74408 74510 74500 74511 74520 745114 74405 82562 82562 74404 74404 74400 3001	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 12.9 10.0 10.1 10.1 10.1 10.1 10.1 10.1 10	6.4 5.2 12.10 12.7 12.9 10.0 5.0 5.1 12.6	12. °C 12. 10 D 5.0 5.2 5.1 5.2 12.6 12.10	12.9 10.0 5.0 5.1 12.6	5.0	5.0
72 73 75 78 75 78 75 75 75 75 75 75 75 75 75 75 75 75 75	7438 7438 74404 74404 74408 74510 74500 74511 74520 745114 74404 74404 74404 74400 3001 74504 74500	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 10.1 17.6 17.6 17.6 17.6 17.6 17.6 17.6 17	6.4 5.2 12.10 12.7 12.9 10.0 5.0 5.1 5.1 12.6 12.10 12.8	5.0 5.2 10.0 5.0 5.2 5.1 5.2 12.6 12.0 12.0 12.0	12.9 12.9 19.0 5.0 5.1 5.2	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74404 74408 74510 74500 74511 74520 745114 74404 74404 74404 74404 74404 74500 74501 74504 74504 74504 74507	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 10.1 12.9 12.9 10.0 11.7 12.9 12.9 10.0 10.1 10.1 10.1 10.1 10.1 10.1 10	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 5.1 12.6 12.10 12.8 12.7 12.7	5.0 5.2 10.0 5.0 5.2 5.1 5.2 12.6 12.0 12.0 12.0	12.9 12.9 19.0 5.0 5.1 5.2	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74404 74408 74510 74500 74511 74520 745114 74505 82562 82562 74404 74500 74404 74500 74404 74500 74511 74504 74500 74511 74504 74500 74511 74504 74500 74511	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 10.1 12.6 12.6 12.10 12.7 12.6 12.10 12.7 12.6 12.10	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.2 5.1 12.6 12.10 12.8 12.7 12.7 12.9	5.0 5.2 12. \(\psi\) 10.0 5.0 5.2 5.1 12.6 12.10 12.9 12.8	12.9 12.9 19.0 5.0 5.1 12.6 12.10 12.9	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74408 74408 74510 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74500 74501 74504 74504 74500 74511 74504 74504 74504 74504 74501 745114 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.7 12.9 10.0 5.0 5.0 5.1 12.6 12.10 12.7 7.2 6.1 12.10 12.7 12.9 12.9 10.0 10.1	6.4 5.2 12.10 12.9 10.0 5.0 5.0 5.1 5.1 12.6 12.10 12.8 12.7 12.9 12.9	5.0 5.2 12. \(\psi\) 10. \(\Delta\) 5.0 5.2 5.1 12. 6 12. 10 12. \(\psi\) 12. 8	12.9 12.9 15.0 5.0 5.1 12.6 12.10 12.9 12.9	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74408 74408 74500 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74500 74501 74504 74500 74512 745114 7438 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.0 5.1 12.6 12.7 2.6 12.7 2.6 12.7 12.9 12.9 10.0 10.1	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 12.6 12.10 12.8 12.7 12.9 12.9	5.0 12. \(\psi \) 10. \(\Delta \) 10. \(\Delta \) 12. \(\text{tr} \) 10. \(\Delta \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \)	5.0 12.9 12.0 5.0 12.10 12.9 12.9 12.9	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74408 74408 74510 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74500 74501 74504 74504 74500 74511 74504 74504 74504 74504 74501 745114 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 5.1 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.1 12.7 12.6 12.7 12.8 12.9 12.9 12.9 12.9 12.9 12.9 12.9 12.9	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 12.6 12.10 12.8 12.7 12.9 12.9 12.10	5.0 12. \(\psi \) 10. \(\Delta \) 10. \(\Delta \) 12. \(\text{tr} \) 10. \(\Delta \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \)	12.9 12.9 15.0 5.0 5.1 12.6 12.10 12.9 12.9	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74408 74408 74500 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74500 74501 74504 74500 74512 745114 7438 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 5.1 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.1 12.7 12.6 12.7 12.8 12.9 12.9 12.9 12.9 12.9 12.9 12.9 12.9	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 12.6 12.10 12.8 12.7 12.9 12.9	5.0 12. \(\psi \) 10. \(\Delta \) 10. \(\Delta \) 12. \(\text{tr} \) 10. \(\Delta \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \)	5.0 12.9 12.0 5.0 12.10 12.9 12.9 12.9	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74408 74408 74500 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74500 74501 74504 74500 74512 745114 7438 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 5.1 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.1 12.7 12.6 12.7 12.8 12.9 12.9 12.9 12.9 12.9 12.9 12.9 12.9	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 12.6 12.10 12.8 12.7 12.9 12.9 12.10	5.0 12. \(\psi \) 10. \(\Delta \) 10. \(\Delta \) 12. \(\text{tr} \) 10. \(\Delta \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \)	5.0 12.9 12.0 5.0 12.10 12.9 12.9 12.9	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74408 74408 74500 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74500 74501 74504 74500 74512 745114 7438 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 5.1 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.8 12.8 12.8 12.8 12.8 12.8 12.8 12.8	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 12.6 12.10 12.8 12.7 12.9 12.9 12.10	5.0 12. \(\psi \) 10. \(\Delta \) 10. \(\Delta \) 12. \(\text{tr} \) 10. \(\Delta \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \)	5.0 12.9 12.0 5.0 12.10 12.9 12.9 12.9	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74408 74408 74500 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74500 74501 74504 74500 74512 745114 7438 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 5.1 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.8 12.8 12.8 12.8 12.8 12.8 12.8 12.8	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 12.6 12.10 12.8 12.7 12.9 12.9 12.7 12.9 12.7	5.0 12. \(\psi \) 10. \(\Delta \) 10. \(\Delta \) 12. \(\text{tr} \) 10. \(\Delta \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \)	5.0 12.9 12.0 5.0 12.10 12.9 12.9 12.9	5.0	5.0
72 73 75 78 79 79 79 79 79 79 79 79 79 79 79 79 79	7438 7438 74404 74408 74408 74500 74500 74511 74520 745114 74405 82562 82562 744104 74404 74404 74404 74500 74501 74504 74500 74512 745114 7438 7438	5.2 6.4 5.2 12.6 6.4 12.9 12.7 12.9 10.0 10.1 10.1 5.0 5.2 5.0 5.1 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.8 12.8 12.8 12.8 12.8 12.8 12.8 12.8	6.4 5.2 12.10 12.9 12.9 10.0 5.0 5.1 12.6 12.10 12.8 12.7 12.9 12.9 12.7 12.9 12.7	5.0 12. \(\psi \) 10. \(\Delta \) 10. \(\Delta \) 12. \(\text{tr} \) 10. \(\Delta \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \) 12. \(\text{tr} \)	5.0 12.9 12.0 5.0 12.10 12.9 12.9 12.9	5.0	5.0

CODE IDENT NO.	523	533	REY
21101	С	W910040!	ВΥ
ECULE		!EKTET 2.0 CF	110.4

	Loc	CHIP TYPE		, - i arkapturi me-	W YKE	RE LISE	D	
				r			- 	
	<u>Q1</u>	7438	5.0	5.0	5.0	5.0		
٠,	<u>.</u> 35	7438	5.0	5.0	5.0	5.1		
	**************************************	7438	5.1	5.1	3.1	5.1		
	24	7434	5.1	5,1	5.7	5.7		
	DA.	Zehros	12.4	17.1				
	Q7	741108		12.10				
	Q8	8714	12.8	12.8	12.8			
	Q9	7438	12,7	-12.7	12.7	12.7		
1			12.6	12.6	12.6	12.6	12.7	12.7
	CiO.	48A0007-000	12.7	12.7	12.8	12.8	12.8	12.8
		-	12.8					
	QII	7436	12.3		12.3	12.3		
	012	3404	12.5	12.5	12.5		12.5	12.5
	013	3/104	12.4	12.4	12.4	·	12.4	12.4
	014	3404	12.3	12.3	12.3	12.3	12.3	12.3
	u -	7438	5.0	5.0	5.0	5.0	-	
	12	7438	5.0	5.0	5.0	5.1		
	23	7438	5.1	5.1	5.1	5.1		
	E4	7438	5.1	5.1	5.2	5.2		
	В	745113	5.2	5.2				
	R6	SPARE	14	PIN)			-	
	107	74500	6.3	12.10	12.10	12.10		
	168	74H04		12.8	12.8	12.8	12.8	12.10
	10	74H53	12.7	/		/	/_	
	#10 H1	8T14 7438	12.6	12.6	12.8	12.5		_
	RI 2	74H04	12.5	12.5	12.5	12.5	12.5	12.5
	83	74H04	12.4	12.4	12.4	12.4	12.4	-
	24	74104	12.3	12.3	12.3	12.3	12.3	12.3
		1		and and a second				
	<u> 51</u>	74H0I	8.0	8.0	8.0	8.0		
-	:2	74H01 74H04	8.0	8.0	8.0	8.0	0.3	0.3
			-			8.3	/	
-	.2 .53 .54	74H04 7474 74H05	8.0 8.4 8.0	8.0 8.4 8.0			9.6	
	12 53 54 55	74H04 7474 74H05 74H50	8.0 8.4 8.0 8.6	8.0 8.4 8.0 8.6	8.3	8.3	/	
	.2 .53 .54	74H04 7474 74H05	8.0 8.4 8.0	8.4 8.0 8.6 8.1	8.3	8.3	/	
	53 54 55 56	74H04 7474 74H05 74H50 74H74	8.0 8.4 8.0 8.6 8.1	8.0 8.4 8.0 8.6	8.3	8.3	/	
	53 54 55 56 57	74H04 7474 74H05 74H50 74H74 74S74	8.0 8.4 8.0 8.6 8.1 8.3	8.0 8.4 8.0 8.6 8.1 12.6	8.3	8.1	/	
	53 54 55 56 57 58	74H04 7474 74H05 74H50 74H74 74S74 7438	8.0 8.4 8.0 8.6 8.1 8.3	8.0 8.4 8.0 8.6 8.1 12.6	8.3	8.1	/	
	53 54 55 56 57 58 59	74H04 7474 74H05 74H50 74H74 74S74 7438 74S64	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7	8.0 8.4 8.0 8.6 8.1 12.6	8.3	8.1		
	.2 /53 .54 .55 .56 .57 .58 .59 .510	74H04 7474 74H05 74H50 74H74 74S74 7438 74S64 74S74	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4	1.0	8.3	/	
	53 54 55 56 57 58 59 510 511 512 513	74H04 7474 74H05 74H50 74H50 74H74 74S74 74S8 74S64 74S74 74S8 74H74 74H74	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.5	8.3 8.0 12.8 12.5 12.5	8.3 8.1 12.8 12.5 12.5 12.4	2.5	
	53 54 55 56 57 58 59 510 511	74HQ4 7474 74HQ5 74HS0 74HS0 74H74 74S74 74S8 74S64 74S74 74S8 74I74	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4	8,3 8,0 12.8 12.5 12.5	8.3 8.1 12.8 12.5 12.5	9.6	
	53 54 55 56 57 58 59 510 511 512 513 514	74HQ4 7474 74HQ5 74HQ5 74HQ6 74HQ6 74S74 74S8 74S64 74S74 7438 74I74 74I74 74I74	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.5 12.4	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	53 54 55 56 57 58 59 510 511 512 513 514	74HQ4 7474 74HQ5 74HQ5 74HQ6 74HQ4 74S74 74S8 74S64 74S74 74S8 74HQ4 74HQ4 74HQ4 74HQ4	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4 12.3	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.5	8.3 8.0 12.8 12.5 12.5	8.3 8.1 12.8 12.5 12.5 12.4	2.5	
	53 54 55 56 57 58 59 510 511 512 513 514	74HQ4 7474 74HQ5 74HQ5 74HQ6 74HQ6 74S74 74S8 74S64 74S74 7438 74I74 74I74 74I74	8.0 8.4 8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.4 12.5 12.4	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.5 12.4	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	53 54 55 56 57 58 59 510 511 512 513 514	74H04 7474 74H05 74H50 74H74 74S74 74S8 74S64 74S64 74S74 74S8 74I74 74I74 74I74	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.7 12.6 12.4 12.3 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	53 54 55 56 57 58 59 510 511 512 513 514	74H04 7474 74H05 74H50 74H74 74S74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74I74 74I74 74H01 4006 7474	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.3 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	2 53 54 55 56 57 58 59 510 511 512 513 514 11 12 13 14 15 16	74H04 7474 74H05 74H50 74H74 74S74 74S8 74S64 74S74 74J74 74J74 74J74 74H01 4006 74H4 74H30 74H50 74H50	8.0 8.4 8.6 8.1 8.3 12.8 12.7 12.4 12.5 12.4 12.3 8.0 8.0 8.6 8.6 6.1	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.3 8.0 8.4 8.0	8.3 8.0 12.8 12.5 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	2 353 54 55 56 57 58 59 510 511 512 513 514 11 12 13 14 15 16 17	74H04 7474 74H05 74H50 74H74 74574 7438 74564 74574 7438 74174 74174 74H01 4006 7474 74H30 74H50 74H50 74H50 74H11 742C	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.0 8.6 6.1 8.3	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.3 8.0 8.4 8.6 8.1 8.6	8.3 12.8 12.5 12.5 12.3 12.4 12.3	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	2 33 54 55 56 57 58 59 510 511 512 513 514 11 12 13 14 15 16 17 18	74H04 7474 74H05 74H50 74H74 74S74 74S8 74S64 74S74 74J74 74J74 74J74 74H01 4006 74H4 74H30 74H50 74H50	8.0 8.4 8.6 8.1 8.3 12.8 12.7 12.4 12.5 12.4 12.3 8.0 8.0 8.6 8.6 6.1	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.6 12.4 12.3 8.0 8.4 8.0	8.3 8.9 12.6 12.5 12.3 8.0	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	2 53 54 55 56 57 58 59 510 511 512 513 514 17 17 17 18 19	74H04 7474 74H05 74H50 74H74 74S74 74S74 74S8 74S74 74S74 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H50 74H11 742C 74SII	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.6 8.1 8.3 12.8	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3 8.0 8.4 8.1 8.6 8.1 12.8	8.3 12.8 12.8 12.5 12.3 8.0 12.6	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	27 53 54 55 56 57 58 59 510 511 512 513 514 11 17 17 18 19 110 110 110 110 110 110 110	74H04 7474 74H05 74H50 74H74 74S74 74S78 74S64 74S74 74S74 74H74 74H74 74H74 74H70 74H01 4006 7474 74H30 74H50 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H30 74H31	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.3 8.0 8.4 8.6 8.1 12.4 12.3	8.3 12.5 12.5 12.3 8.0 12.6	8.3 8.1 12.8 12.5 12.5 12.5 12.5 12.5 12.5	2.5	
	2 53 54 55 56 57 58 59 510 511 512 513 514 17 17 17 18 19	74H04 7474 74H05 74H50 74H74 74S74 74S74 74S8 74S74 74S74 74I74 74I74 74I74 74H01 4006 7474 74H30 74H50 74H50 74H11 742C 74SII	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3 8.0 8.4 8.1 8.6 8.1 12.8	8.3 12.8 12.8 12.5 12.3 8.0 12.6	8.3 8.1 12.8 12.5 12.5 12.3	2.5	
	2 33 34 55 56 57 58 59 510 512 513 514 11 12 13 74 75 16 17 18 19 11 11 11 11 11 11 11 11 11	74H04 7474 74195 74H50 74H50 74H74 74574 7438 74564 74574 74174 74H74 74H74 74H70 74H70 74H50 74H50 74H50 74H50 74H50 74H50 74H50 74H50 74H50 74H50	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 12.3	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3 8.0 8.4 8.1 8.6 8.1	8.3 12.8 12.5 12.5 12.3 12.4 12.3 12.6 12.6	8.3 8.1 12.8 12.5 12.5 12.5 12.5 12.5 12.5	2.5	
	2 33 34 55 56 57 58 59 510 511 512 513 514 11 12 13 14 15 17 18 19 11 11 11 11 11 11 11 11 11	74H04 7474 74H05 74H50 74H50 74H74 74574 74574 7458 74564 74574 74174 74H74 74H70 4006 7474 74H50 74H50 74H50 74H50 74H50 74H50 74H11 7420 74SH1 7438 8T14	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 12.3	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3 8.0 8.1 12.4 12.5 12.4 12.5 12.4 12.5	8.3 12.8 12.5 12.5 12.3 12.4 12.3 12.6 12.8	8.3 8.1 12.8 12.5 12.5 12.5 12.5 12.5 12.5	2.5	
	22 353 354 355 356 357 358 359 3510 3512 3513 3514 71 72 73 74 75 76 77 78 19 310 111 112 112 113	74H04 7474 74195 74H50 74H50 74H74 74574 74574 7458 74564 74574 7438 74H74 74H74 74H74 74H70 74H70 74H50 74H50 74H50 74H11 742C 74S11 7438 8T14 8T14	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.0 8.6 8.1 12.7 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.3 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.6 12.6 12.7 12.6 12.6 12.7 12.6 12.7 12.6 12.7 12.6 12.7 12.8	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3 8.0 8.1 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5	8.3 12.8 12.5 12.5 12.3 12.4 12.3 12.6 12.8 12.8 12.8 12.8 12.5 12.8	8.3 8.1 12.8 12.5 12.5 12.5 12.5 12.5	2.5	
	22 353 354 355 356 357 358 359 3510 3512 3513 3514 71 72 73 74 75 76 77 78 19 310 111 112 112 113	74H04 7747 74H05 74H50 74H74 74574 74574 74574 7458 74564 74574 7438 74H74 74H74 74H74 74H70 74H70 74H50 74H50 74H11 7420 74H30	8.0 8.4 8.0 8.6 8.1 12.7 12.6 12.4 12.5 12.4 12.3 8.0 8.0 8.4 8.0 8.6 8.1 12.7 12.4 12.3 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3 8.4 8.1 8.6 8.1 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 8.0 8.1 12.4 12.5 8.0 8.1 12.4 12.5 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.3 12.8 12.5 12.6 12.6 12.6 12.6 12.8 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.5 12.5 12.5 8.0	2.5	
	22 353 354 355 356 357 358 359 3510 3512 3513 3514 71 72 73 74 75 76 77 78 19 310 111 112 112 113	74H04 7474 74H05 74H50 74H50 74H50 74H74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74I74 74I74 74H01 4006 74H01 74C0 74HII 742C 74SII 74SII 74SII 74SII 74SII 74SII 74SII 74H01 74F01 74F01 74F01 74F01 74F01 74F01 74F01 74F01 74F01 74F01	8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.7 12.6 12.7 12.8 12.7 12.8 8.0 8.0 8.0 8.1 12.7 12.3 12	8.0 8.4 5.0 8.6 8.1 12.6 12.8 12.6 12.8 12.3 8.4 12.3 8.6 12.4 12.3 8.6 12.4 12.5 12.4 12.3 8.6 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.5 12.6 12.	8.3 12.8 12.5 12.5 12.3 12.4 12.3 12.6 12.8 12.8 12.8 12.8 12.5 12.8	8.3 8.1 12.8 12.5 12.5 12.5 12.5 12.5	2.5	
	22 353 354 355 356 357 358 359 3510 3512 3513 3514 71 72 73 74 75 76 77 78 19 310 111 112 112 113	74H04 77474 774H05 774H50 774H74 774S74 774S74 774S74 774S74 774S74 774S74 774S74 774S74 774S74 774S74 774F74 774F74 774F70 774H50 774H50 774H50 774H50 774H50 774H50 774H50 774H50 774H50 774H50 774H50 774H50 774H50 774H11 7742C 774S11 77438 8T14 8T14 8T14 774F74	8.0 8.4 8.0 8.6 8.1 12.8 12.7 12.6 12.4 12.3 8.0 8.0 8.4 8.3 12.8 12.7 12.4 12.3 8.0 8.0 8.1 8.0 8.0 8.1 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.0 8.4 8.0 8.6 8.1 12.6 12.8 12.4 12.5 12.4 12.3 8.4 8.1 8.6 8.1 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 8.0 8.1 12.4 12.5 8.0 8.1 12.4 12.5 8.0 8.0 8.0 8.0 8.0 8.0 8.0 8.0	8.3 12.8 12.5 12.6 12.6 12.6 12.6 12.8 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.5 12.5 12.5 8.0	2.5	
	22 353 354 355 356 357 358 359 3510 3512 3513 3514 71 72 73 74 75 76 77 78 19 310 111 112 112 113	74H04 7474 74H05 74H50 74H50 74H50 74H74 74S74 74S8 74S64 74S74 74S8 74I74 74I74 74I74 74I74 74I74 74H01 4006 74H01 74C0 74HII 742C 74SII 74SII 74SII 74SII 74SII 74SII 74SII 74H01 74F01 74F01 74F01 74F01 74F01 74F01 74F01 74F01 74F01 74F01	8.0 8.6 8.1 8.3 12.8 12.7 12.6 12.7 12.6 12.7 12.8 12.7 12.8 8.0 8.0 8.0 8.1 12.7 12.3 12	8.0 8.4 5.0 8.6 8.1 12.6 12.8 12.6 12.8 12.3 8.4 12.3 8.6 12.4 12.3 8.6 12.4 12.5 12.4 12.3 8.6 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.4 12.5 12.5 12.6 12.	8.3 12.8 12.5 12.6 12.6 12.6 12.6 12.8 12.5 12.3	8.3 8.1 12.8 12.5 12.5 12.5 12.5 12.5 8.0	2.5	

	property of the second second second second						
roc	CHE TYPE		٧	Were	RED	or and the second	
US	74100	6.1	8.0	8.1	8.6		
V7	74H106	8.5	8.6			/_	_
UB	74511	11.3	12.8	12.10		/	\angle
<u>v?</u>	93H77	12.7		4			
שוע.	74574	12.0	12.6	\leq			
ini.	7538	12.3	12.3		12.2		
UIZ	6714	12.5		12.5	/		
UI3	8714	12.4		12.4			_
UK4	8T14	12.3	12.3	12.3			
VI	7493	8.3	8.3	8.3	8.3		
V2 V3	7473 7474	8.4	8.3	8.3	8.3		
V4	74193						
	74H2f	8.5	8.5	4		<u></u>	<u> </u>
V5 V6	74H04	8.5		-			<u> </u>
V7	74HII	8.1	8.3	8.4	8.5	8.1	
	74511	12.7		12.9			<u> </u>
V8		12.7	12.8	12.10			ビ
V9	74511	12.7		12.7			۲
VIO	8714	12.6	12.6	 -			4
AII	7438	12,4		12,4		<u></u>	-
VI2	48A0007-00 0	12,0		12.0		12.0	
¥12		_الم2ل	12.5	12.5	12.5	-12.5	12.
		12.5	12.1	-	12	12.2	12.3
V13	48A0007-000	12.1	12.4	12.1	12.1	12.4	12.2
		12.0	12.2	12.2	12.2	12.2	12.2
VH.	48A0007-000	12.2	12.3	12.3	12.3	12.3	12.3
		12.3	-				
~	-		1				
wi	7493	8.3	8.3	8.3	8.3		-
W2	7474	8.4	8,4			/	
W3_	7474	8.4	8.4				
W4	74193	8.5	_			\geq	
¥5.	74H21	8.5	8.5				/
W6	6006	8.0	8.6				/
w7	74H108	8.5	8.6				/
WB	74H05	9.0	9.0	9.0	9.0	9.0	9.0
W9	74197	9.1	\vdash	<u> </u>			/_
wю	3001	9.0	9.0	7.0	9.1		/_
WII	7475	9.1	9.1	9.1	9.1	\leq	$\!$
-	THE RESERVE OF THE PERSON NAMED IN COLUMN						
				 		· · ·	ļ
							
				-	<u> </u>		-
XI	741101	80	-				/
X2	ZAHII	111	8.1	2.2			4
X3	3001	8.0	8.0	8.2	8.2		<u> </u>
X4	74H74	8.1	8.1	/	-	<u> </u>	\vdash
X5	74H00 7410	8.5	8.5 8.1	8.5	8.5		/-
X6	7474	8.0		اثاً ا			/
X7 X8	7274 74H04	8.6	9.0	9.0	0 0	9.0	9.1
X9		9.1	۳	۳	9.0		خا
	74197		-	1			K
X10	74H108	7,0	9.0	! -	<u></u>		15
X!!_	7475	2.!_	2-1	7.1	9.1		\vdash
XI3	IM6402	92	1	1			1
		 	<u> </u>			<u> </u>	<u> </u>
			 				
YI	74197	8.2					
¥2	7474	8.2	8.2				
Y3	74H04	8.0	8.0	8.0	8.0	8.1	8.7
Y4	3001	8.0	8.1	8.1	8.5		
Y5	7474	8.5	8.5				
¥6	74H00	8.1	7.0				

7.

ļ.									
Į.		C1 110		31,140 PARKET NO.			gen-Tailing, sufferen		1
ŀ	\propto	CHAP TYPE	i	100	war u	220			
- 1					-				
	Y7	74100	8.6	1	1				1
	1								
-	Y8	74HII	7.0	7.0	7.1				
1	44	74197	9,1						ĺ
r	1					~			l
- 1.3	YIQ	74172	2.2						
- 1									
-	XII		2.0	بالمال	2.0	J.R.			i
- 1	Y12	74HOI	9,2	9.7	9.2	2.2			
L	Y12.5	Z6H01	9.2	9.2	9.2	9.1			l
- (
-		a promote the second second					-		ŀ
- 1	- 1							1	
r					-		Marian Co. S. C.	****	i
L							HAZINE'S MENTES		l
- 1	ZI I	74197	8.2						
-					£	-			
- 1	Z2	74197	8.2						
- 17	zo l	THE RESERVE THE PERSON NAMED IN COLUMN TWO IS NOT	***************************************						
<u>-</u>		· ·							ı
- 1	Z4	74H04	8.1	8.2	8.2	8.2	8.6	8.6	ľ
17	75	7413	-						1
L	Z5	7413	8.2						
- 1:	Z6	74HII	8.6	8.6	8.4			//	l
-						£			l
L	Z7	74H2I	1.5						
Г	Z8	74H04			.0 1				l
- h			7.0	9.0	9.1	9.7	9.2	2.3	
-1:	z•	7474	9.1	9.1					
-									
L	ZIO	74123	9.0	9.1					
1	ZII	3001	7.0	7.0	7.0	9.1		1./1	
г									
1	Z12	3001	5.6	9.2	2.2				l
- 6									
	212.5		• 0	2.1	<u> </u>	<i></i>	~	۲	
- 12	ZI3	6006	9.0	9.0	سرا			// [ĺ
		48A0005-000			7				
-	-		9.3		/	<u>/</u>	<u></u>		
- 12	Z!4	48A0005-000	9.3						
f									
L									l
- 1						1	1		
ŀ									_
- 1.									
г									
ŀ								And Department	
- 1				1					
ı.									
-									
- 1	1			•			1		ŀ
H									
L			l						l
- 1									ı
ŀ									
ł						.	J		•
٢			1		1		1		
-			ļ				ļ		1
- 1			1	ı	ı	1	1		i
r				1		-			1
L			<u> </u>						1
- 1	i		l	•	l	1	•		ı
ŀ			i						1
L				<u> </u>		<u> </u>			1
П					ł				ı
ŀ			ļ			 	 		ı
1						L			1
ľ				1	1	1	1		١
ŀ				 	 	f	}		1
1			l	ŧ.	j	j	<u>. </u>	l '	١
t			1	T	1	1	1) ·	1
ŀ									1
1			L	1	L	1			1
Ì				1	1	i			1
• }.			ļ	 	}	!	}	 	ł
- 1			1	1	1	1	ł	l	1
t		·	1	1			1	T	1
L			ļ	ļ	ļ	}	ļ		ł
- 1			ı	Į	1	1	}	1	1
ŀ			r	I	<u> </u>	1	Γ		1
				 	ļ	<u> </u>	<u> </u>		1
L				l	1	1	l	1	
ŀ								***********	(
Ì			-		1	-	•	1	
ļ				_			-	-	
						(Standard Inc.)			

21101 C W 9100401 BY

-

49

50

11.3

4.0

MCRB-

GND

49

50

IUJX-I

GND

21101 C W9100401 B

5.2

4.0

۷9

50

MINCO

GND

N/U

4.0

PETERSONAL GLASSIAN MICHAEL

49

50

DRYF-I


GND


6.4

4.0


ADI 4127 Mam 4.0 801 4207 MEM NAU 2 GND 4.0 1 GND 4.0 ADZ 420.4V NAU 802 420.6V NAU 3 GND 4.0 2 FA00- 12. ADJ -17V 4.0 103 -17V 4.0 4.0 50 HOV 4.0 4 GND 4.0 4 FA02- 12. ADJ -17V 4.0 103 -17V 4.0 5 BTEDY NAU 5 FA03- 12. ADJ -17V 4.0 100 4-17V 4.0 5 BTEDY NAU 5 FA03- 12. ADJ -17V 4.0 100 4-17V 4.0 5 BTEDY NAU 5 FA03- 12. ADJ -17V 4.0 100 4-17V 4.0 5 BTEDY NAU 5 FA03- 12. ADJ -17V 4.0 100 4-17V 4.0 5 BTEDY NAU 5 FA03- 12. ADJ -17V 4.0 100 4-17V 4.0 5 BTEDY NAU 6 GND 4.0 6 FA04- 12. ADJ -17V 4.0 100 4-17V 4.0 7 GD- 12.8 7 FA03- 12. ADJ -17V 4.0 100 809 4-5V 4.0 7 GD- 12.8 7 FA03- 12. ADJ -17V 4.0 100 809 4-5V 4.0 7 GD- 12.8 7 FA03- 12. ADJ -17V 4.0 100 809 4-5V 4.0 7 GD- 12.8 11 FA03- 12. ADJ -17V 4.0 100 809 5 GND 4.0 10 GND 4.0 10 FA04- 12. ADJ -17V 4.0 100 809 5 GND 4.0 10 GND 4.0 10 FA04- 12. ADJ -17V 4.0 100 809 5 GND 4.0 10 GND 4.0 10 FA04- 12. ADJ -17V 4.0 100 809 6 GND 4.0 10 GND 4.0 10 FA04- 12. ADJ -17V 4.0 100 802 6 MAYABO1- 12.0 12 GND 4.0 12 FA10- 12. ADJ -17V 4.0 12.0 12.0 12 GND 4.0 12 FA10- 12. ADJ -17V 4.0 12.0 12.0 12 GND 4.0 12 FA10- 12. ADJ -17V 4.0 12.0 12.0 12 GND 4.0 12 FA10- 12. ADJ -17V 4.0 12.0 12.0 12.0 13 FMS- 12.8 13 FA11- 12. ADJ -17V 4.0 12.0 12.0 12.0 13 FMS- 12.8 13 FA11- 12. ADJ -17V 4.0 12.0 12.0 12.0 13 FMS- 12.8 13 FA11- 12. ADJ -17V 4.0 12.0 12.0 12.0 12.0 13 FMS- 12.8 13 FA11- 12. ADJ -17V 4.0 12.0 12.0 12.0 12.0 13 FMS- 12.0 12.0 12.0 12.0 12.0 12.0 12.0 12.0				M CONNECT	OR			J7	A CONNECTOR	ı		J'I CONNECTOR	
AND 1177 New	•	'in	Function	Shaet	Pin	Function	Shape						Shops
ASS - 150, W - 140	- 1	. ni	417V 44-m	4.0	***	420V MEM	NA.						4.0
ASS - 177													12.0
AM -17Y													12.0
ASS 9-Y		L04	-12V	4.0	804	-12V						PA034	12.0
ASS 9-Y		4.05	LF RT C+	8.2	BO5	+5V MEM	NΔ	6				PA04+	12.0
ASS 9-Y	•	NO6	+5V ½	4.0	806	+5∀	4.0	7	START-	12.8	7	PAOS+	12.0
APP SND								8	GND	4.0	8	PA06*	12,1
AD 975A- 11	•											•	12.1
All MYANDH 12,0 B2 MYANDH 12,0 B2 MYANDH 12,0 B3 MYANDH 12,1 B3 MYANDH 12,2 B3 MY													12,1
A22 MYAADS 12,0 N2 MYANDS 13,0 N2 MYANDS 13,0 N3 MASS 13,0 N3 N4 MASS 14,0 N4 MASS 14,0 N4 MASS 15,0 N4 MASS													1
A31													12.1
AM MYARD- 12.0 BM MYARD- 12.0 BM MYARD- 12.0 BM GND 4.0 B FAIS- 12.7 MYARD- 12.0 BM MYARD- 12.0 BM MYARD- 12.0 BM MYARD- 12.0 BM MYARD- 12.0 BM MYARD- 12.0 BM MYARD- 12.1 BM GND 4.0 BM FAIS- 12.7 BM FAIS- 12.1 BM GND 4.0 BM FAIS- 12.7 BM FAIS- 12.1 BM GND 4.0 BM GND 4.0 BM GND 4.0 BM GND 4.0 BM		A13	MYAA02+	12.0	143								12.2
AND MYANDS		414	MYAA03+	12.0	B 14	MYA803+	12.0						12.2
ATT MYARAGE 12.1 BT MYARAGE 12.1 II GIND AGE 12.1 II GIND AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.7 III FAILED AGE 12.1		LI5	MYAA04+	12.0	815	MYA804+	12.0	16	GND	4.0	16	PA14+	12.2
ASS MYTARDS 12.0 BB MYTARDS 12.1 IN ACES 12.7 IN FAID 12. ASS MYTARDS 12.0 BB MYTARDS 12.1 32 GND 4.0 20 21.13 IN TARDS 12.1 SD MYTARDS 12.1								17	ACK3-	12.7	17	PAIS-	12.2
A39 AVAAGE 12.0 SB AFARE 12.1 20 GND 4.0 20 F2-15- 12. A20 AVAAGE 12.1 30 AFARE 12.1 27 GRD 4.0 12 F000- 12. A21 MYMAGE 12.1 32 MYMAGE 12.1 32 MYMAGE 12.1 22 GRD 4.0 12 F000- 12. A22 MYMAGE 12.1 32 MYMAGE 12.2 32				•									12.2
A20 WYAARD- 12.1 500 MYABRD- 12.1 22 ACC2- 12.7 2 FAIN- 12. AZI MYABRD- 12.1 122 MYABRD- 12		•											12.2
A22 MYAADA													12.2
A22 MYAND- NVU B2 AFYAND- 12.1 22 160- 12.6 23 F001- 12. A28 MYAND- NVU B2 AFYAND- 12.1 24 OND 4.0 24 F002- 12. A29 MYAND- NVU B25 MYAND- 12.1 25 MAD 4.0 24 F002- 12. A28 MYAND- NVU B25 MYAND- 12.1 25 OND 4.0 28 F004- 12. A29 MYAND- NVU B27 MYAND- 12.7 128 MYAND- 12.2 28 OND 4.0 28 F004- 12. A29 MYAND- NVU B27 MYAND- 12.2 28 MYAND- 12.2 28 OND 4.0 28 F004- 12. A29 MYAND- NVU B27 MYAND- 12.2 29 MYAND- 12.2 29 MOD 4.0 28 F004- 12. A29 MYAND- NVU B27 MYAND- 12.2 29 MYAND- 12.2 29 MOD 4.0 20 F004- 12. A29 MYAND- NVU B27 MYAND- 12.2 29 MYAND- 12.2 29 MOD 4.0 20 F004- 12. A20 MYAND- NVU B27 MYAND- 12.2 30 OND 4.0 20 F004- 12. A21 MYAND- NVU B31 MYAND- 12.2 31 OND 4.0 20 F004- 12. A22 MYAND- NVU B31 MYAND- 12.2 32 OND 4.0 20 F004- 12. A23 MYAND- NVU B31 MYAND- 12.2 32 OND 4.0 20 F004- 12. A24 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 20 F004- 12. A25 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 32 F004- 12. A26 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 32 F004- 12. A27 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 34 F004- 12. A28 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 34 F004- 12. A39 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 34 F004- 12. A30 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 34 F004- 12. A31 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 34 F004- 12. A32 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 34 F004- 12. A33 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 34 F004- 12. A34 MYAND- NVU B31 MYAND- 12.2 33 OND 4.0 39 F004- 12. A35 MYAND- NVU B31 MYAND- 12.2 38 OND 4.0 39 F004- 12. A36 MYAND- 12.3 MA MYAND- 12.3 38 OND 4.0 39 F004- 12. A37 MYAND- 12.4 12.5 MA MYAND- 12.0 MAD 12.0													12. 2
A22 MYMAID- NAU E23 MYMAID- 12,1 32 OND 4.0 24 P003- 12, A24 MYMAID- 12,1 E24 MYMAID- 12,1 25 RAD- 12,8 25 P003- 12, A25 MYMAID- 14/U E25 MYMAID- 12,1 26 OND 4.0 26 P003- 12, A26 MYMAID- 14/U E27 MYMAID- 12,2 27 OPARD NAU 27 P003- 12, A27 MYMAID- 14/U E27 MYMAID- 12,2 28 ROAD 4.0 28 P003- 12, A28 MYMAID- 12,2 129 MYMAID- 12,2 29 ROAD 12, A29 MYMAID- 14/U E27 MYMAID- 12,2 29 ROAD 12, A29 MYMAID- 14/U E27 MYMAID- 12,2 29 ROAD 12, A20 MYMAID- 14/U E27 MYMAID- 12,2 29 ROAD 12, A20 MYMAID- 14/U E27 MYMAID- 12,2 29 ROAD 12, A20 MYMAID- 14/U E27 MYMAID- 12,2 30 OND 4.0 30 P003- 12, A21 MYMAID- 14/U E27 MYMAID- 12,2 30 OND 4.0 30 P003- 12, A22 MYMAID- 14/U E27 MYMAID- 12,2 30 OND 4.0 31 P003- 12, A23 MYMAID- 14/U E27 MYMAID- 12,2 33 SYRT-F 12,8 33 P013- 12, A23 MYMAID- 14/U E27 MYMAID- 12,2 33 OND 4.0 34 P013- 12, A23 MYMAID- 14/U E27 MYMAID- 12,2 33 OND 4.0 34 P013- 12, A23 MYMAID- 14/U E27 MYMAID- 12,2 33 OND 4.0 34 P013- 12, A24 MYMAID- 14/U E27 MYMAID- 12,2 38 OND 4.0 34 P013- 12, A25 MYMAID- 14/U E27 MYMAID- 12,2 38 OND 4.0 38 P013- 12, A26 MYMAID- 14/U E27 MYMAID- 12,2 38 OND 4.0 38 P013- 12, A27 MYMAID- 14/U E27 MYMAID- 12,2 38 OND 4.0 38 P013- 12, A28 MYMAID- 12,1 MMWAYA- 6.3 E28 OND 4.0 29 SMAE NAU 27 P013- 12, A29 MMOYA- 6.3 E28 OND 4.0 29 SMAE NAU 27 P013- 12, A20 MYMAID- 12,2 E27 MYMEID- 12,3 E28 MWOYA- 6.5 40 GND 4.0 40 P013- 4.0 A21 MMWAYA- 12,8 E43 MMOYA- 6.5 40 GND 4.0 1 TYY- 9.3 A22 MYMAID- 12,3 E44 MYDESD- 12,3 E28 MYDESD- 12,4 E28 MYDESD- 12,5 E28 MYDESD- 12,5 E28 MYDESD- 12,5 E28 MYDESD- 12,5 E28 MYDESD- 12,					•								12.3
A28 MCMAIT- NVU 125 MCMAIT- 12.1 28 MCMAIT- 12.1 28 MCMAIT- 12.1 28 MCMAIT- 12.2 30 MCMAIT- 12.2 30 MCMAIT- 12.2 30 MCMAIT- 12.2 30 MCMAIT- 12.2 30 MCMAIT- 12.2 31 MCMAIT- 12													12.3
A22 MYANI2- N/U S27 MYMBI2- 12.2 28 GND 4.0 28 FD04- 12. A28 MYANI3- N/U S27 MYMBI2- 12.2 28 GND 4.0 28 FD04- 12. A29 MYANI3- N/U S29 MYMBI3- 12.2 29 MGL- 12.6 27 F207- 12. A29 MYMAI3- N/U S29 MYMBI3- 12.2 29 GND 4.0 30 F208- 12. A31 MYMAI4- N/U S31 MYMBI3- 12.2 31 GNAE N/U 31 FD04- 12. A32 MYMAI3- N/U S31 MYMBI3- 12.2 32 GND 4.0 32 FD05- 12. A33 MYMAI3- N/U S31 MYMBI3- 12.2 33 SYRT-R 12.3 33 FD15- 12. A34 MYMAI4- N/U S31 MYMBI3- 12.2 34 GND 4.0 32 FD05- 12. A35 MYMAI3- N/U S31 MYMBI3- 12.2 34 GND 4.0 32 FD05- 12. A36 MYMAI3- N/U S30 MYMBI3- 12.2 34 GND 4.0 34 FD12- 12. A37 MYMAI3- N/U S30 MYMBI3- 12.2 34 GND 4.0 34 FD12- 12. A38 MYMAI3- N/U S30 MYMBI3- 12.2 34 GND 4.0 34 FD13- 12. A39 MYMAI3- N/U S30 MYMBI3- 12.2 34 GND 4.0 34 FD13- 12. A30 MYMAI3- N/U S30 MYMBI3- 12.2 34 GND 4.0 34 FD13- 12. A31 MYMAI3- N/U S30 MYMBI3- 12.2 34 GND 4.0 34 FD13- 12. A32 MYMAI3- N/U S30 MYMBI3- 12.2 34 GND 4.0 39 FD13- 12. A33 MYMAI3- N/U S30 MYMBI3- 12.2 36 GND 4.0 39 FD13- 12. A34 MYMAI3- N/U S30 MYMBI3- 12.2 36 GND 4.0 39 FD13- 12. A35 MYMAI3- N/U S30 MYMBI3- 12.2 36 GND 4.0 39 FD13- 12. A36 GND 4.0 S38 GND 4.0 S38 GND 4.0 S9 FD13- 12. A37 MYMAI3- N/U S30 MWRBI3- 12.2 38 GND 4.0 S9 FD13- 12. A38 GND 4.0 S38 GND 4.0 S9 FD13- 12. A40 MMMAI- 12.1 S40 MMMIN- 12.2 S8 GND 4.0 GND 4.0 GND 4.0 A41 GND 4.0 S40 GND 4.0 GND 4.0 A42 YONMA- 4.5 S0 MWRBI3- 12.0 FD13- 12. A43 MMIN- 12.1 S41 MMIN- 12.1 S61 MWRBI3- 12.1 S7 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.3 S81 MYDBI3- 12.4 S81 MYDBI3- 12.4 S81 MYDBI3- 12.4 S81 MYDBI3- 12.4 S81 MYDBI3- 12.4 S81 MYDBI3- 12.4 S81 MYDBI3- 12.4 S81 MYDBI3- 12.5 S81 MYDBI3- 12.4 S81 MYDBI3- 12.5 S81 MYDBI3- 12.4 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MYDBI3- 12.5 S81 MY					124	MYABII+	12.1						12.3
A27 NYMAI2- N/U B27 AVMBI2- 12.2 28 GNB 4.0 28 F004- 12. A28 AYAAI3- 12.2 128 MYABI3- 12.2 79 85Q4- 12.6 29 F007- 12. A29 MYABI4- N/U B27 MYMBI3- 12.2 30 GNB 4.0 30 F008- 12. A30 MYABI4- 12.2 130 MYABI4- 12.2 31 GYBAE N/U 31 F008- 12. A31 MYABI4- 12.2 130 MYABI4- 12.2 31 GYBAE N/U 31 F008- 12. A32 MYABI3- 12.7 132 MYABI3- 12.2 33 GYB-P 12.8 33 F011- 12. A33 MYABI3- 12.7 132 MYABI3- 12.2 34 GNB 4.0 32 F003- 12. A34 MYKAI3- N/U B3 MYBBI4- 12.2 33 SYB-P 12.8 33 F011- 12. A35 MYKAI7- N/U B3 MYKBI4- 12.2 34 GNB 4.0 34 F013- 12. A36 MYKBI7- N/U B3 MYKBI4- 12.2 35 GNB 4.0 34 F013- 12. A37 MYKBI4- N/U B3 MYKBI4- 12.2 35 GNB 4.0 38 F014- 12. A38 MYKBI7- N/U B3 MYKBI4- 12.2 37 GNB 4.0 38 F014- 12. A39 MYKBI4- N/U B3 MYKBI4- 12.2 37 GNB 4.0 38 F014- 12. A39 MYKBI4- N/U B3 MYKBI4- 12.2 37 GNB 4.0 38 F014- 12. A39 MYKBI4- N/U B3 MYKBI4- 12.2 37 GNB 4.0 38 F014- 12. A39 MYBAI- N/U B3 MYBBI- 12.2 37 GNB 4.0 38 F014- 12. A39 MYBAI- N/U B3 MYBBI- 12.2 37 GNB 4.0 38 F014- 12. A39 MYBAI- N/U B3 MYBBI- 12.2 37 GNB 4.0 38 F014- 12. A39 MYBAI- N/U B3 MYBBI- 12.2 38 GNB 4.0 38 F014- 12. A39 MBIAN- 4.5 139 MBIAN- 6.5 40 GNB 4.0 38 F014- 12. A41 GNB 4.0 40 GNB 4.0 AN MWEY- 12.0 A42 YDMMA- 4.5 142 YDMMA- 6.5 40 GNB 4.0 40 GNB 4.0 A42 YDMMA- 4.5 142 YDMMA- 6.5 40 GNB 4.0 AN MWEY- 12.0 A44 MWIVA 12.10 144 MWIVA 12.10 MWEY- 12.0 A48 MYDAO- 12.3 149 MYBBI- 12.3 3 TYB- 9.3 A49 MYDAO- 12.3 149 MYBBI- 12.3 3 TYB- 9.3 A41 MYDAO- 12.3 149 MYBBI- 12.3 3 TYB- 9.3 A42 MYDAO- 12.3 150 MYBBI- 12.3 5 TYB- 9.3 A43 MYDAO- 12.3 151 MYBBI- 12.3 5 TYB- 9.3 A44 MYDAO- 12.4 154 MYBBI- 12.5 12.4 MYBBI- 12.4 MYBBI- 12.5 12.4 M	,	125	MY MAII+	N/U	125	MYMBII+	12.1	26	GND	4.0	26	PD04+	12.3
A28 MYABIS 12.2 128 MYABIS 12.2 29 1604 12.6 29 1507- 12. A27 MYABIS 12.2 30 MYABIS 12.2 30 MYABIS 12.2 31 STARD NAU 31 1609- 12. A38 MYABIS 12.2 30 MYABIS 12.2 31 STARD NAU 31 1609- 12. A39 MYABIS 12.2 32 MYABIS 12.2 32 MYABIS 12.2 33 SYETS 12.8 33 1931- 12. A39 MYABIS NAU 133 MYABIS 12.2 33 SYETS 12.8 33 1931- 12. A31 MYABIS NAU 133 MYABIS 12.2 34 GND 4.0 32 1912- 12. A32 MYABIS NAU 133 MYABIS 12.2 35 SYETS 12.8 33 1931- 12. A33 MYEBIS NAU 133 MYABIS 12.2 35 GND 4.0 34 1912- 12. A34 MYEBIS NAU 135 MYEBIS 12.2 35 GND 4.0 34 1912- 12. A35 MYEBIS NAU 135 MYEBIS 12.2 35 GND 4.0 34 1912- 12. A36 MYEBIS NAU 135 MYEBIS 12.2 35 GND 4.0 38 1914- 12. A37 MYEBIS NAU 135 MYEBIS 12.2 37 EDJ- 12.4 37 1915- 12. A38 GND 4.0 838 GND 4.0 38 FORD 4.0 39 SYAE NAU 39 1917- 12. A39 MEDYA 6.5 40 GND 4.0 39 SYAE NAU 39 1917- 12. A40 MADYA 6.5 120 MADYS 6.5 40 GND 4.0 40 GND 4.0 A42 YOMMA 6.5 120 MADYS 6.5 40 GND 4.0 40 GND 4.0 A42 YOMMA 6.5 120 MADYS 6.5 40 GND 4.0 40 GND 4.0 A43 MMEYA 12.0 140 MADYS 12.8 AMYERS 12.0 MYBOL 12.3 10 MYBOL 12.4 10 MYBOL 12.3 10 MYBOL 12.3 10 MYBOL 12.4 10 MYBOL 12.3 10 MYBOL 12.4 10 MYBOL 12.3 10 MYBOL 12.4 10 MYBOL 12.3 10 MYBOL 12.3 10 MYBOL 12.4 10 MYBOL 12.3 10 MYBOL 12.4 10 MYBOL 12.3 10 MYBOL 12.5 10 MYBOL 12.5 10 MYBOL 12.5 10 MYBOL 12.5 10 MYBOL 12.5 10 MYBOL 12.5 10 MYBOL 12.5 10 MYBOL 12.5 10								27	(SPARE)	NΔ	v	P 005+	12.3
A27 MYMAIS N/U E28 MYMAIS 12.2 30 GND 4.0 30 P208- 12. A28 MYMAIS 12.2 50 MYMAIS 12.2 31 GNARD N/U 31 P209- 12. A29 MYMAIS 12.2 52 MYMAIS 12.2 32 GND 4.0 32 P309- 12. A29 MYMAIS N/U 531 MYMAIS 12.2 33 SYELF 12.8 33 P311- 12. A21 MYMAIS N/U 533 MYMAIS 12.2 34 GND 4.0 34 P322- 12. A22 MYMAIS N/U 534 MYMAIS 12.2 34 GND 4.0 34 P322- 12. A23 MYMAIS N/U 535 MYMAIS 12.2 35 GND 4.0 34 P322- 12. A24 MYMAIS N/U 536 MYMAIS 12.2 35 GND 4.0 34 P322- 12. A25 MYMAIS N/U 536 MYMAIS 12.2 35 GND 4.0 34 P322- 12. A26 MYMAIS N/U 536 MYMMIS 12.2 35 GND 4.0 34 P322- 12. A27 MYMAIS N/U 536 MYMMIS 12.2 35 GND 4.0 34 P322- 12. A28 MYMAIS N/U 536 MYMMIS 12.2 35 GND 4.0 38 P316- 12. A29 MYMAIS N/U 536 MYMMIS 12.2 35 GND 4.0 38 P316- 12. A29 MMOYA 6.5 5 50 MMSY 6.5 5 GND 4.0 38 P316- 12. A29 MMOYA 6.5 5 50 MMSY 6.5 40 GND 4.0 38 P316- 12. A29 MMOYA 6.5 5 50 MMSY 6.5 5 40 GND 4.0 40 GND 4.0 A44 CYDNA 4.0 54 GND 4.0 54 GND 4.0 54 GND 4.0 40 GND 4.0 A44 GND 4.0 54 GND 4.0 54 GND 4.0 A45 MMMYA 12.8 543 MMGY 12.8 A24 MMYM 6.5 A46 MMMYA 12.0 545 MMYM 6.5 A47 GND 4.0 54 GND 4.0 11 TTY 9.3 A48 MYDAIG 12.3 54 MYDBIS 12.3 2 TYCL 7.3 A39 MYDAIG 12.3 55 MYDBIS 12.3 2 TYCL 7.3 A39 MYDAIG 12.3 53 MYDBIS 12.3 2 TYCL 7.3 A31 MYDAIG 12.3 53 MYDBIS 12.3 4 TYCL 6.3 A32 MYDAIG 12.3 53 MYDBIS 12.3 A33 MYDAIG 12.3 54 MYDBIS 12.4 A44 MYDAIG 12.4 55 MYDBIS 12.4 A45 MYDAIG 12.5 54 MYDBIS 12.4 A46 MYDAIG 12.5 54 MYDBIS 12.5 A47 MYDAIG 12.5 54 MYDBIS 12.5 A48 MYDAIG 12.5 54 MYDBIS 12.5 A49 MYDAIG 12.5 54 MYDBIS 12.5 A40 MYDAIG 12.5 54 MYDBIS 12.5 A41 MYDAIG 12.5 54 MYDBIS 12.5 A42 MYDAIG 12.5 54 MYDBIS 12.5 A44 MYDAIG 12.5 54 MYDBIS 12.5 A45 MYDAIG 12.5 54 MYDBIS 12.5 A46 MYDAIG 12.5 54 MYDBIS 12.5 A47 MYDAIG 12.5 54 MYDBIS 12.5 A48 MYDAIG 12.5 54 MYDBIS 12.5 A49 MYDAIG 12.5 54 MYDBIS 12.5 A41 MYDAIG 12.5 54 MYDBIS 12.5 A42 MYDAIG 12.5 54 MYDBIS 12.5 A43 MYDAIG 12.5 54 MYDBIS 12.5 A44 MYDAIG 12.5 54 MYDBIS 12.5 A45 MYDAIG 12.5 54 MYDBIS 12.5 A46 MYDAIG 12.5 54 MYDBIS 12.5 A47 MYDAIG 12.5 54 MYDBIS 12.5 A48 MYDAIG 12.5 54 MYDBIS 12.5 A49 MYDAIG 12.5 54 MYDBIS 12.5 A													12.4
A30 MYAAI4- 12.2 30 MYABI4- 12.2 31 GPARE N/U 31 POP- 12. A31 MYAAI5- 12.2 32 MYABI5- 12.2 32 GND 4.0 32 930- 12. A32 MYAAI5- 12.2 33 MYABI5- 12.2 33 SWE- 12.8 33 931- 12. A33 MYAAI5- N/U 33 MYABI5- 12.2 33 SWE- 12.8 33 931- 12. A34 MYAAI5- N/U 334 MYBBI5- 12.2 34 GND 4.0 34 932- 12. A35 MYEAI7- N/U 335 MYEBIF- 12.2 35 GND 4.0 36 P3I4- 12. A36 MYEAIR- N/U 336 MYEBIF- 12.2 36 GND 4.0 36 P3I4- 12. A37 MYEAIR- N/U 336 MYEBIF- 12.2 37 BG2- 12.4 37 P0I5- 12. A38 GND 4.0 38 GND 4.0 38 GND 4.0 39 P3AE N/U 37 P0I7- 12. A39 GND 4.0 38 GND 4.0 39 P3AE N/U 37 P0I7- 12. A30 MBOYA- 6.5 40 GND 4.0 40 GND 4.0 A41 GND 4.0 841 GND 4.0 A42 YDMMA- 6.5 80 MMSY4- 6.5 A43 MMEAY- 12.8 343 MMGY- 12.8 A44 MMILVA- 12.8 343 MMGY- 12.8 A45 MMYAA- 12.0 344 MMCY- 12.10 A46 MMYAA- 12.0 345 MMYA- 12.10 A47 MMAY- 12.0 346 MMYA- 12.10 A48 MMYAA- 12.0 347 GND 4.0 17 GND 4.0 A49 MMYAA- 12.0 348 MMYA- 12.10 A48 MMYAA- 12.0 349 MMOY- 12.3 3 TYL- 9.3 A49 MMYAA- 12.0 340 MMOY- 12.3 3 TYL- 9.3 A40 MMYAA- 12.0 340 MMOY- 12.10 A41 MMAY- 12.10 341 MMOY- 12.10 A42 MMYAA- 12.0 343 MMOY- 12.10 A43 MMYAA- 12.0 344 MMOY- 12.10 A44 MMYAA- 12.0 340 MMOY- 12.10 A45 MMYAA- 12.0 341 MMOY- 12.10 A46 MMYAA- 12.0 342 MMOY- 12.10 A47 MYAAI5- 12.3 349 MMOBD- 12.3 3 TYL- 9.3 A48 MYAAI- 12.3 349 MMOBD- 12.3 3 TYL- 9.3 A49 MYAAI- 12.3 350 MMOBD- 12.3 3 TYL- 9.3 A49 MYAAI- 12.3 351 MYBOD- 12.3 3 TYL- 9.3 A49 MYAAI- 12.3 351 MYBOD- 12.3 5 TYL- 9.3 A49 MYAAI- 12.3 351 MYBOD- 12.3 5 TYL- 9.3 A49 MYAAI- 12.10 351 MYBOD- 12.3 5 TYL- 9.3 A49 MYAAI- 12.10 351 MYBOD- 12.4 5 TYL- 9.3 A49 MYAAI- 12.10 351 MYBOD- 12.4 5 TYL- 9.3 A49 MYADAI- 12.3 351 MYBOD- 12.4 5 TYL- 9.3 A49 MYADAI- 12.3 351 MYBOD- 12.4 5 MYBOD- 12.4 5 TYL- 9.3 A49 MYADAI- 12.5 360 MMOBI- 12.5 5 MMOB													12.4
A31 MYMAIF- N/U ST MYMBIF- 12.2 32 GND 4.0 32 5950- 12. A32 MYAAIF- 12.2 132 MYMBIF- 12.2 33 SYET-F 12.8 33 P21- 12. A33 MYMAIF- N/U ST MYMBIF- 12.2 33 GND 4.0 34 P212- 12. A34 MYKAIF- N/U ST MYKBIF- 12.2 35 GND 4.0 34 P212- 12. A35 MYKAIF- N/U ST MYKBIF- 12.2 35 GND 4.0 36 P214- 12. A36 MYKAIF- N/U ST MYKBIF- 12.2 36 GND 4.0 36 P214- 12. A37 MYKAIF- N/U ST MYBIF- 12.2 37 EGG- 12.6 35 P215- 12. A38 MYKAIF- N/U ST MYBIF- 12.2 36 GND 4.0 38 P214- 12. A39 MICVA- 6.5 ST MYBIF- 12.2 37 EGG- 12.6 37 P215- 12. A39 MICVA- 6.5 ST MYBIF- 12.2 38 GND 4.0 38 P214- 12. A39 MICVA- 6.5 ST MB MEDYE- 6.5 GND 4.0 38 P214- 12. A40 MEMYA- 4.5 BD MEMYE- 6.5 GND 4.0 BD GND 4.0 A41 GND 4.0 BM GND 4.0 MEMYE- 6.5 A42 YDMM- 4.5 MC GND 4.0 MEMYE- 6.5 A43 MMIVA- 12.8 MS MMIVA- 12.8 MG GND 4.0 JECONNECTOR A44 GND 4.0 SM GND 4.0 MEMYE- 12.8 MG GND 4.0 MICVA- 12.8 MG GND 4.0 MMIVA- 12.8 MG GND 4.0 MMIVA- 12.8 MG GND 4.0 MMIVA- 12.8 MG GND 4.0 MMIVA- 12.8 MG GND 4.0 MAY MAY MAY MAY MAY MAY MAY MAY MAY MAY													12.4
A32 AYAAIS- 12,2 B32 HYABIS- 12,2 33 SYRT- 12,8 33 P51- 12, A33 AYYAAIS- N/U B33 AYYBIS- 12,2 33 SYRT- 12,8 33 P51- 12, A34 AYYAAIS- N/U B34 AYYBIS- 12,2 35 SYRT- 12,6 35 P513- 12, A35 AYYAAIS- N/U B35 AYYBIS- 12,2 35 SYRT- 12													12.4
A33 MYMAIS- N/U B3 MYMBIS- 12.2 34 GND 4.0 34 PDIZ- 12. A34 MYKAIR- N/U B35 MYKBIR- 12.2 35 ESCI- 12.6 33 PDIS- 12. A35 MYKAIR- N/U B35 MYKBIR- 12.2 35 ESCI- 12.6 35 PDIS- 12. A36 MYKAIR- N/U B36 MYKBIR- 12.2 37 ESCI- 12.6 37 PDIS- 12. A37 MYKAIR- N/U B37 MYKBIR- 12.2 37 ESCI- 12.6 37 PDIS- 12. A38 GND 4.0 B37 FDIS- 12. A38 GND 4.0 B37 FDIS- 12. A39 MEDYA- 6.5 B39 MEDYB- 6.5 0 GND 4.0 38 PDIS- 12. A39 MEDYA- 6.5 B39 MEDYB- 6.5 0 GND 4.0 40 GND 4.0 A41 GND 4.0 B41 GND 4.0 A42 YDNMA- 6.5 M2 YDNMS- 6.5 A43 MHIMY- 12.8 B43 MMGY- 12.8 A44 GND 4.0 B44 GND 4.0 A45 MWYMA- 12.10 B45 MWYB- 12.10 A46 MYLYA- 12.10 B45 MWYB- 12.10 A47 MYDAG- 12.3 B48 MYDBIG- 12.3 2 TYCL 9.3 A48 MYDAG- 12.3 B49 MYDBIG- 12.3 2 TYCL 9.3 A49 MYDAG- 12.3 B51 MYDBIG- 12.3 3 TYR- 9.3 A49 MYDAG- 12.3 B51 MYDBIG- 12.3 4 TYCL- 9.3 A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.3 B51 MYDBIG- 12.3 5 N/U A49 MYDAG- 12.4 B55 MYDBIG- 12.4 5 TYCL 9.3 A49 MYDAG- 12.4 B55 MYDBIG- 12.4 5 TYCL 9.3 A49 MYDAG- 12.4 B55 MYDBIG- 12.4 A49 MYDAG- 12.4 B55 MYDBIG- 12.4 A49 MYDAG- 12.4 B56 MYDBIG- 12.4 A49 MYDAG- 12.5 B40 MYDBIG- 12.4 A49 MYDAG- 12.5 B40 MYDBIG- 12.4 A49 MYDAG- 12.5 B40 MYDBIG- 12.4 A49 MYDAG- 12.5 B40 MYDBIG- 12.4 A49 MYDAG- 12.5 B40 MYDBIG- 12.4 A49 MYDAG- 12.5 B40 MYDBIG- 12.4 A49 MYDAG- 12.5 B40 MYDBIG- 12.5 A40 MYDAG- 12.5 B40 MYDBIG- 12.5 A41 MYDAG- 12.5 B40 MYDBIG- 12.5 A42 MYDAG- 12.5 B41 MYDBIG- 12.5 A43 MYDAG- 12.5 B41 MYDBIG- 12.5 A44 MYDAG- 12.5 B41 MYDBIG- 12.5 A45 MYDAG- 12.5 B41 MYDBIG- 12.5 A46 MYDAG- 12.5 B41 MYDBIG- 12.5 A47 MYDAG- 12.6 B41 MYDBIG- 12.5 A48 MYDAG- 12.5 B41 MYDBIG- 12.5 A49 MYDAG- 12.6 B41 MYDBIG- 12.5 A40 MYDAG- 12.5 B41 MYDBIG- 12.5 A41 MYDAG- 12.5 B41 MYDBIG- 12.5 A42 MYDAG- 12.5 B41 MYDBIG- 12.5 A43 MY													t
A35 MYKAII- NAU E35 MYKEII- 12.2 33 EQ1- 12.6 35 PD3- 12. A35 MYKAII- NAU E35 MYKEII- 12.2 34 GND 4.0 36 PD4- 12. A36 MYKAII- NAU E37 MYKEII- 12.2 38 GND 4.0 38 PD4- 12. A37 MYKAII- NAU E37 MYKEII- 12.2 38 GND 4.0 38 PD4- 12. A38 GND 4.0 88 GND 4.0 38 PD4- 12. A39 MKOYA- 6.5 830 MKEYI- 6.5 40 GND 4.0 40 GND 4.0 A40 MENTA- 6.5 830 MKEYI- 6.5 A41 GND 4.0 841 GND 4.0 A42 YDNMA- 4.5 842 YDNMI- 6.5 A43 MIMMY- 12.8 843 MIGGY- 12.8 A44 MYLYA- 12.10 845 MWYEI- 12.10 A45 MWYEA- 12.10 845 MWYEI- 12.10 A46 MWYEA- 12.10 845 MWYEI- 12.10 A47 GND 4.0 847 GND 4.0 1 TYY- 9.3 A48 MYDAO- 12.3 848 MYDBO- 12.3 2 TYCL2 9.3 A49 MYDAO- 12.3 849 MYDBO- 12.3 3 TYR- 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 NAU A49 MYDAO- 12.3 851 MYDBO- 12.3 5 NAU A49 MYDAO- 12.3 851 MYDBO- 12.3 5 NAU A49 MYDAO- 12.3 851 MYDBO- 12.3 5 NAU A49 MYDAO- 12.3 851 MYDBO- 12.3 5 NAU A49 MYDAO- 12.3 851 MYDBO- 12.3 6 TYR- 9.3 A50 MYDAO- 12.3 851 MYDBO- 12.3 6 TYR- 9.3 A51 MYDAO- 12.3 851 MYDBO- 12.3 6 TYR- 9.3 A52 MYDAO- 12.3 851 MYDBO- 12.3 6 TYR- 9.3 A53 MYDAO- 12.4 854 MYDBO- 12.4 8 TYY- 9.3 A54 MYDAO- 12.4 854 MYDBO- 12.4 8 TYY- 9.3 A55 MYDAO- 12.4 854 MYDBO- 12.4 8 TYY- 9.3 A56 MYDAO- 12.4 854 MYDBO- 12.4 8 TYY- 9.3 A57 MYDAO- 12.4 854 MYDBO- 12.4 8 TYY- 9.3 A58 MYDAO- 12.4 854 MYDBO- 12.4 8 TYY- 9.3 A59 MYDAO- 12.4 854 MYDBO- 12.4 8 TYY- 9.3 A50 MYDAO- 12.4 854 MYDBO- 12.4 8 TYY- 9.3 A51 MYDAO- 12.5 860 MYDBO- 12.4 8 A52 MYDAO- 12.4 854 MYDBO- 12.4 8 A53 MYDAO- 12.5 860 MYDBI- 12.5 AAP MYDBO- 12.4 AAP MYDAO- 12.4 AAP MYDAO- 12.4 AAP MYDAO- 12.4 AAP MYDAO- 12.5 861 MYDBO- 12.4 AAP MYDAO- 12.5 861 MYDBO- 12.4 AAP MYDAO- 12.5 861 MYDBO-		.33	MYMAIS+	N/U	\$33	MYMBIS+	12.2						12.5
A35 MYKAI7- N/U B36 MYKBI8- 12.2 36 GND 4.0 36 PSI4- 12. A36 MYKAI8- N/U B37 MYKBI8- 12.2 37 EGG2- 12.6 37 PSI5- 12. A37 MYKAI8- N/U B37 MYKBI8- 12.2 38 GND 4.0 38 PSI6- 12. A38 GND 4.0 88 GND 4.0 39 SPAE N/U 39 PSI7- 12. A39 MBOYA- 6.5 839 MROYH- 6.5 40 GND 4.0 40 GND 4.0 A40 MBMYA- 6.5 840 MBWYB- 6.5 A41 GND 4.0 841 GND 4.0 A42 YDNIMA- 6.5 847 YDNIMS- 6.5 A43 MHMY- 12.8 843 MHGY- 12.8 A44 MWKYA- 12.70 845 MWKYB- 12.10 A45 MWKYA- 12.70 846 MWKYB- 12.10 A46 MWKYA- 12.70 846 MWKYB- 12.10 A47 GND 4.0 17 TYI- 9.3 A48 MYDAO- 12.3 848 MYDBO- 12.3 2 TYCL2 9.3 A48 MYDAO- 12.3 851 MYDBO- 12.3 3 TYPE- 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL2 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL2 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.4 854 MYDBO- 12.3 5 TYCL 9.3 A49 MYDAO- 12.4 854 MYDBO- 12.4 85 MYDBO- 12.4 A49 MYDAO- 12.4 854 MYDBO- 12.4 A49 MYDAO- 12.4 854 MYDBO- 12.4 A49 MYDAO- 12.4 854 MYDBO- 12.4 A49 MYDAO- 12.4 854 MYDBO- 12.4 A49 MYDAO- 12.4 854 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.5 A41 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.5 A41 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.5 A41 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.5 A41 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.5 A41 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.4 A49 MYDAO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 861 MYDBO- 12.5 8		.34	MYKAI6-	NΛU	134	MYKBI64	12.2					•	12.5
A37 MYKAIP- N/U EST MYSKIP- 12.2 38 GND 4.0 38 F016- 12. A38 GND 4.0 438 GND 4.0 39 SPARE N/U 37 F017- 12. A39 MKOYA- 6.5 437 MKOYB- 6.5 40 GND 4.0 40 GND 4.6 A40 MENYA- 6.5 880 MENYB- 6.5 A41 GND 4.0 841 GND 4.0 A42 YDNMA- 6.5 M42 YDNMA- 6.5 A43 MHMY- 12.8 M43 MHGY- 12.8 A44 GND 4.0 844 GND 4.0 A45 MWEYA- 12.10 845 MWEYB- 12.10 A46 MWEYA- 12.10 846 MWEYB- 12.10 A47 GND 4.0 M47 GND 4.0 A48 MYDA00- 12.3 M48 MYD800- 12.3 A49 MYDA01- 12.3 M49 MYD800- 12.3 3 TYVB 9.3 A49 MYDA01- 12.3 M51 MYD800- 12.3 3 TYVB 9.3 A49 MYDA01- 12.3 M51 MYD800- 12.3 5 NYD802- 12.3 A51 MYDA02- 12.3 M51 MYD800- 12.3 5 NYD802- 12.3 A52 MYDA03- 12.3 M52 MYD800- 12.3 5 NYD802- 12.3 A53 MYDA03- 12.3 M52 MYD800- 12.3 5 NYD802- 12.3 A54 MYDA06- 12.4 M54 MYD800- 12.3 5 NYU A55 MYDA06- 12.4 M54 MYD800- 12.4 MYD800- 12.4 MYD800- 12.4 MYDA06- 12.4 MYDA06- 12.4 MYD800- 12.4 MYD800- 12.4 MYDA06- 12.4 MYD800- 12.5 MAY MYD800- 12.5											36	P 014-	12.5
ASB GND 4.0 838 GND 4.0 39 STARE NU 39 P017- 12. ASP MICYA- 6.5 839 MEDYB- 6.5 40 GND 4.0 40 GND 4.0 AM MENYA- 6.5 840 MENYB- 6.5 AM GND 4.0 841 GND 4.0 A42 YOMMA- 6.5 842 YOMMB- 12.8 A43 MMAY- 12.8 843 AM MEYB- 12.8 A44 GND 4.0 844 GND 4.0 A45 MMEYA- 12.10 845 AMVEYB- 12.10 A46 MMYA- 12.10 845 AMVEYB- 12.10 A47 GND 4.0 847 GND 4.0 A48 MYDAO- 12.3 848 AYDBO- 12.3 2 TYCL2 9.3 A50 MYDAO2- 12.3 849 AYDBO- 12.3 3 TYR- 9.3 A51 MYDAO2- 12.3 851 MYDBO- 12.3 3 TYR- 9.3 A52 MYDAO- 12.3 851 MYDBO- 12.3 5 N/U A53 MYDAO- 12.3 851 MYDBO- 12.3 5 N/U A54 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL1 9.3 A55 MYDAO- 12.3 853 MYDBO- 12.3 5 TYCL1 9.3 A56 MYDAO- 12.3 853 MYDBO- 12.3 5 TYCL1 9.3 A57 MYDAO- 12.3 854 MYDBO- 12.3 5 TYCL1 9.3 A58 MYDAO- 12.3 855 MYDBO- 12.3 5 TYCL1 9.3 A59 MYDAO- 12.3 850 MYDBO- 12.3 5 TYCL1 9.3 A51 MYDAO- 12.3 851 MYDBO- 12.3 5 TYCL1 9.3 A52 MYDAO- 12.3 853 MYDBO- 12.3 5 TYCL1 9.3 A53 MYDAO- 12.3 854 MYDBO- 12.3 5 TYCL1 9.3 A54 MYDAO- 12.4 855 MYDBO- 12.4 6 TYCL2 9.3 A55 MYDAO- 12.4 856 MYDBO- 12.4 9 TYCL1 9.3 A56 MYDAO- 12.4 856 MYDBO- 12.4 9 TYCL1 9.3 A57 MYDAO- 12.4 856 MYDBO- 12.4 9 TYCL1 9.3 A58 MYDAO- 12.5 864 MYDBO- 12.4 9 TYCL1 9.3 A59 MYDAO- 12.5 864 MYDBO- 12.4 12.5 862 MYDBO- 12.4 A50 MYDAO- 12.5 864 MYDBI- 12.5 865 MYDBI- 12.5 864 MYDBI- 12.5 864 MYDBI- 12.5 865 MYDBI- 12.5 864 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865 MYDBI- 12.5 865								37	REQ 2-	12.6	37	PDI5÷	12.5
A39 MROYA- A30 MENYA- A3, B30 MENYB- A31 GND A4, B41 GND A4, B41 GND A4, B41 GND A4, B42 YDNMB- A5, B42 YDNMB- A5, B42 YDNMB- A5, B42 YDNMB- A5, B42 YDNMB- A4, BND A4								38	GND	4.0			12.5
AND MERTYA— 6.5 BNO MERTYS— 6.5 ANI GND 4.0 BNI GND 4.0 ANZ YDNMA— 6.5 MAZ YDNMS— 6.5 ANJ MHMY— 12.8 BNJ MHGY— 12.8 ANJ MHMY— 12.8 BNJ MHGY— 12.8 ANJ MHMY— 12.10 BNJ MHGY— 12.10 AND 4.0 BNJ MHYS— 12.10 AND 4.0 BNJ MHYS— 12.10 AND 4.0 BNJ GND 4.0 ANT GND 4.0 BNJ GND ANT													12.5
A4I GND 4.0 84I GND 4.0 A42 YDNMA— 4.5 842 YDNM8— 6.5 A43 MHAY— 12,8 843 MHGY— 12.8 A44 GND 4.0 844 GND 4.0 A55 MAYEYA— 12,10 845 MWEY8— 12,10 A46 MAYEYA— 12,10 846 MWEY8— 12,10 A47 GND 4.0 847 GND 4.0 1 TYY— 9.3 A48 MYDA00— 12,3 848 MYD800— 12,3 2 TYCL2 9.3 A49 MYDA01— 12,3 849 MYD801— 12,3 3 TYR— 9.3 A50 MYDA02— 12,3 850 MYD802— 12,3 3 TYR— 9.3 A51 MYDA03— 12,3 851 MYD803— 12,3 5 N/U A52 MYDA04— 12,3 852 MYD803— 12,3 5 N/U A53 MYDA05— 12,3 853 MYD805— 12,3 6 TYYE— 9.3 A54 MYDA05— 12,3 853 MYD805— 12,3 6 TYYE— 9.3 A55 MYDA05— 12,4 854 MYD805— 12,4 855 MYD806— 12,4 8 TYYE— 9.3 A55 MYDA07— 12,4 855 MYD806— 12,4 856 MYD808— 12,4 857 MYD808— 12,4 858 MYD808— 12,4 859 MYD808— 12,5 843 MYD808— 12,5 843 MYD808— 12,5 843 MYD818— 12,5 843 MYD818— 12,5 843 MYD818— 12,5 844 MYD818— 12,5 843 MYD818— 12,5 84								40	GND	4.0	40	GND	4.0
A43 MHMY- 12,8 843 MHGY- 12,8 A44 GND 4,0 844 GND 4,0 A55 MMYRYA+ 12,10 845 MMYRYB+ 12,10 A66 MMYLYA+ 12,10 846 MMYLYB+ 12,10 A67 GND 4,0 847 GND 4,0 1 TTYT- 9,3 A68 MYDA00- 12,3 848 MYD800- 12,3 2 TYCL2 9,3 A69 MYDA01- 12,3 849 MYD801- 12,3 3 TTYR+ 9,3 A51 MYDA02- 12,3 850 MYD802- 12,3 3 TTYR+ 9,3 A52 MYDA03- 12,3 851 MYD803- 12,3 5 MYD803- 12,3 A53 MYDA03- 12,3 852 MYD804- 12,3 5 MYD803- 12,3 A54 MYDA05- 12,3 852 MYD804- 12,3 6 TTYR- 9,3 A55 MYDA06- 12,4 854 MYD805- 12,4 854 MYD808- 12,4 A56 MYDA06- 12,4 855 MYD807- 12,4 8 TTYT- 9,3 A57 MYDA08- 12,4 856 MYD808- 12,4 A58 MYDA08- 12,4 856 MYD808- 12,4 A69 MYDA08- 12,4 859 MYD808- 12,4 A60 MYDA12- 12,5 860 MYD813- 12,5 A61 MYDA01- 12,5 861 MYD813- 12,5 A62 MYDA13- 12,5 863 MYD815- 12,5 A63 MYDA15- 12,5 864 MYD816- 12,5 A64 MYDA16- 12,5 864 MYD816- 12,5 A65 MYDA17- 12,5 865 MYD817- 12,5 A66 MYDA18- 12,5 864 MYD818- 12,5 A67 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 864 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 863 MYD818- 12,5 A68 MYDA18- 12,5 864 MYD818- 12,5 A68 MYDA18- 12,5 865 MYD818- 12,5 A68 MYDA18- 12,5 865 MYD818- 12,5 A68 MYDA18- 12,5 865 MYD818- 12,5 A68 MYDA18- 12,5 865 MYD818- 12,5 A68 MYDA18- 12,5 865 MYD818- 12,5 A69 MYDA18- 12,5 865 MYD818- 12,5 A69 MYDA18- 12,5 865 MYD818- 12,5 A69 MYDA18- 12,5 865 MYD818- 12,5 A70 MYDA18- 12,5 865 MYD818- 12,5 A70 MYDA18- 12,5 865 MYD818- 12,5 A70 MYDA18- 12,5 865 MYD818- 12,5 A70 MYDA18- 12,5 865 MYD818- 12,5 A70 MYDA18- 12,5 865 MYD818- 12,5 A70 MYDA18- 12,5 865 MYD818- 12,5 A70 MYDA18- 12,5 865 MYD818- 12,5 A70 MYDA18- 12,5 865 M		41											
A44 GND 4.0 B44 GND 4.0 AVEYB- 12.10 A45 MMYEYA- 12.10 B45 MMYEYB- 12.10 A46 MMYLYA- 12.10 B46 MMYLB- 12.10 A47 GND 4.0 B47 GND 4.0 I TTYT- 9.3 A48 MYDA00- 12.3 B48 MYDB00- 12.3 2 TYCL2 9.3 A49 MYDA01- 12.3 B49 MYDB01- 12.3 3 TYR- 9.3 A50 MYDA02- 12.3 B51 MYDB01- 12.3 5 MYDB03- 12.3 5 N/U A52 MYDA02- 12.3 B51 MYDB03- 12.3 5 N/U A52 MYDA04- 12.3 B52 MYDB04- 12.3 5 N/U A52 MYDA05- 12.3 B53 MYDB05- 12.3 5 TYR- 9.3 A53 MYDA05- 12.3 B53 MYDB05- 12.3 5 TYR- 9.3 A54 MYDA06- 12.4 B54 MYDB06- 12.4 B TTYT- 9.3 A55 MYDA06- 12.4 B55 MYDB06- 12.4 B TTYT- 9.3 A56 MYDA08- 12.4 B56 MYDB08- 12.4 P N/U A57 MYDA08- 12.4 B56 MYDB08- 12.4 P N/U A58 MYDA08- 12.4 B56 MYDB08- 12.4 A59 MYDA08- 12.4 B56 MYDB08- 12.4 A60 MYDA13- 12.5 B61 MYDB13- 12.5 A61 MYDA13- 12.5 B61 MYDB13- 12.5 A62 MYDA15- 12.5 B61 MYDB15- 12.5 A63 MYDA15- 12.5 B64 MYDB15- 12.5 A64 MYDA15- 12.5 B64 MYDB15- 12.5 A65 MYDA15- 12.5 B64 MYDB16- 12.5 A66 MYDA15- 12.5 B64 MYDB16- 12.5 A67 MYDA15- 12.5 B64 MYDB16- 12.5 A68 MYDA15- 12.5 B64 MYDB16- 12.5 A68 MYDA15- 12.5 B64 MYDB16- 12.5 A68 MYDA15- 12.5 B64 MYDB16- 12.5 A68 MYDA15- 12.5 B65 MYDB16- 12.5 A68 MYDA15- 12.5 B64 MYDB15- 12.5 A68 MYDA15- 12.5 B65 MYDB16- 12.5 A69 MYDA15- 12.5 B64 MYDB16- 12.5 A60 MYDA15- 12.5 B65 MYDB16- 12.5 A60 MYDA15- 12.5 B65 MYDB16- 12.5 A60 MYDA15- 12.5 B65 MYDB16- 12.5 A60 MYDA15- 12.5 B65 MYDB16- 12.5 A60 MYDA15- 12.5 B65 MYDB16- 12.5 A60 MYDA15- 12.5 B65 MYDB16- 12.5 A60 MYDA15- 12.5 B65 MYDB16- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5		42	YDNM-	6.5	842	YDNM8-	6.5						
A45 MWEYA+ 12.10 845 MWEY8+ 12.10 A46 MWEYA+ 12.10 846 MWEY8+ 12.10 A47 GND 4.0 847 GND 4.0 1 TYT- 9.3 A48 MYDA00- 12.3 848 MYD800- 12.3 2 TYCL2 9.3 A49 MYDA00- 12.3 850 MYD802- 12.3 3 TYR+ 9.3 A50 MYDA02- 12.3 851 MYD803- 12.3 4 TYCLR-(GND) 9.3 A51 MYDA03- 12.3 851 MYD803- 12.3 5 N/U A52 MYDA04- 12.3 852 MYD804- 12.3 5 N/U A53 MYDA05- 12.3 853 MYD805- 12.3 6 TYR- 9.3 A54 MYDA05- 12.3 853 MYD805- 12.3 6 TYCLR 9.3 A55 MYDA05- 12.4 854 MYD806- 12.4 855 MYD806- 12.4 8 TYCLR 9.3 A55 MYDA06- 12.4 855 MYD807- 12.4 8 TYT- 9.3 A56 MYDA08- 12.4 856 MYD808- 12.4 8 MYD808- 12.4 A57 MYDA08- 12.4 856 MYD808- 12.4 A58 MYDA08- 12.4 856 MYD808- 12.4 A59 MYDA08- 12.4 856 MYD808- 12.4 A59 MYDA08- 12.4 856 MYD808- 12.4 A50 MYDA08- 12.4 856 MYD808- 12.4 A51 MYDA08- 12.5 860 MYD817- 12.5 A62 MYDA13- 12.5 861 MYD813- 12.5 A63 MYDA15- 12.5 863 MYD813- 12.5 A64 MYDA15- 12.5 863 MYD815- 12.5 A65 MYDA15- 12.5 863 MYD815- 12.5 A66 MYDA15- 12.5 863 MYD815- 12.5 A67 MYDA15- 12.5 863 MYD815- 12.5 A68 MYDA15- 12.5 863 MYD815- 12.5 A68 MYDA15- 12.5 863 MYD815- 12.5 A68 MYDA15- 12.5 863 MYD815- 12.5 A68 MYDA15- 12.5 863 MYD815- 12.5 A68 MYDA15- 12.5 863 MYD815- 12.5 A68 MYDA17- 12.5 864 MYD815- 12.5 A68 MYDA17- 12.5 865 MYD817- 12.5 A68 MYDA17- 12.5 865 MYD817- 12.5													
A46 MVLYA+ 12.10 846 MWLYB+ 12.10 Pin Function Sheet A47 GND 4.0 847 GND 4.0 1 TTYT- 9.3 A48 MYDA00- 12.3 848 MYDB00- 12.3 2 TYCL2 9.3 A49 MYDA00- 12.3 849 MYDB01- 12.3 3 TYR+ 9.3 A50 MYDA02- 12.3 851 MYDB02- 12.3 A51 MYDA03- 12.3 851 MYDB03- 12.3 5 N/U A52 MYDA04- 12.3 852 MYDB04- 12.3 5 N/U A53 MYDA05- 12.3 853 MYDB05- 12.3 6 TTYF- 9.3 A54 MYDA06- 12.4 854 MYDB06- 12.4 8 TYYT- 9.3 A55 MYDA06- 12.4 855 MYDB06- 12.4 8 TYYT- 9.3 A56 MYDA06- 12.4 856 MYDB09- 12.4 A57 MYDA08- 12.4 856 MYDB09- 12.4 A58 MYDA08- 12.4 857 MYDB09- 12.4 A58 MYDA08- 12.4 859 MYDB10- 12.4 A59 MYDA10- 12.5 860 MYDB10- 12.4 A60 MYDA12- 12.5 860 MYDB12- 12.5 A61 MYDA13- 12.5 861 MYDB15- 12.5 A62 MYDA16- 12.5 862 MYDB15- 12.5 A63 MYDA16- 12.5 863 MYDB15- 12.5 A64 MYDA16- 12.5 864 MYDB16- 12.5 A65 MYDA16- 12.5 865 MYDB16- 12.5 A66 MYDA16- 12.5 864 MYDB16- 12.5 A67 MYDA16- 12.5 864 MYDB16- 12.5 A68 MYDA16- 12.5 864 MYDB16- 12.5 A68 MYDA16- 12.5 865 MYDB16- 12.5 A68 MYDA16- 12.5 864 MYDB16- 12.5 A68 MYDA16- 12.5 864 MYDB16- 12.5 A68 MYDA16- 12.5 864 MYDB16- 12.5 A68 MYDA16- 12.5 864 MYDB16- 12.5 A68 MYDA16- 12.5 865 MYDB16- 12.5 A68 MYDA16- 12.5 864 MYDB16- 12.5 A68 MYDA16- 12.5 865 MYDB16- 12.5 A68 MYDA17- 12.5 864 MYDB16- 12.5 A68 MYDA17- 12.5 865 MYDB17- 12.5 A68 MYDA17- 12.5 864 MYDB16- 12.5 A68 MYDA17- 12.5 865 MYDB17- 12.5 A68 MYDA17- 12.5 864 MYDB18- 12.5 A68 MYDA17- 12.5 864 MYDB18- 12.5 A68 MYDA17- 12.5 865 MYDB17- 12.5 A68 MYDA17- 12.5 865 MYDB18- 12.5 A68 MYDA17- 12.5 865 MYDB17- 12.5 A68 MYDA17- 12.5 865 MYDB18- 12.5 A69 MYDA17- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18- 12.5 A70 MYDA18- 12.5 865 MYDB18-										J8 CON	NECTOR		!
A47 GND 4.0 M7 GND 4.0 I TIVI- 9.3 A48 MYDA00- 12.3 M8 MYD800- 12.3 2 TYCL2 9.3 A49 MYDA01- 12.3 M9 MYD800- 12.3 3 TIVE 9.3 A50 MYDA02- 12.3 M50 MYD802- 12.3 4 TYCLR-(GND) 9.3 A51 MYDA03- 12.3 M51 MYD803- 12.3 5 N/U A52 MYDA03- 12.3 M52 MYD803- 12.3 5 N/U A53 MYDA03- 12.3 M53 MYD805- 12.3 7 TYCU 9.3 A54 MYDA05- 12.3 M53 MYD805- 12.3 7 TYCU 9.3 A55 MYDA06- 12.4 M54 MYD806- 12.4 M55 MYD806- 12.4 MYD806- 12.4 A56 MYDA08- 12.4 M55 MYD807- 12.4 MYD808- 12.4 A57 MYDA08- 12.4 M55 MYD807- 12.4 A58 MYDA08- 12.4 M56 MYD808- 12.4 A59 MYDA10- 12.4 M58 MYD810- 12.4 A59 MYDA10- 12.4 M59 MYD810- 12.4 A60 MYDA11- 12.4 M59 MYD811- 12.4 A60 MYDA12- 12.5 M60 MYD813- 12.5 A61 MYDA13- 12.5 M61 MYD813- 12.5 A62 MYDA16- 12.5 M62 MYD816- 12.5 A63 MYDA16- 12.5 M64 MYD816- 12.5 A64 MYDA16- 12.5 M64 MYD816- 12.5 A65 MYDA16- 12.5 M64 MYD816- 12.5 A66 MYDA16- 12.5 M64 MYD816- 12.5 A67 MYDA16- 12.5 M64 MYD816- 12.5 A68 MYDA17- 12.5 M64 MYD816- 12.5 A68 MYDA17- 12.5 M64 MYD816- 12.5 A68 MYDA17- 12.5 M64 MYD816- 12.5 A68 MYDA17- 12.5 M64 MYD816- 12.5 A68 MYDA17- 12.5 M64 MYD816- 12.5 A68 MYDA17- 12.5 M65 MYD817- 12.5 A69 MYDA17- 12.5 M64 MYD817- 12.5 A60 MYDA17- 12.5 M65 MYD817- 12.5 A61 MYDA16- 12.5 M64 MYD817- 12.5 A62 MYDA17- 12.5 M65 MYD817- 12.5 A63 MYDA17- 12.5 M65 MYD817- 12.5 A64 MYDA16- 12.5 M64 MYD817- 12.5 A65 MYDA17- 12.5 M65 MYD817- 12.5 A66 MYDA17- 12.5 M65 MYD817- 12.5 A67 MYDA17- 12.5 M65 MYD817- 12.5 A68 MYDA17- 12.5 M65 MYD817- 12.5 A68 MYDA17- 12.5 M65 MYD817- 12.5 A68 MYDA17- 12.5 M65 MYD817- 12.5 A69 MYDA18- 12.5 M65 MYD817- 12.5 A69 MYDA18- 12.5 M65 MYD817- 12.5 A69 MYDA17- 12.5 M65 MYD817- 12.5 A70 MYDA18- 12.5 M65 MYD817- 12.5 A71 MYDA18- 12.5 M65 MYD817- 12.5 A71 MYDA18- 12.5 M65 MYD817- 12.5 A71 MYDA18- 12.5 M65 MYD817- 12.5 A71 MYDA18- 12.5 M65 MYD817- 12.5 A72 MYDA18- 12.5 M65 MYD817- 12.5 A73 MYDA18- 12.5 M65 MYD817- 12.5 A74 MYDA18- 12.5 M65 MYD817- 12.5 A75 MYDA18- 12.5 M65 MYD817- 12.5 A77 MYDA18- 12.5 M65 MYD817- 12.5 A77 MYDA18- 12.5 M65 MYD817- 12.5 A78	•									Pia E	dim	وسيورا	
A48 MYDA00- 12.3 B48 MYD800- 12.3 2 TYCL2 9.3 A49 MYDA01- 12.3 B49 MYD801- 12.3 3 TTYR- 9.3 A50 MYDA02- 12.3 B50 MYD802- 12.3 4 TYCLR-(GND) 9.3 A51 MYDA03- 12.3 B51 MYD803- 12.3 5 N/U A52 MYDA04- 12.3 B52 MYD804- 12.3 6 TTYR- 9.3 A53 MYDA05- 12.3 B53 MYD805- 12.3 7 TYCL1 9.3 A54 MYDA05- 12.4 B54 MYD805- 12.4 B TTYT- 9.3 A55 MYDA06- 12.4 B55 MYD807- 12.4 B TTYT- 9.3 A56 MYDA08- 12.4 B56 MYD808- 12.4 P N/U - A56 MYDA08- 12.4 B57 MYD808- 12.4 A57 MYDA08- 12.4 B58 MYD807- 12.4 A58 MYDA08- 12.4 B59 MYD810- 12.4 A59 MYDA11- 12.4 B59 MYD811- 12.4 A60 MYDA12- 12.5 B60 MYD812- 12.5 A61 MYDA13- 12.5 B61 MYD813- 12.5 A62 MYDA13- 12.5 B61 MYD813- 12.5 A63 MYDA15- 12.5 B63 MYD815- 12.5 A64 MYDA15- 12.5 B64 MYD816- 12.5 A65 MYDA16- 12.5 B64 MYD816- 12.5 A66 MYDA17- 12.5 B64 MYD818- 12.5 A67 MYDA18- 12.5 B64 MYD818- 12.5 A68 MYDA17- 12.5 B64 MYD818- 12.5 A69 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A61 MYDA18- 12.5 B64 MYD818- 12.5 A62 MYDA18- 12.5 B64 MYD818- 12.5 A63 MYDA18- 12.5 B64 MYD818- 12.5 A64 MYDA18- 12.5 B64 MYD818- 12.5 A65 MYDA17- 12.5 B64 MYD818- 12.5 A66 MYDA17- 12.5 B65 MYD818- 12.5 A67 MYDA17- 12.5 B64 MYD818- 12.5 A68 MYDA17- 12.5 B65 MYD818- 12.5 A69 MYDA18- 12.5 B64 MYD818- 12.5 A68 MYDA17- 12.5 B65 MYD818- 12.5 A69 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A61 MYDA18- 12.5 B64 MYD818- 12.5 A62 MYDA18- 12.5 B64 MYD818- 12.5 A63 MYDA18- 12.5 B64 MYD818- 12.5 A64 MYDA18- 12.5 B64 MYD818- 12.5 A65 MYDA17- 12.5 B65 MYD817- 12.5 A66 MYDA17- 12.5 B65 MYD817- 12.5 A67 MYDA18- 12.5 B65 MYD818- 12.5 A68 MYDA17- 12.5 B65 MYD818- 12.5 A68 MYDA17- 12.5 B65 MYD818- 12.5 A68 MYDA17- 12.5 B65 MYD818- 12.5 A69 MYDA18- 12.5 B64 MYD818- 12.5 A69 MYDA18- 12.5 B64 MYD818- 12.5 A69 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A60 MYDA18- 12.5 B64 MYD818- 12.5 A60													ļ
A49 MYDADI- 12.3 B49 MYDBDI- 12.3 3 TTYR- 9.3 A50 MYDAD2- 12.3 B50 MYDBD2- 12.3 4 TYCLR-(GND) 9.3 A51 MYDAD3- 12.3 B51 MYDBD3- 12.3 5 N/U A52 MYDAD4- 12.3 B52 MYDBD4- 12.3 6 TTYR- 9.3 A53 MYDAD5- 12.3 B53 MYDBD5- 12.3 7 TYCU 9.3 A54 MYDAD6- 12.4 B54 MYDBD6- 12.4 B TTYT- 9.3 A55 MYDAD7- 12.4 B55 MYDBD7- 12.4 B TTYT- 9.3 A56 MYDAD8- 12.4 B56 MYDBD8- 12.4 B57 MYDBD8- 12.4 A57 MYDAD8- 12.4 B57 MYDBD9- 12.4 A58 MYDAD9- 12.4 B59 MYDBD9- 12.4 A58 MYDAD9- 12.4 B59 MYDBD9- 12.4 A59 MYDAII- 12.4 B59 MYDBII- 12.4 A60 MYDAI2- 12.5 B60 MYDBI2- 12.5 A60 MYDAI3- 12.5 B61 MYDBI3- 12.5 A61 MYDAI3- 12.5 B61 MYDBI3- 12.5 A62 MYDAI3- 12.5 B62 MYDBI3- 12.5 A63 MYDAI5- 12.5 B63 MYDBI3- 12.5 A64 MYDAI5- 12.5 B64 MYDBI3- 12.5 A65 MYDAI5- 12.5 B65 MYDBI3- 12.5 A66 MYDAI5- 12.5 B67 MYDBI3- 12.5 A67 MYDAI5- 12.5 B68 MYDBI3- 12.5 A68 MYDAI7- 12.5 B68 MYDBI3- 12.5 A69 MYDAI7- 12.5 B68 MYDBI3- 12.5 A60 MYDAI7- 12.5 B65 MYDBI3- 12.5 A61 MYDAI5- 12.5 B65 MYDBI3- 12.5 A62 MYDAI7- 12.5 B65 MYDBI3- 12.5 A63 MYDAI7- 12.5 B65 MYDBI7- 12.5 B65 MYDBI7- 12.5 W9IOO4OI													1
A50 MYDA02- 12.3 E50 MYD802- 12.3 4 TYCLR-(GND) 9.3 A51 MYDA03- 12.3 E51 MYD803- 12.3 5 N/U A52 MYDA04- 12.3 E52 MYD804- 12.3 6 TTYR- 9.3 A53 MYDA05- 12.3 E53 MYD805- 12.3 7 TYCLI 9.3 A54 MYDA06- 12.4 E54 MYD806- 12.4 8 TTYT- 9.3 A55 MYDA07- 12.4 E55 MYD807- 12.4 9 N/U A56 MYDA08- 12.4 E56 MYD808- 12.4 A57 MYDA08- 12.4 E57 MYD809- 12.4 A58 MYDA08- 12.4 E58 MYD809- 12.4 A58 MYDA08- 12.4 E59 MYD810- 12.4 A59 MYDA10- 12.4 E59 MYD811- 12.4 A60 MYDA12- 12.5 B60 MYD812- 12.5 A61 MYDA13- 12.5 B61 MYD813- 12.5 A62 MYDA16- 12.5 B63 MYD815- 12.5 A63 MYDA15- 12.5 B63 MYD815- 12.5 A64 MYDA16- 12.5 B64 MYD816- 12.5 A65 MYDA17- 12.5 B64 MYD815- 12.5 A66 MYDA17- 12.5 B64 MYD816- 12.5 A67 MYDA18- 12.5 B64 MYD816- 12.5 A68 MYDA17- 12.5 B65 MYD816- 12.5 A69 MYDA17- 12.5 B65 MYD817- 12.5 A60 MYDA17- 12.5 B65 MYD816- 12.5 A61 MYDA17- 12.5 B64 MYD816- 12.5 A62 MYDA17- 12.5 B65 MYD817- 12.5 A64 MYDA17- 12.5 B65 MYD817- 12.5													
ASI MY DA03- 12.3 ESI MY DE03- 12.3 S N/U AS2 MY DA04- 12.3 ES2 MY DB04- 12.3 6 TTYR- 9.3 AS3 MY DA05- 12.3 ES3 MY DE05- 12.3 7 TYCL! 9.3 AS4 MY DA06- 12.4 ES4 MY DE06- 1C.4 8 TTYT- 9.3 AS5 MY DA07- 12.4 ES5 MY DE07- 12.4 9 N/U AS5 MY DA08- 12.4 ES6 MY DE08- 12.4 AS7 MY DA08- 12.4 ES6 MY DE08- 12.4 AS8 MY DA10- 12.4 ES9 MY DE10- 12.4 AS8 MY DA10- 12.4 ES9 MY DE10- 12.4 AS8 MY DA10- 12.5 ES6 MY DE11- 12.5 AS8 MY DA11- 12.5 ES6 MY DE11- 12.5 AS8 MY DA13- 12.5 ES6 MY DE11- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS8 MY DA16- 12.5 ES6 MY DE16- 12.5 AS9 MY DA16- 12.5 ES6 MY DE16- 12.5 AS9 MY DA16- 12.5 ES6 MY DE16- 12.5 AS9 MY DA16- 12.5 ES6 MY DE16- 12.5 AS9 MY DA16- 12.5 ES6 MY DE16- 12.5 AS9 MY DA16- 12.5 ES6 MY DE16- 12.5 AS9 MY DE16- 12.5 ES6 MY DE16- 12.5		50	MYDA02	12.3	1 50	MY 0802-	12.3						
A53 MYDA05- 12.3 B53 MYDB05- 12.3 7 TYCLI 9.3 A54 MYDA06- 12.4 B54 MYDB06- 1C.4 8 TTYT- 9.3 A55 MYDA07- 12.4 B55 MYDB07- 12.4 9 N/U A56 MYDA08- 12.4 B56 MYDB08- 12.4 A57 MYDA08- 12.4 B58 MYDB10- 12.4 A58 MYDA08- 12.4 B58 MYDB10- 12.4 A59 MYDA11- 12.4 B59 MYDB11- 12.4 A60 MYDA12- 12.5 B60 MYDB12- 12.5 A61 MYDA13- 12.5 B61 MYDB13- 12.5 A62 MYDA16- 12.5 B62 MYDB15- 12.5 A63 MYDA15- 12.5 B63 MYDB15- 12.5 A64 MYDA16- 12.5 B64 MYDB15- 12.5 A65 MYDA16- 12.5 B64 MYDB16- 12.5 A66 MYDA16- 12.5 B64 MYDB16- 12.5 A67 MYDA16- 12.5 B64 MYDB16- 12.5 A68 MYDA17- 12.5 B64 MYDB16- 12.5 A68 MYDA17- 12.5 B65 MYDB17- 12.5 A68 MYDA17- 12.5 B65 MYDB17- 12.5 A69 MYDA17- 12.5 B65 MYDB17- 12.5 A60 MYDA17- 12.5 B65 MYDB17- 12.5 A61 MYDA17- 12.5 B65 MYDB17- 12.5 A62 MYDA17- 12.5 B65 MYDB17- 12.5 A63 MYDA17- 12.5 B65 MYDB17- 12.5 A64 MYDA17- 12.5 B65 MYDB17- 12.5		51	MY DA03-	12.3	851	MY 0803-	12.3						j
ASS MYDAOF- 12.4 BSS MYDBOF- 12.4 ASS MYDAOF- 12.4 BSS MYDBOF- 12.4 ASS MYDAOF- 12.4 BSS MYDBOF- 12.4 ASS MYDAOF- 12.4 BSS MYDBOF- 12.4 ASS MYDAOF- 12.4 BSS MYDBOF- 12.4 ASS MYDAOF- 12.4 BSS MYDBIO- 12.4 -59 MYDAII- 12.4 BSF MYDBII- 12.4 A60 MYDAII- 12.5 B60 MYDBI2- 12.5 A61 MYDAI3- 12.5 B61 MYDBI3- 12.5 A62 MYDAI4- 12.5 B62 MYDBI4- 12.5 A63 MYDAI5- 12.5 B63 MYDBI5- 12.5 A64 MYDAI5- 12.5 B64 MYDBI5- 12.5 A65 MYDAI7- 12.5 B64 MYDBI5- 12.5 A66 MYDAI7- 12.5 B64 MYDBI5- 12.5 A67 MYDAI6- 12.5 B64 MYDBI5- 12.5 A68 MYDAI7- 12.5 B65 MYDBI7- 12.5 A68 MYDAI7- 12.5 B65 MYDBI7- 12.5 A68 MYDAI7- 12.5 B65 MYDBI7- 12.5 A69 MYDAI7- 12.5 B65 MYDBI7- 12.5 A60 MYDAI7- 12.5 B65 MYDBI7- 12.5 A61 MYDAI7- 12.5 B65 MYDBI7- 12.5 A62 MYDAI7- 12.5 B65 MYDBI7- 12.5		52	MY DAO4-	12.3						6 TTY	/ R	7.3	ì
ASS MYDAD7- 12.4 BSS MYD807- 12.4 ASS MYDAD8- 12.4 BSS MYD808- 12.4 AST MYDAD8- 12.4 BSS MYD809- 12.4 ASS MYDAD8- 12.4 BSS MYD810- 12.4 ASS MYDA10- 12.4 BSS MYD810- 12.4 ASS MYDA11- 12.4 BSS MYD811- 12.4 ASS MYDA11- 12.5 BSS MYD812- 12.5 ASS MYDA13- 12.5 BSS MYD813- 12.5 ASS MYDA13- 12.5 BSS MYD813- 12.5 ASS MYDA15- 12.5 BSS MYD815- 12.5 ASS MYDA15- 12.5 BSS MYD815- 12.5 ASS MYDA16- 12.5 BSS MYD815- 12.5 ASS MYDA16- 12.5 BSS MYD815- 12.5 ASS MYDA17- 12.5 BSS MYD817- 12.5 ASS MYDA17- 12.5 BSS MYD817- 12.5 ASS MYDA17- 12.5 BSS MYD817- 12.5 ASS MYDA17- 12.5 BSS MYD817- 12.5 ASS MYDA17- 12.5 BSS MYD817- 12.5 ASS MYDA17- 12.5 BSS MYD817- 12.5 ASS MYDA17- 12.5 BSS MYD817- 12.5													1
ASS AYDADS- 12.4 BS6 MYD808- 12.4 AST AYDADS- 12.4 BS7 MYD809- 12.4 ASS AYDADS- 12.4 BS6 MYD810- 12.4 -59 MYDA11- 12.4 BS9 MYD811- 12.4 A60 MYDA12- 12.5 B60 MYD812- 12.5 A61 MYDA13- 12.5 B61 MYD813- 12.5 A62 'MYDA14- 12.5 B62 MYD814- 12.5 A63 MYDA15- 12.5 B63 MYD815- 12.5 A64 MYDA16- 12.5 B64 MYD815- 12.5 A65 MYDA16- 12.5 B64 MYD816- 12.5 A65 MYDA17- 12.5 B65 MYD817- 12.5 A65 MYDA17- 12.5 B65 MYD817- 12.5 A66 MYDA17- 12.5 B65 MYD817- 12.5 A67 MYDA18- 12.5 B65 MYD817- 12.5 A68 MYDA17- 12.5 B65 MYD817- 12.5 A69 MYDA17- 12.5 B65 MYD817- 12.5 A60 MYDA17- 12.5 B65 MYD817- 12.5 A61 MYDA18- 12.5 B65 MYD817- 12.5										B TTY	π-		į
AST AYDAOR 12.4 BS7 MYD809- 12.4 ASB MYDAID- 12.4 BSB MYD8ID- 12.4 -59 MYDAII- 12.4 BS9 MYD8II- 12.4 A60 MYDAI2- 12.5 B40 MYD8I2- 12.5 A61 MYDAI3- 12.5 B41 MYD8I3- 12.5 A62 "AYDAI4- 12.5 B42 MYD8I4- 12.5 A63 MYDAI5- 12.5 B43 MYD8I5- 12.5 A64 MYDAI6- 12.5 B44 MYD8I6- 12.5 A65 MYDAI6- 12.5 B48 MYD8I6- 12.5 A65 MYDAI7- 12.5 B45 MYD8I7- 12.5 A65 MYDAI7- 12.5 B45 MYD8I7- 12.5 A67 MYDAI7- 12.5 B45 MYD8I7- 12.5 A68 MYDAI7- 12.5 B45 MYD8I7- 12.5 A69 MYDAI7- 12.5 B45 MYD8I7- 12.5 A69 MYDAI7- 12.5 B45 MYD8I7- 12.5 A60 MYDAI7- 12.5 B45 MYD8I7- 12.5										•		N/U 2	- !
ASS MYDAID- 12.4 BSS MYDBID- 12.4 -59 MYDAII- 12.4 BS9 MYDBII- 12.4 A60 MYDAI2- 12.5 B40 MYDBI2- 12.5 A61 MYDAI3- 12.5 B41 MYDBI3- 12.5 A62 'MYDAI4- 12.5 B42 MYDBI4- 12.5 A63 MYDAI5- 12.5 B43 MYDBI5- 12.5 A64 MYDAI6- 12.5 B44 MYDBI6- 12.5 A65 MYDAI6- 12.5 B45 MYDBI7- 12.5 A65 MYDAI7- 12.5 B45 MYDBI7- 12.5 A67 MYDAI7- 12.5 B45 MYDBI7- 12.5 A68 MYDAI7- 12.5 B45 MYDBI7- 12.5 A69 MYDAI7- 12.5 B45 MYDBI7- 12.5 A60 MYDAI7- 12.5 B45 MYDBI7- 12.5 A61 MYDAI7- 12.5 B45 MYDBI7- 12.5 A62 MYDAI7- 12.5 B45 MYDBI7- 12.5 A63 MYDAI7- 12.5 B45 MYDBI7- 12.5													
-59 MYDAII- 12.4 859 MYD8II- 12.4 A60 MYDAI2- 12.5 840 MYD8I2- 12.5 A61 MYDAI3- 12.5 861 MYD8I3- 12.5 A62 'MYDAI4- 12.5 862 MYD8I4- 12.5 A63 MYDAI5- 12.5 863 MYD8I5- 12.5 A64 MYDAI6- 12.5 864 MYD8I6- 12.5 A65 MYDAI6- 12.5 865 MYD8I7- 12.5 A65 MYDAI7- 12.5 865 MYD8I7- 12.5 A67 MYDAI7- 12.5 865 MYD8I7- 12.5 A68 MYDAI7- 12.5 865 MYD8I7- 12.5 A69 MYDAI7- 12.5 865 MYD8I7- 12.5 A69 MYDAI7- 12.5 865 MYD8I7- 12.5 A69 MYDAI7- 12.5 865 MYD8I7- 12.5 A60 MYDAI7- 12.5 865 MYD8I7- 12.5													-1
A60 MYDAI2- 12.5 840 MYD8I2- 12.5 A61 MYDAI3- 12.5 841 MYD8I3- 12.5 A62 'MYDAI4- 12.5 842 MYD8I4- 12.5 A63 MYDAI5- 12.5 843 MYD8I5- 12.5 A64 MYDAI6- 12.5 844 MYD8I6- 12.5 A65 MYDAI7- 12.5 845 MYD8I7- 12.5 A65 MYDAI7- 12.5 845 MYD8I7- 12.5 A67 MYDAI7- 12.5 845 MYD8I7- 12.5 A68 MYDAI7- 12.5 845 MYD8I7- 12.5 A69 MYDAI7- 12.5 845 MYD8I7- 12.5 A69 MYDAI7- 12.5 845 MYD8I7- 12.5 A61 MYDAI7- 12.5 845 MYD8I7- 12.5 A62 MYDAI7- 12.5 845 MYD8I7- 12.5 A63 MYDAI7- 12.5 846 MYD8I7- 12.5													1
A61 MYDA13- 12.5 861 MYD813- 12.5 A62 "MYDA14- 12.5 862 MYD814- 12.5 A63 MYDA15- 12.5 863 MYD815- 12.5 A64 MYDA16- 12.5 864 MYD816- 12.5 A65 MYDA17- 12.5 865 MYD817- 12.5 A65 MYDA17- 12.5 865 MYD817- 12.5 A67 MYDA17- 12.5 865 MYD817- 12.5 A68 MYDA17- 12.5 865 MYD817- 12.5 A69 MYDA17- 12.5 865 MYD817- 12.5 A69 MYDA17- 12.5 865 MYD817- 12.5 A69 MYDA17- 12.5 865 MYD817- 12.5					840	MYD812-							. 1
A63 MYDAIS- 12.5 843 MYD8IS- 12.5 A64 MYDAI6- 12.5 844 MYD8I6- 12.5 A65 MYDAI7- 12.5 845 MYD8I7- 12.5 A65 MYDAI7- 12.5 845 MYD8I7- 12.5 A67 MYDAI7- 12.5 845 MYD8I7- 12.5 A68 MYDAI7- 12.5 845 MYD8I7- 12.5 A69 MYDAI7- 12.5 845 MYD8I7- 12.5 A69 MYDAI7- 12.5 845 MYD8I7- 12.5 A60 MYDAI7- 12.5 845 MYD8I7- 12.5 A61 MYDAIS- 12.5 846 MYD8I7- 12.5 A62 MYDAIS- 12.5 847 MYD8I6- 12.5 A63 MYDAIS- 12.5 849 MYD8I6- 12.5 A64 MYDAIS- 12.5 849 MYD8I6- 12.5 A65 MYDAIF- 12.5 849 MYD8I6- 12.5 A65 MYDAIF- 12.5 849 MYD8I6- 12.5 A67 MYDAIF- 12.5 849 MYD8I6- 12.5 A68 MYDAIF- 12.5 849 MYD8I6- 12.5 A68 MYDAIF- 12.5 849 MYD8I7- 12.5					168	MY DBI3-	12 5						
A64 MYDA16- 12.5 864 MYD816- 12.5 A65 MYDA17- 12.5 865 MYD817- 12.5 A67 MYDA17- 12.5 865 MYD817- 12.5 A68 MYDA17- 12.5 865 MYD817- 12.5 A69 MYDA17- 12.5 865 MYD817- 12.5 A69 MYDA17- 12.5 865 MYD817- 12.5		62	ATY DA 14-	12.5									
A65 MYDAI7- 12.5 MS MYDBI7- 12.5 C W9100401										COOF INCHT NO	I SUTE I DWG	но	
M GND NA										1	1 1		
AND AND 4.0 SALE SHEET 3.1 C										21101	16	W 5100401	10::
	A	66	GND	4.0		JAU				SCALE		SHE	3.1 CF .

3, . .





q



._____

64

OPTION BOARD, COMMON LOGIC

COOR ESSATIRE STATE FOR SEA BY


BY

BOOKE | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECURITY | SECUR


NOTE. 1. (X.X) . SOURCE SHEET


65


.)





ţe.






























































1/0 BUS DRIVERS

COOK BEENT NO. BIZZ DWG NO.

21101 C W9100401

STALE

W9100401

REY

ВY

HOTE

1. (X.X) = SOURCE SHEET

