

REVISIONS

REV	EN	CHG CODE	DESCRIPTION	DR	APPD
X			PROTOTYPE RELEASE		
X2			ADDED SHEET 39 THRU 46		J.L.K. 3/27/73
A	-		PRODUCTION RELEASE EN 82239		G.E.K. 8/1/73
B	83587	-	REVISED PER MARKED UP ENGRG DWG	PSH	1/27/75

98A0887

DWG
NO.

NEXT ASSEMBLY

MODEL NO.

V70 SERIES

varian data machines / a varian subsidiary
2722 michelson drive / irvine / california / 92664

DR. K. ELLINOR

10/26/72

CHK R.A.D.

7/31/73

CODE
IDENT NO. 21101

TITLE

V70 SERIES MICRO WORD
FLOWCHARTS

SGN _____

—

THIS DOCUMENT MAY CONTAIN
PROPRIETARY INFORMATION AND
SUCH INFORMATION MAY NOT BE
DISCLOSED TO OTHERS FOR ANY
PURPOSE OR USED TO PRODUCE
THE ARTICLE OR SUBJECT, WITH-
OUT PERMISSION FROM VDM.

GR R.C.DRUMM

7/31/73

D A.WHITCOMB

8/1/73

SIZE DWG NO.



98A0887

REV



TABLE OF CONTENTS

<u>SECTION</u>	<u>TITLE</u>	<u>SHEET</u>
1.0	INTRODUCTION	4
1.1	Purpose	4
1.2	Performance Specifications	4
1.3	Reference Documents	4
2.0	FUNCTIONAL DESCRIPTION	5
2.1	Flowchart Definitions	5
2.1.1	Memory Operations	5
2.1.1.1	Type of Operations	5
2.1.1.2	Memory Address Sources	5
2.1.1.3	Memory Fetch Destinations	5
2.1.2	Field Selection	6
2.1.3	Data Loop Operations	6
2.1.4	Instruction Register Transfer	6
2.1.5	Flags	6
2.1.6	Other Terms	6
2.2	V70 Series Flowcharts	10
2.2.1	Double-word Extended Addressing Instructions	11
2.2.2	Double-word Immediate Instructions	15
2.2.3	Front Panel Routines	17
2.2.3.1	Halt Loop	18
2.2.3.2	Register Display/Enter	20
2.2.3.3	Start Routine	22
2.2.4	Divide Routine	23
2.2.5	Shift Instructions	26
2.2.6	JMP, JM ^A K and Execute Instructions	28
2.2.7	TSA, ROF, and SOF Instructions	29
2.2.8	SPMA, BCS and SJMP Instructions	30



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887 E
SH 2 OF 57 REV

<u>SECTION</u>	<u>TITLE</u>	<u>SHEET</u>
2.2.9	Multiply	31
2.2.10	Register-to-Register Instructions	32
2.2.11	Single-word Addressing Instructions	33
2.2.11.1	Load, Arithmetic, Logical and INR	34
2.2.11.2	Store (SWA)	35
2.2.12	SRE Instruction	36
2.2.13	IJMP Instruction	37
2.2.14	JSR Instruction	38
2.2.15	BT Instruction	39
2.2.16	Input/Output (I/O) Instructions	40
2.2.16.1	EXC, EXC 2 and SEN	41
2.2.16.2	Input Data Transfers	42
2.2.16.3	Output Data Transfers	43
2.2.17	Interrupt Routine	44
2.2.18	Automatic Bootstrap Loader Routines	45
2.2.18.1	Teletype and Paper Tape	46
2.2.18.2	Disc	47
2.2.19	V70 "Standard" Micro States	48
2.2.20	Input/Output (Option Board) Micro Flows	49
2.2.20.1	Idle State	50
2.2.20.2	Sen, Exc, Exca	51
2.2.20.3	Halt Loop and Programmed Input	52
2.2.20.4	Halt Loop and Programmed Output	53
2.2.20.5	Interrupt	54
2.2.20.6	DMA Input (TPIX-I)	55
2.2.20.7	DMA Output (TPOX-I)	56
2.2.20.8	High Speed DMA (TPOF, TPIF)	57



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887

B

SH 3 OF 57 REV

SECTION I INTRODUCTION

1.1 Purpose

The function of this document is to provide microprogram information describing the standard V70 series "macro" instruction set. This instruction set is implemented in page zero of the control store (512 words of Read-only memory), and is designed to emulate the 620F instruction set at a maximum performance level. For a description of this standard instruction set, see the V70 series handbooks (V72, V73, or V74 System Handbooks).

Although the V70 series "macro" instruction set is fixed, pages of 256 or 512 words of user definable control store (random access memories) may be added, via a "Writable Control Store Option", thus allowing for user defined "macro" and "micro" instructions on programs in a second environment. For information about the Writable Control Store Option, see the WCS manual (98A9906-08X).

1.2 Performance Specifications

The use of high speed logic; and read-only memory, allows for a micro-execution time of 165 nanoseconds. This high speed micro-execution time results in very efficient use of existing system resources, such as semiconductor memory with a cycle time of 330 nanoseconds (or two micro-instructions).

1.3 Reference Documents

For further information concerning V70 Series hardware and micro-programming refer to the following documents:

<u>Title</u>	<u>Document Number</u>
Writable Control Store Manual	98A9906-08X
V70 Series Processor Manual	98A9906-02X
V73 System Handbook	98A9906-01X
Varian Microprogramming Guide	98A9906-07X
Core Memory Manual	98A9906-03X
Semiconductor Memory	98A9906-04X
Option Board Manual	98A9906-05X
Power Supply Manual	98A9906-06X



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887

SH 4 OF 57

L

REV

SECTION 2 FUNCTIONAL DESCRIPTION

2.1 Flowchart Definitions

Flowchart definitions will consist of explanations for memory operation, control store addressing, data loop operations, and the use of processor flags. Included are examples of several types of operations performed in the flow diagrams to follow.

2.1.1 Memory Operations

When memory operations are to be performed, or initiated by a micro-command, a statement of the type of memory operation to be performed, as well as the sources and/or destinations for memory data and address, will be made. An example is given below:

Example: A.F. @ A, M = address fetch with ALU as address and MIL as the fetched data's destination.

2.1.1.1 Type of operations:

- a. I.F. = instruction fetch
- b. A.F. = address fetch
- c. O.F. = opened fetch
- d. O.S. or STO = store
- e. Cond. = conditional memory initiation (condition specified by \diamond).

2.1.1.2 Memory Address Sources:

- a. P = program counter to memory address
- b. A = ALU output to memory address
- c. M = memory input latch (MIL register) to memory address

2.1.1.3 Memory Fetch Destinations:

- a. I = MII and MIL register - data from memory is to be loaded into both the instruction buffer register (MII) and the memory input latch (MIL).
- b. M = MIL register - data from memory is to be loaded into the memory input latch (MIL).



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A00887

B

SH 5 OF 57 REV

2.1.2 Field Selection

The operation of selecting and decoding up to a five bit field from the instruction register (C2I), for use in control store branching operations, is known as field selecting. Field selecting can only take place from the instruction register - C2I. Field Selection statements will appear as follows:

F. Sel I (00-02) or Fld Sel. 0-2 - Field selection from the instruction register (C2I) bits 0 thru 2.

2.1.3 Data Loop Operations

When data loop operations are performed, statement describing the action taking place will occur. Examples are given below:

- a. P + 1 \rightarrow S1 - program register added to 1 and transferred to the S1 register.
- b. A \rightarrow DOR - The contents of the A-register are transferred to the Data Loop Operand register.

2.1.4 Instruction Register Transfer

Instruction register transfers are labeled as below:

Statement: I1 \rightarrow I2 = M1I \rightarrow C2I = transfer contents of instruction buffer (M1I) to the instruction register (C2I).

2.1.5 Flags

Several Flags are used for storing and testing the status of the machine. A few are listed below:

- a. Statement = operation on the interrupt flag, CINTF.
Example = RST CINTF - reset the interrupt flag.
- b. Statement = Ofl., Ovrfl - overflow indicator
- c. Statement = DSB - a utility flip-flop used to provide temporary storage of data or control information during the execution of various instructions.

2.1.6 Other Terms

Other terms used with the micro-flow are given in Table 1. See Sheet 7.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98AD887

B

SH 6 OF 57

REV

TABLE I
FLOWCHART DEFINITIONS

<u>EXPRESSION</u>	<u>INTERPRETATION</u>
Mem. Strt.	Memory start. A memory operation is being initiated.
Incr. P	Increment the Program Counter by one.
0 → DOR	The contents of the Data Loop Operand Register are set to zero.
A → DOR	The contents of the A Register are transferred to the Data Loop Operand Register.
AVB→DOR	The contents of the A and B Registers are inclusively OR'ed and are transferred to DOR.
Cond.	Conditional. Used to denote that the execution of a specific operation is dependent upon the outcome of a test being performed.
En.	Enable.
D-ROM	Instruction decoder read-only-memory.
MII	Preliminary instruction register. A buffer register used to receive all instructions from memory. This register provides input to both C2I and the D-ROM.
MDN	Memory Done. A signal which identifies the completion of a memory operation.
IDN	I/O done. A signal which identifies the completion of an I/O operation.
S1, S2	Two registers located in the Register File which are used for temporary storage of operands, addresses, etc. Also known as E (S1) and F (S2).



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0887

B

SH 7 OF 57 REV

<u>EXPRESSION</u>	<u>INTERPRETATION</u>
Zero	A status indicator which is set during various instructions when the result of an arithmetic/logical operation is zero.
Enable "Jump" Signal.	A "Jump" signal is generated and sent to the Memory Protect option to signify that a program "jump" or "skip" operation is occurring.
Mask → DOR	The 16-bit "Mask" field of the micro-word is transferred to DOR (after inversion of each bit).
I/O Strt.	I/O Start. An I/O operation is being initiated or allowed to continue execution.
IOR	A buffer register used for temporary storage of data or control information during the execution of various I/O operations.
C2I	Main instruction register. This register contains the current instruction during most of instruction execution.
CINTF	Interrupt flag. A flip-flop used to denote that an interrupt instruction execution is or has been in progress.
DOR $\xrightarrow[\text{Func}]{\text{Spec. ALU}}$ A	The contents of DOR are transferred through the adder (ALU) to the A Register. The adder operation will transfer, increment, decrement, or invert as a function of a hardware decoding of bits 6 and 7 of the current instruction.
Override Mem.	A modification to a previously initiated and current memory operation; e.g., a "Read" is modified to a "Write".
Sample Overflow	An operation in which the results of an arithmetic operation are allowed to set the Overflow Indicator if overflow conditions exist.
Mask I + P → DOR	A 16-bit word, generated by AND'ing the micro-word "Mask" field and the current instruction word (contents of C2I), is added to the contents of the Program Counter. The result is placed in DOR.




varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0881
SH 8 OF 57. REV

EXPRESSIONINTERPRETATION

Mem. Contr.	Memory Control logic section.
MIL	A buffer register used to receive and hold operands and operand addresses from memory.
I/O Sense Flag	A flip-flop used to receive and hold the sense response bit transmitted from a device controller during a SEN instruction execution.
Intrpt.	Interrupt.

varian data machines
a varian subsidiaryCODE
IDENT. NO.
21101**98AC887****D**

SH → OF 57 REV


2.2 V70 Series Flowcharts

The V70 Series Flowcharts give detailed information for each class of instruction used in the standard V70 instruction set; front panel routines; interrupt routine; automatic bootstrap loader routines; V70 "Standard" micro-states; and Input/Output microflows.

For exact Binary Contents of each control store address, see listing for V70 Control Store #49A0195-000 and #49A0195-001.

Offpage connectors are referenced by sheet number, located at bottom of each sheet (right hand side). Offpage connectors will reference to a specific Micro State, or will indicate some general operation to follow (i.e. Execute, Next Instruction, etc.). See example below.

Example:



SHEET 12

SHEET 11



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0301

SH 10 OF 57 REV


CHART I.D.

CHART NAME


PROGRAM NAME

2.2.1 DOUBLE WORD EXTENDED ADDRESSING INSTRUCTIONS

EXTENDED INSTRUCTIONS



RELATIVE ADDRESSING



varian data mechanisms


CCD
1334T. N.B.


PABLO AY

EXTENDED INSTRUCTIONS

98A0937

四
七





varian data machines
a varian subsidiary

CODE
IDENT. NO.

EXTENDED
INSTRUCTIONS

93A0887

REV.
C

PREPARED BY

APPROVED BY

SHEET 13 OF 57

PROGRAMMER	PROGRAM NO.	DATE	PAGE
CHART I.D.	CHART NAME	PROGRAM NAME	

EXTENDED EXECUTE

```

graph TD
    13([13]) --> ESTA[/ESTA 005]
    13 --> ESTB[/ESTB 006]
    13 --> ESTX[/ESTX 007]
    13 --> EMUL[/EMUL 00E]
    13 --> EDIV[/EDIV 00F]


    ESTA --> DSB1{DSB}
    ESTB --> DSB2{DSB}
    ESTX --> DSB3{DSB}
    EMUL --> DSB4{DSB}
    EDIV --> DSB5{DSB}


    DSB1 -- 0 --> 39_1([39])
    DSB2 -- 0 --> 39_2([39])
    DSB3 -- 0 --> 39_3([39])
    DSB4 -- 1 --> EMULI[/EMULI]
    DSB5 -- 1 --> EDIVI[/EDIVI]

    39_1 --> SS3M1[/SS3M]
    39_2 --> SS3M2[/SS3M]
    39_3 --> SS3M3[/SS3M]
  
```

FOLD UNDER A DOTTED LINE

 varian data machines a varian subsidiary	CODE IDENT. NO. EXTENDED INSTRUCTIONS <small>PREPARED BY APPROVED BY</small>	REV. <small>98A0887</small>
		<small>SHEET 14 OF 57</small>





Varian data machines
a Varian subsidiary

CODE
IDENT. NO.

IMMEDIATE
INSTRUCTIONS

93AC887

REV.

B


PREPARED BY

APPROVED BY

SHEET 16 OF 57

2.2.3 FRONT PANEL ROUTINES

 varian data machines <small>a varian subsidiary</small>	CODE IDENT NO. 21101	98A0887	B
		SH 17 OF 57	REV



Varian Data Machines
a Varian subsidiary

10398
10397, 93

PREPARED BY

E HALT LOOP


APPROVED BY

REV.

B

98AC08R7

SHEET 18 of 57



Varian Data Machines
a Varian subsidiary

CODE
IDENT. NO.

HALT LΦΦP

93A0887


REV.

B


PREPARED BY

APPROVED BY

SHEET 19 OF 57



PROGRAMMER	PROGRAM NO.	DATE	PAGE
CHART I.O.	CHART NAME	PROGRAM NAME	




FOLD UNDER AT DOTTED LINE

FOLD UNDER AT DOTTED LINE

 varian data machines a varian subsidiary	CODE IDENT. NO.	REGISTER DISPLAY/ENTER	REV.
	PREPARED BY	APPROVED BY	93A0887

SHEET 21 OF 57



PROGRAMMER	PROGRAM NO.	DATE	PAGE
------------	-------------	------	------

CHART I.D.	CHART NAME	PROGRAM NAME
------------	------------	--------------

2.2.4 DIVIDE ROUTINE

SINGLE WORD ADDRESSING

/SWA 31 IFC

F.SEL. I(12)
WAIT FOR MDN
INC P
1 → QS

12 0

1

EXTENDED
INSTRUCTION

/EDIVI

14

/EDIVI 046

MIL(15) → QS
MIL → S2

/DIV 105

DFA(15) → DSB
A → ALU

IMMEDIATE
INSTRUCTION

/IMULI

15

BY ENTRY INTO
/DIV, DVSR IS
STORED IN S2 AND
DVSR SIGN IN QS

/DIV
STORES THE DVEND
SIGN IN DSB

DVSR NEG

/DIV 2 107

S2 → SI

/DIV 106

S2 → SI

/DIV 3 1C8

S2 → S2

ADJUSTMENT FOR DIVIDE WITH
POS. DVEND AND POS. DVSR

DVEND
POS

DSB 1
0
1

DVEND
NEG

/DIV 5 16B

0 → DLA(0)
SHFT B LFT
→ B

24

/DIV 18



varian data machines
a varian subsidiary

CODE
IDENT. NO.

DIVIDE ROUTINE


98A0887

REV.

PREPARED BY


APPROVED BY

SHEET 23 OF 57




PROGRAMMER	PROGRAM NO.	DATE	PAGE
------------	-------------	------	------

CHART I.D.	CHART NAME	PROGRAM NAME
------------	------------	--------------



 varian data machines a varian subsidiary	CODE IDENT. NO.	REV.
	E E	D
PREPARED BY		APPROVED BY
SHEET 25 OF 57		



Varian Data Machines
a Varian subsidiary

IDENT. NO.

SHIFT INSTRUCTIONS

98AC0887


REV.

B

PREPARED BY

APPROVED BY

SHEET 26 of 57



PROGRAMMER	PROGRAM NO.	DATE	PAGE
CHART I.D.	CHART NAME	PROGRAM NAME	

2.2.6 JMP, JMARK AND EXECUTE INSTRUCTIONS

JUMP INSTRUCTION GROUP

D FROM
 $I(15-12) = 'H0$
 $I(11-8) = 'H(2 OR 3)$

/JMP 090

INC P
COND IS/AF @
M,I
RST CINTF

624

0

/SS1M

48

/JMPI 120

MIL \rightarrow P
EN JMP 316

MIL

15

0

/JMP2 095

I.F/AF @ H,I
INC CNTR

48

/SS2M

/JMRK 0A0

COND AF @
M,M
RST CINTF

624

0

/SS5M 168

I.F @ P,I
INC P

48

/SS2M

/JMRK1 169

COND STD ON
MIL(15)=0
P+1 \rightarrow ALU

MIL

15

0

/JMRK4 0A2

AF @ M,M
INC CNTR

/JMRK2 0A1

P+1 \rightarrow ALU
WAIT FOR
MDN

/JMRK3 1CA

I.F @ A,I
MIL+1 \rightarrow P,
ALU

48

/SS2M

EXECUTE INSTRUCTION GROUP

D FROM
 $I(15-12) = 'H0$
 $I(11-8) = 'H(6 OR 7)$

/XEC 0B0

COND LF/FF
@ M,I
RST CINTF

624

0

/SS5 060

I.F @ P,I
INC P

/XEC1 0/1

624

1

/XEC2 0B1

I.F/AF @
M,I
INC CNTR

48

/SS2

PRINTED IN RED INK

PLOT UNDER DOTTED LINE



varian data machines
a varian subsidiary

CODE
IDENT. NO.

PREPARED BY

JMP, JMARK, &
EXECUTE
INSTRUCTIONS

APPROVED BY


98AC887

REV.
B

SHEET 28 OF 57

PROGRAMMER	PROGRAM NO.	DATE	PAGE
CHART I.D.	CHART NAME	PROGRAM NAME	
2.2.7 TSA, RØF, AND SØF INSTRUCTIONS			
TSA INSTRUCTION		RØF INSTRUCTION SØF INSTRUCTION	
<p>TSA OFE I-P RFO M'X → A111 DTI</p>		<p>RØF OFC I.F. @ P,I RST ØFL INC P</p>	
<p>SØF OFD I.F. @ P,I INC P SET ØFL</p>			
<p>/TSA1 19F WAIT FOR IDN</p>		<p>48 /SS3MI</p>	
<p>/TSA2 1A4 I.F. @ P,I INC P IØR → A</p>		<p>48 /SS3MI</p>	
48 AND 1A4 ARE AT DOUBLE LINE			

 varian data machines <small>a varian subsidiary</small>	CODE IDENT. NO. TSA, RØF, AND SØF INSTRUCTIONS	REV. B	
PREPARED BY _____		APPROVED BY _____	
		SHEET 29 OF 57	



varian data machines
a varian subsidiary

CODE
IDENT. NO.

E SPM, BCS, SJUMP
INSTRUCTIONS

REV.
B


PREPARED BY

APPROVED BY




98AC887

SHEET 30 OF 57

L.C.7 MULT111 L7





- NOTE:
- [xxx] ≡ HEX LOCATION OF MICROWORD
 - /xxxxx ≡ MICROWORD LABEL



Varien Data Machines VDM-1000 Processor	CODE IDENT NO.	MULTIPLY	REF
		98A0887	B
PREPARED	APPR	SHEET 31 OF 57	

22.10 REGISTER TO REGISTER INSTRUCTIONS



CODE IDENT NO

REGISTER TO
REGISTER
INSTRUCTIONS

98A0987

REV

B

PREPARED D.M.

APPR

SHEET 32 OF 57

2.2.11 SINCE - WORD ADDRESSING INSTRUCTIONS



varian data machines
a varian subsidiary



CODE
IDENT NO.
21101

98A0887

B


SH 33 OF 57 REV

88A0887
 BY
 240657



Note : (*) = (1) Enable D-ROM & Interrupt
 (2) MII \rightarrow C2I
 (3) Test & Reset CINTF



2.2.1.2 STORE TO M (SWA)



2.2.12

S
T
M


INSTRUCTION

FROM
PREVIOUS
INSTRUCTION

21101	8
98AC887	8
36057	8
B	8

SRE INSTRUCTION

Z2.13 IJMP INSTRUCTION



FROM
PREVIOUS
INSTRUCTION

IJMP INSTRUCTION


2042	21101	3

98A0837

B


35737257

2.2.14 JSR INSTRUCTION



2.2.15 BT

INSTRUCTION



21101 3

98A0687

B


CHIT 39857

2.2.16 INPUT/OUTPUT (I/O) INSTRUCTIONS


 varian data machines a varian subsidiary	CODE IDENT NO. 21101	98A0887	B
		SH 40 OF 57	REV

2.2.16.1 I/O - EXC, EXCZ, SEN


EXC



EXC 2






SEN



I/O-EXC, EXCZ, SEN

CODE IDENTIFICATION	SEARCH	SEARCH	SEARCH
21101	B		98A0887
SCALE			EXTR 41 of 57

2.2.16.2 I/O INPUT DATA TRANSFERS





B

A

I/O INPUT DATA TRANSFER
(CIA,CIB,CIAB,INA,INB,INAB,IME)

CODE	DATA	REG	IO	REV
21101	B			V


2.2.16.3 OUTPUT DATA TRANSFERS



OUTPUT DATA TRANSFERS
(ΦAR, ΦBR, ΦAB, ΦME)

CHART NO.	SEC	CHG NO.	REV
21101	B	98A0887	B
SCALE		CHART 43 of 57	

2.2.17 INTERRUPT ROUTINE



A

INTERRUPT ROUTINE

CODE IDENT NO.	DATE	CHEM NO.	REV
21101	B	98A0887	D
SOLZ		PRINT 1A9887	

2.2.18 AUTOMATIC BOOTSTRAP LOADER ROUTINES



varian data machines
a varian subsidiary


CODE
IDENT NO.
21101

98A0887

B

SH 45 OF 57 REV


2.2.18.1 AUTOMATIC BOOTSTRAP LOADER TTY,PTI



AUTO BOOTSTRAP LOADER TTY, PT

CODE	DATA	SERIAL NO	
21101	B	98A0887	B.
SCALE			


22.18.2 AUTOMATIC BOOTSTRAP LOADER DISC
A8130 A8131 A8132 A8133 QD3



AUTOMATIC BOOTSTRAP LOADER DISC

SCALE	SIZE	ITEM NO	24
21101	3	93A0887	B
SCALE	SHIRT 47 x 57		


22.19 V70 "STANDARD" MICRO STATE



SCN	21101
DATA	00000000
PC	00000000
SP	00000000
SR	00000000

21101
00000000
00000000
00000000
00000000
00000000
00000000

2.2.20 INPUT/OUTPUT (OPTION BOARD) MICRO FLOWS


 varian data machines a varian subsidiary	CODE IDENT NO. 21101		98A0887	B
			SH 49 OF 57	REV

2.2.20.1 IDLE STATE

NOTE: 1. 'XX INDICATES SOURCE ADDRESS OF I/O CONTROL BUFFER WORD

2. 'XXXX INDICATES I/O CONTROL BUFFER CONTENTS

3. ALL NUMBERS ARE IN HEX.




varian data machines
a varian subsidiary

2.2.20.2 SEN, EXC, EXCA

$M_T \quad M_R \quad T_S \quad AB$

$\neg I\phi R I\phi \wedge$

00	000'00
7	0



SEN, EXC, EXCA



varian data machines
a varian subsidiary


CODE
IDENT NO.
21101

98A0961

SH 51 OF 57

B
REV

22.20.3 HALT LOOP AND PROGRAMMED INPUT



HALT LOOP AND
PROGRAMMED INPUTS




varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A088)

SH 52 OF 57

2.2.20.4 HALT LOOP AND PROGRAMMED OUTPUT



HALT L< / > AND
PROGRAMMED OUTPUTS



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0857

SH 53 OF 57

B
REV

2.2.20.5

INTERRUPT INT S



CRQI \uparrow L Σ M \downarrow A

MT MR TS AB

1	1	0111	00
---	---	------	----

7

0



INTERRUPT

varian data machines
a varian subsidiaryCODE
IDENT NO.
21101


9-AOB-1

SH 54 OF 57

B
REV

22.20.6

DMA INPUT



DMA INPUT (TPIX-I)




Ver. 0.0.0.0.0.0.0.0.0

CODE
DENT NO
21101

98AO887
SH 55 0.57

B

2.2.20.7 DMA OUTPUT




DMA OUTPUT (TP ϕ X - I)

	CODE IDENT NO 21101	98A0887 SH 56 OF 57 REV B
varian data machines a varian subsidiary		

2.2.20.8 HIGH SPEED DMA (TPØF, TPIF)

ITRPF (TPØF-I) ^

ITRPF (TPIF-I) ^



HS DMA (TPØF, TPIF)



Varian Data Machines
a Varian subsidiary

CODE
IDENT NO.
21101

98A0887

B

SH 57.0F57 REV