SYSTEM DESCRIPTION VIATRON 2140/2150 GENERAL PURPOSE COMPUTER



# SYSTEM DESCRIPTION VIATRON 2140/2150 GENERAL PURPOSE COMPUTER

© Copyright 1970, by VIATRON Computer Systems Corporation, Crosby Drive, Bedford, Massachusetts. Contents of this publication may not be reproduced in any form in whole or in part, without permission of the copyright owner. All rights reserved.

#### **CONTENTS**

VIATRON 2140/2150 GENERAL PURPOSE COMPUTERS	1
COMPUTER CHARACTERISTICS	3
COMPUTER ARCHITECTURE	5
A PROGRAMMERS'S VIEW	11
SYSTEM SOFTWARE	16

#### **VIATRON 2140/2150 GENERAL PURPOSE COMPUTERS**

VIATRON's 2140/2150 General Purpose Computers provide the user with a versatile data processing tool at surprisingly low cost. In common with all of VIATRON's data management products, the 2140/2150 computers use LSI/MOS circuitry to reduce costs and improve reliability.

Some of the major features of the 2140/2150 computers:

- Low Cost . . . The 2140 sells for \$4752 the 2150 for \$9552.
- Extensive Instruction Repertoire . . . Over 85 powerful machine language instructions
- Versatile Addressing Capability . . . direct and indirect addressing as well as address indexing
- Byte Manipulation . . . Reduces user formatting requirements
- Multiprecision Arithmetic Capabilities . . . For complex data computations
- Hardware Multiply and Divide
- Multi-Accumulator Configuration . . . Provided by three 16-bit arithmetic registers and one 16-bit extension register
- Priority Interrupt System . . . Offers up to four interrupt levels
- Easy-to-Operate Program Entry . . . Through low-cost, reusable VIATAPE cartridges
- Automatic Initial Program Load . . . Lets the operator load the program at the touch of a single button
- Complete Software Package . . . Provides an easy-to-use assembler language, simplified report and data manipulating compiler and FORTRAN IV

# 2140/2150 COMPUTER CHARACTERISTICS

The following tables provide a summary of some of the functional and physical characteristics of the Model 2140/2150 General Purpose Computers.

# **FUNCTIONAL CHARACTERISTICS**

Main Memory	4,096 or 8,192 16-bit words of random access magnetic core storage
Word Length	16-bit basic word
Byte Size	Halfword - 8 bits
Arithmetic Operations	8,16,32 or 48 bits
Instruction Length	Short Format (16-bits) or Extended Format (32-bits).
Addressing	In Short Format, relative addressing with or without indexing
	In Extended Format, direct or indirect addressing with or without indexing.
General Operating Registers	Three single length (16-bit) registers (A, B, and C)
	An extension register (Ω)
	A double length (32-bit) register comprising A and Q
	A triple length (48-bit) register comprising A, B, and $\Omega$
Index Registers	Three
Input/Output Subsystem	Program-controlled transfers through three APC's (Automatic Polling Controller), or high-speed direct memory access (DMA) transfers through the high-speed channel.

#### PHYSICAL CHARACTERISTICS

Height
Width
Depth
Weight
Volume
Clearance Requirements

Clearance Requirements Power Requirements

**Environmental Requirements** 

30 inches 15-1/2 inches 28 inches 62 pounds 7 cubic feet

Mounts flush on rear and sides 115V ac, 60 Hz, 350 watts Also available for 50 Hz power Office ambient

32°F – 96°F

Maximum condensing Relative Humidity 98%

# 2140/2150 COMPUTER ARCHITECTURE

VIATRON's unique approach to computer design has resulted in an efficient computer architecture that provides the user with a simple-to-use-yet powerful-computer.

The 2140/2150 Computers are arranged in five subsystems:

System Bus Central Processing Unit (CPU) Main Memory I/O Subsystem Operator's Control Panel.

These subsystems and their interrelationships are illustrated in Figure 1.

#### System Bus

The System Bus, the main data path for all address and data transfers, ties together the Central Processing Unit (CPU), the Main Memory and the Input/Output Subsystems. All data transfers are synchronous 16-bit parallel moves.

### **Central Processing Unit (CPU)**

The CPU is the computing and control center of the 2140/2150 Computers. It consists of a Control Memory, CPU Control and two identically configured Arithmetic Units.

#### Control Memory

The Control Memory, also referred to as Read Only Memory (ROM), is the nerve center of the computer. Its major function is to select, interpret, and direct the execution of the stored program. In performing this task, the ROM coordinates the various activities of receiving data and transferring processed data to the Input/Output Subsystem for subsequent use by the terminals and peripheral devices.

#### CPU Control

CPU Control contains logic whose prime function is to direct the operation of the ROM. It receives commands from Core Memory, the Operator's Panel, the I/O Controller, or the ROM itself and then determines the next ROM step.

#### Arithmetic Units

Arithmetic, logic, and other computational operations performed by the CPU occur within the Arithmetic Units. Basically, each arithmetic unit is composed of an adder, three accumulator registers, and an operand buffer register, each with a 16-bit capacity. These identical units can operate both idenpendently and in conjunction with each other.

Arithmetic Unit I is used primarily for computation and logic manipulation and consists of the A, B, and C registers.




Figure 1

The A, B, and C Registers can perform arithmetic and logic operations such as addition, subtraction, and various Boolean functions. The multiply and divide operations are performed in conjunction with the Q Register of Arithmetic Unit II. Data can be moved between registers or any register can be used as a shift register with a full complement of right-shift and left-shift operations. Data can be transferred to or from the Main Memory in either 16-bit or byte format.

In Arithmetic Unit II, addressing operations can be performed in the P and R Registers and arithmetic in the Q Register.

The P Register is the program counter. The P Register contains the address of the next stored program instruction.

The Q Register, or quotient register, is used as an accumulator extender during arithmetic operations. These include double precision (32-bit) operations when called for by add, subtract, store, or load instructions. Triple precision (48-bit) operations are performed with the A and B Registers assigned the high-order bits and the Q Register processing low-order bits. Q is also the multiplier-quotient register.

The R Register is used during effective address generation and also as an operator's panel address register.

#### **Main Memory**

The primary storage facility of the 2140/2150 Computers is the magnetic-core Main Memory. It provides random access, data and instruction storage and retrieval. The Memory has maximum storage capacity of either 4,096 16-bit words in the 2140 Computer, or 8,192 16-bit words in the 2150 Computer.

A data-save feature allows the memory to retain data during power turn-on and shut-down as well as during power-failure conditions.

#### Input/Output Subsystem

The Input/Output (I/O) Channel Controller manages all requests for data transfer between Main Memory and I/O devices operating with the computer (see Figure 2). The I/O Controller monitors and controls all external requests for memory access initiated by the Automatic Polling Controller (APC) and the high-speed channel. Data transfer takes place as either 8-bit (byte) or 16-bit parallel operations on a request-acknowledge basis.

#### **Direct Memory Access**

The Model 2140/2150 Computer Direct Memory Access is provided through the High-Speed Channel, allowing data transfers to or from a peripheral device in a cycle-steal mode. When an I/O device requires a data transfer with memory, it steals a memory cycle from the CPU. Therefore, the controls of the CPU are temporarily halted. Up to eight cycle-stealing devices can be connected to the High-Speed Channel by an optional multiplexer. When used, each device interfaces with the multiplexer through a device controller. The device controller provides a buffer for transferring blocks of data synchronously with memory and asynchronously with the peripheral device. It also contains the necessary counters to supply address information to the memory and to detect end-of-data transfer. The device controller sends 16 bits of status information to memory under program control.




Figure 2

#### Interrupt Priority Levels

Four interrupt levels are a standard feature on the 2140/2150 Computers. These interrupt levels are assigned a priority. The priority logic within the I/O Controller interrupts the current program when it senses that a higher priority interrupt level is requesting service. All lower interrupt levels are locked out until released by the program.

#### APC Channels

The Automatic Polling Controller (APC) provides the capability of interfacing the computer with up to eight System 21 Data Management Terminals without any field modifications. The APC relieves the I/O Controller from all functions except to monitor priority allocations to the APC, thereby simplifying the operating requirements of the I/O Controller. The Model 2140 Computer has one APC Channel, while the Model 2150 Computer has three APC Channels. Therefore, the Model 2140 Computer can interface with up to eight System 21 Data Management Terminals, while Model 2150 can interface with up to twenty-four Systems 21 Data Management Terminals.


Each APC operates as a polling controller as it sequentially steps, one by one, to a time slot allocated for a specific terminal. Data can be transferred between the computer and a terminal during its assigned time period. The polling process is continuous and allows equal time for each terminal data transfer for a particular APC. This design allows sufficient growth capability to meet all user requirements for distributed data collection.

Operator's Control Panel

The Operator's Control Panel permits the user to monitor and load all of the following:

Any Core Location Registers A, B, C, P, Q, or R Carry and Overflow (Status)

The Control Panel is human-engineered for simple operation. An indicator lamp on the panel can be set under program control to alert the operator to an event in the program execution.



# THE 2140/2150 COMPUTER -- A PROGRAMMER'S VIEW

From a programmer's view, VIATRON's 2140/2150 computers incorporate an ideal mixture of operating registers (3) and index registers (3), as well as a comprehensive and flexible set of instructions.

#### **General Registers**


The CPU includes three 16-bit, accumulator-type operating registers, designated A, B, and C. For double-word operations, register D, a combination of registers A and Q (an internal quotient register), is used. For triple-word operations, the triple register comprising registers A, B, and Q is used. Eight-bit bytes are handled through the left-hand portion of register A, B, or C.


#### **Index Registers**


Three index registers are provided. When indexing is selected, the contents of the selected index register are added to the effective address. Several instructions are provided for loading, modifying, and storing the contents of the index register.

#### **Instruction Set**

The instruction set for the Model 2140/2150 Computers provides a powerful working set in nine groups as shown below:








	BRANCH	
В	BRANCH UNCONDITIONAL	
вс	BRANCH ON CONDITIONS	•
BCR	BRANCH ON CONDITIONS WITH INTERRUPT RESET	•
BAL	BRANCH AND LINK UNCONDITIONAL	
BALC	BRANCH AND LINK ON CONDITIONS	•
SKP	SKIP ON CONDITIONS	•
SKPR	SKIP ON CONDITIONS WITH INTERRUPT RESET	•

	SHIFT	
S L	SHIFT LEFT	•
SLC	SHIFT LEFT AND COUNT	•
S R	SHIFT RIGHT	•
ROT	ROTATE RIGHT	•

# MODX MODIFY INDEX MODIFY MEMORY



	LOGIC		
AND	AND	•	•
OR	OR		•
XOR	EXCLUSIVE OR	•	•

	OPERATE	
CLR	CLEAR	•
INCS	INCREMENT AND SKIP ON ZERO	•
INC	INCREMENT	
DCR	DECREMENT	
СОМ	COMPLEMENT (one's)	
NEG	COMPLEMENT (two's)	
MOVA	MOVEA to B or C	
MOVB	MOVEB to A or C	
моус	MOVEC to A or B	
RSW	READ CONSOLE SWITCHES	•
WAIT	WAIT	
NOP	NO OPERATION	
ALRM	INITIATE ALARM	

#### **Data Formats**

Numerical data is stored in one, two or three 16-bit core locations in (signed) two's complement format. Examples of the formats follow (Figure 3).

# PRECISION WORDS




Figure 3

#### THE 2140/2150 COMPUTER -- SYSTEM SOFTWARE

#### **VIATRON Programming System**

A comprehensive software package called the VIATRON Programming System (VPS) is available with each System 21 Model 2140/2150 General Purpose Computer. Maximum flexibility and compatibility are achieved by including standardized language processors, utility programs, and system library routines in the VPS.

#### **Language Processors**

A vital consideration in evaluating any data processing system is the facility for program preparation. VPS meets this requirement by providing a fully symbolic assembler language, a business-data management language similar to a report generator, and two versions of a standard scientific compiler.

The VIATRON Assembler Language converts readily understood symbolic source language statements into the binary object code used by the computer.

Basic FORTRAN IV (USASI X3.10-1966) and Standard FORTRAN IV (USASI X3.9-1966) are one-pass scientific/mathematical compilers for the 4K Model 2140 General Purpose Computer and the larger 8K Model 2150, respectively.

Distributed Data Language—I (DDL-I) is an ideal terminal-oriented language for generating application systems for general business data processing. Similar to a report generator, it is normally found only in systems costing many times the 2140/2150 computers.

#### **Subroutine Library**

The Subroutine Library for the VIATRON Programming System is a package of commonly used routines for data input/output, data conversion, and arithmetic functions. The subroutines required for operation of an object program are selected by the Linkage Editor program when the object program is being processed.

Input/Output Subroutines include a Terminal Master Control Package controlling up to 24 terminals.

A number of Mathematical Function Subroutines are available for use by other programs including:

Trigonometric sine/cosine Trigonometric arctangent Square Root Natural Logarithms Exponentials

Arithmetic subroutines include functions designed to augment the CPU arithmetic instructions. The subroutines perform the functions of floating-point operations (single or double precision) for add, subtract, multiply, and divide.


#### **Utility Program Library**


A set of utility routines is available with the VIATRON Programming System for handling object programs stored on VIATAPE cartridges. They include the Core Dump and Linkage Editor Routines and a Subroutine Library Manager.


Dump Routines are used to output the contents of core memory to a System 21 Terminal in hexadecimal form.

The Linkage Editor Routine accepts the binary output of language translators. The Linkage Editor creates a self-loading core-image tape containing the compiled or assembled program and the required subroutines. This facility enables repeated program loadings without further reference to the Subroutine Library.

Subroutine Library Manager Routine allows the user to build, edit, and maintain a relocatable output on the convenient and economical VIATAPE cartridges.









STORE		
STORE	•	•
STORE TRIPLE		
STORE INDEX		
STORE STATUS		
STORE Q		

	OPERATE
CLR	CLEAR .
INCS	INCREMENT AND SKIP ON ZERO
INC	INCREMENT
DCR	DECREMENT
СОМ	COMPLEMENT (one's) 🍓
NEG	COMPLEMENT (two's)
MOVA	MOVEA to B or C
MOVB	MOVEB to A or C
MOVC	MOVEC to A or B
RSW	READ CONSOLE SWITCHES
WAIT	WAIT
NOP	NO OPERATION
ALRM	INITIATE ALARM



	INPUT/OUTPUT
X 1 0	EXECUTE I/O COMMAND



	SHIFT	
S L	SHIFT LEFT	
SLC	SHIFT LEFT AND COUNT	<u>.</u>
SR	SHIFT RIGHT	<b>③</b>
ROT	ROTATE RIGHT	•

	IMMEDIATE
MDX	MODIFY INDEX
MDM	MODIFY MEMORY

ے کر	1043443587361
ABS	ABSOLUTE ASSEMBLY
ORG	DEFINE ORIGIN
END	END OF PROGRAM


DATA DEFINITION							
D C	DEFINE CONSTANT						
DEC	DECIMAL DATA						
XFLC	EXTENDED FLOATING CONSTANT						
ASCI	ALPHANUMERIC CONSTANT						

STORAGE ALLOCATION						
вѕѕ	BLOCK STARTED BY SYMBOL					
BES	BLOCK ENDED By Symbol					

SY	MBOL	DEFINIT	LION
ΕΩυ	EQUAT	E SYMBOL	

PROGRAM LINKING						
ENT	SUBROUTINE ENTRY POINT					
188	INTERRUPT SERVICE ENTRY POINT					
CALL	CALL SUBROUTINE					
CDB	CALL DATA BLOCK					

# General-Purpose Computers



#### **MODEL 2140**

The VIATRON Model 2140 is an LSI/MOS Central Processing Unit with a 4096 16-bit word core memory. It offers extensive computational and data manipulation capabilities through 85 powerful instructions.

Arithmetic operations may be single, double or even triple precision using general purpose registers (accumulators) which are available to the programmer. Computational routines may therefore be easily programmed for the simplest or the most complex business or scientific calculations. Load, Store, Move and Test instructions may also be performed in all three registers and may be byte or word oriented.

Software available with the 2140 will be upwards compatible with future VIATRON computers. The software includes a Basic FORTRAN compiler, an assembler, a math subroutine library and utility programs for manipulating data from System 21 Data Management Terminals. In addition, a language for communicating with multiple data management terminals is available in DDL-1 (Distributed Data Language). This gives the user a powerful systems capability by supplying software control of terminals.

The input/output capability is accomplished through an Automatic Polling Controller, which allows the attachment of up to 8 System 21 Data Management Terminals, and a wideband high speed data channel, which may be used for data communications and computer peripherals. System 21 terminals may, of course, be configured to support any of the terminal peripherals in the System 21 product line, adding extensive data input, data storage, data display, and data printout capabilities to the Model 2140 computer.

An operator's control panel, designed for simplicity of operation, is located at desk height on the Model 2140. It allows access to all machine registers for display or for direct storage from the panel.

#### **MODEL 2150**

The Model 2150 expands the capability of VIATRON's general-purpose computers to serve more terminals and a wider variety of applications.

More Memory 8192 16-bit words of core memory are standard on the Model 2150, twice the core capacity of the Model 2140. Larger, more complex programs and more online data storage are available to the programmer and to the user.

More System 21 Terminals Three Automatic Polling Controllers are standard on the Model 2150, permitting the attachment of up to 24 System 21 Data Management Terminals. With more memory and more terminals, the Model 2150 is ideal for use in large data input centers, in private wire communications networks for message switching, for data transmission to computer centers, and a host of other terminal-oriented application areas.

More Software A FORTRAN IV Compiler is standard on the Model 2150, bringing to the engineer, the scientist, and the mathematician a language which is both familiar and easy to use. For the engineer, or group of engineers, who has been concerned by the high cost and inflexibility of commercial time sharing services, or who has been unable to gain access to his centralized batch processing computer, the Model 2150 offers a cost saving, efficient alternative. Put the computer where the problems are for maximum accessibility and utility.

#### **Specifications**

• Type of Circuitry for CPU: LSI/MOS

• Memory: Magnetic Core

 Memory Capacity: 2140: 4096 words 2150: 8192 words
 Word Length: 16 bits (Byte addressable)
 Memory Cycle Time: 2 microseconds

• Index Registers: 3

• General-Purpose Registers: 6

Register Length: 16 bits
Interrupt Levels: 2140: 2 2150: 4

• Input/Output: Automatic Polling Controller

2140: 8 channels for attaching

System 21 Terminals

2150: 24 channels for attaching

System 21 Terminals High-Speed Data Channel

Data Format: 8 bit byte — ASCII

16 bit word

Arithmetic: 8, 16, 32, or 48 bit numbers Positive Numbers: sign and magnitude Negative Numbers: 2's complement

#### • Instruction Formats:

Short(S)

0	5	6 7	8	15	
6 Bits		2 Bits		8 Bits	
Op Code		Index		Relative	
				Address	

Extended(E)

			,-,				
0	5	6 7	8	15	16		31
6 Bits		2 Bits		8 Bits		16 Bits	
Op Code		Index		Op Code		Address	
1		Ì		Modifier	1		

#### Addressing Modes:

Short Format Instructions: 256 Locations relative to Program Counter, and

Indexable

Extended Format Instructions: Direct (Full Memory)

Indirect, and Indexable

Instructions:

Arithmetic:	12	Shift:	13
Logic:	9	Modify Memory:	1
Load:	13	1/0:	1
Store:	13	Operate:	12
Branch:	11		_
		Total	85

#### Software

2140	2150
Assembler	Assembler
Distributed Data	Distributed Data
Language—1	Language—1
Basic FORTRAN	FORTRAN IV
Subroutine Library	Subroutine Library
Utility Library	Utility Library

• Power Requirements: 115 VAC, 60 cycle, 350 watts

				<ul> <li>Wideband Communication channel</li> </ul>	s	DATAC	JANNEL ATTACHMENTS	
				<ul> <li>Software, Utility subrouti</li> </ul>			HANNEL ATTACHMENTS  nclude Serial Data Channel at \$48)	
			2150	sembler, and MACRO lang GENERAL PURPOSE COME		6001	CARD READER/	
			2150	CPU—8K words of core m			<ul><li>PUNCH ADAPTER</li><li>Transmit any of the card punch's</li></ul>	
				<ul><li>16-bit words</li><li>Hardware Multiply and Div</li></ul>	ido		standard 64 characters	
Model Feat	ure Pu	ırchase		• 24 Input/Output channels			<ul> <li>Punches an 80-character record in 4.5 seconds</li> </ul>	1
Number Co	•	Price	ı	or remote attachment of 21 Data Management Tern			<ul> <li>Card punch may be disengaged</li> </ul>	ı
2101	MICROPROCESSOR  • 512-word, Read-Only Memory	\$960		<ul> <li>Wideband Communication</li> </ul>		60	and operated independently  1 RECORD TRANSFER BUFFER	
	<ul> <li>400-character Read/Write Memory</li> </ul>			<ul><li>channel</li><li>Software, Utility subroutin</li></ul>	es FOR-	1	<ul> <li>80-character buffer permitting si-</li> </ul>	
	<ul><li>Two Tape Channels</li><li>Automatic Skip</li></ul>			TRAN compiler, Assemb			multaneous microprocessor opera- tion and card punch operation	
	<ul> <li>Automatic Duplication</li> <li>Automatic Left Zero Fill</li> </ul>		3001	MACRO languages VIDEO DISPLAY SUBSYSTE	:M \$240	60	2 BUFFER SHORT RECORD feature	
	Automatic Left Zero Fill     Automatic Upper and Lower		10001	<ul> <li>Allows the attachment of</li> </ul>	several		<ul><li>For Buffered Units Only</li><li>Fixed-length short record</li></ul>	
	Shift Control  • Automatic Output to selected data			types of video displays to processor	a micro-		<ul> <li>Program card is set up with a</li> </ul>	
	or tape channel		30	•	SPLAY \$384		skip field. Card is released as soon as skip is detected	í
101	AUTOMATIC MULTIPLE INPUT			<ul> <li>320-character display, div four 80-character records</li> </ul>	ded into	60	3 SPACE INSERTION feature .	
	<ul><li>feature</li><li>One record from Selected Channel</li></ul>	\$432		<ul> <li>Suppression or display o</li> </ul>	f any or		<ul> <li>In punch mode, adapter spaces over an illegal character instead</li> </ul>	
	or medium  One master and one control record		1	<ul><li>all records</li><li>Cursor in operational reco</li></ul>	rd		of punching a question mark	
	from Tape Channel #1			<ul> <li>Interleaving capability of and Master records</li> </ul>	of Write	6002	PRINTING ROBOT • For IBM Selectric®, 13" Carriage	\$
102	AUTOMATIC MULTIPLE OUTPUT	***		(No charge for first Black			<ul> <li>Includes Format Control</li> </ul>	
	feature  To Data Channel 1 and Tape	\$192		Video Display when Fea is not ordered.)	ture 304		<ul> <li>Printing speed of 12 cps</li> <li>Easily removed for normal type-</li> </ul>	
	Channel 2		30	2 RECORD SUPPRESS feature	\$96		writer operation	
	<ul> <li>To Data Channels 1 and 2</li> <li>To Data Channels 1 and 2, plus</li> </ul>			Permanent suppression     Sembination of 80 charges			<ul> <li>Automatic backspace, tab, car- riage return, and index by code</li> </ul>	
	Tape Channel 2 feature			combination of 80-charac ords on local or remote d			detection in data stream  Three print modes for straight line	
103	SHORT RECORD feature  • Automatic input or output of a	\$480	30	SELECTED DATA DISPLAY		ł	or formatted printing	
	record less than 80 characters.			<ul> <li>Allows selective distributed at a to local or remote distributed.</li> </ul>			Upper and lower case     DECORD TRANSFER BUFFER	
	<ul> <li>A "carriage return" character is used to designate end of record.</li> </ul>		30	4 COLOR VIDEO DISPLAY	\$1248	60	<ul> <li>RECORD TRANSFER BUFFER</li> <li>80-character buffer permitting si-</li> </ul>	
106	SHORT RECORD feature	\$480		<ul> <li>Requires Selected Data feature 303</li> </ul>	Display		multaneous microprocessor opera- tion and printing robot operation	
	<ul> <li>Automatic input or output of a record less than 80 characters.</li> </ul>			<ul> <li>320-character display, divi four 80-character records</li> </ul>	ded into	60	8 ADAPTER—15" SELECTRIC	
	<ul> <li>A "line feed" character is used to</li> </ul>			<ul> <li>Suppression or display o</li> </ul>	f any or		CARRIAGE	
2111	designate end of record.  MICROPROCESSOR	\$1728		<ul><li>all records</li><li>Cursor in operational reco</li></ul>	rd	6003	COMMUNICATIONS ADAPTER • High/Low speed selection 110 and	
	<ul> <li>1024-word, Read-Only Memory</li> </ul>	•	l	<ul> <li>Interleaving capability of</li> </ul>			247 BAUD • 103A2-Compatible	
	<ul> <li>400-character Read/Write Memory</li> <li>Two Tape Channels</li> </ul>			<ul><li>and Master Records</li><li>Control characters for 8 I</li></ul>	Data and		<ul> <li>Asynchronous communication in</li> </ul>	
	<ul><li>Automatic Skip</li><li>Automatic Duplication</li></ul>		30	8 Background Colors	1.4.TOD #00		half-duplex mode • 7-level, ASCII code, record syn-	
	<ul> <li>Automatic Left Zero Fill</li> </ul>		30	<ul> <li>BLACK &amp; WHITE RF MODU</li> <li>Connection for up to 12</li> </ul>			chronization, optional parity check,	
	<ul> <li>Automatic Upper and Lower Shift</li> <li>Automatic Output to selected data</li> </ul>		}	plays. Displays may be V Displays (Feature Code		60	15-second time out 4 UNATTENDED OPERATION	
	or tape channel  • Automatic Input from selected			any commercial television	display		feature	
	data or tape channel		į	<ul> <li>Up to two RF Modulators connected to Microproces</li> </ul>		60	MODEM 110-247 BAUD COUPLER	
	<ul><li>Automatic Tape Search</li><li>Automatic Tape Validation</li></ul>		30	BLACK & WHITE RF VIDEO	****	60	<ul> <li>Data transmission up to 300 bps</li> </ul>	
	<ul> <li>Editing, Automatic Reformatting</li> </ul>		KEYBOAI	DISPLAY	\$384	6004	• Includes modem	
102	Key Verification     AUTOMATIC MULTIPLE OUTPUT			clude Parallel Data Channel at	\$48)	6004	• High/Low speed selection—600	
102	feature	\$192	4001	<ul> <li>KEYBOARD</li> <li>Standard typewriter character</li> </ul>	\$288		and 1200 BAUD • 202 C/D-Compatible	
	<ul> <li>To Data Channel 1 and Tape Channel 2</li> </ul>			<ul> <li>Standard card punch chara</li> </ul>	acters		<ul> <li>Asynchronous communication in</li> </ul>	
	<ul> <li>To Data Channels 1 and 2</li> </ul>			<ul> <li>Microprocessor control ch</li> <li>Communications control</li> </ul>	aracters		half-duplex mode • 7-level, ASCII code, record syn-	
	<ul> <li>To Data Channels 1 and 2, plus Tape Channel 2</li> </ul>			characters		İ	chronization, optional parity check,	
103	SHORT RECORD feature	\$480	4002	<ul> <li>KEYBOARD</li> <li>Standard typewriter character</li> </ul>	\$624	60	15-second time out 4 UNATTENDED OPERATION	
	<ul> <li>Automatic input or output of a record less than 80 characters.</li> </ul>			<ul> <li>Standard card punch chara</li> </ul>	cters		feature	:
	<ul> <li>A "carriage return" character is used to designate end of record.</li> </ul>			<ul> <li>Microprocessor control ch</li> <li>Communications control</li> </ul>	aracters	6005	7 MODEM 600-1200 BAUD COMMUNICATIONS ADAPTER	•
104	AUTOMATIC MULTIPLE INPUT			characters • 40-character card reader		0003	<ul> <li>Single special speed up to 1200</li> </ul>	Ψ
	feature  • One master and one control	\$432	4099	KEYBOARD	\$192		BAUD • 103A2- or 202 C/D-Compatible	
	record from Tape Channel 1			Microprocessor control ch	aracters	•	<ul> <li>Asynchronous communication in half-duplex mode</li> </ul>	
	One master and two control records from Tape Channel 1		5001	CORDERS VIATAPE CARTRIDGE RECO	RDER \$192		<ul> <li>7-level ASCII code, record syn-</li> </ul>	
	<ul> <li>Automatic Input from selected data</li> </ul>			<ul> <li>Capstan-free tape records magnetic tape cartridges</li> </ul>			chronization, optional parity check, 15-second time out	
	or tape channel, followed by Auto- matic Output to selected data or			7-level ASCII code		6006	FOREIGN DEVICE ATTACHMENT	,
	tape channel.  • Automatic Input from selected data		5000	Bit read/write rate of 1250			<ul> <li>Allows the input and output of ASCII code foreign devices to the</li> </ul>	
	or tape channel to master record,		5002	COMPUTER-COMPATIBLE TA RECORDER	\$2880		microprocessor	
	followed by automatic selection of the record area indicated by the			<ul> <li>9-track, 800 bpi</li> <li>6-inch minireels of compute</li> </ul>			<ul> <li>Parallel transfers to and from for- eign device</li> </ul>	
. =	Status Record switch.			patible tape		6007	FOREIGN DEVICE ATTACHMENT	\$
105	FIELD AND POSITION SELECT feature	\$240		<ul> <li>2200 cps synchronous rearrate</li> </ul>	ad/write		<ul> <li>Allows the input and output of Hollerith code foreign devices to</li> </ul>	
	<ul> <li>Direct Access to selected field</li> </ul>	0	5003	COMPUTER-COMPATIBLE TA			and from the microprocessor  • Parallel transfers to and from for-	
106	or character position SHORT RECORD feature	\$480		RECORDER  • 7-track, 556 bpi	\$2880		eign device	
	<ul> <li>Automatic input or output of a</li> </ul>			<ul> <li>6-inch minireels of comput</li> </ul>	er-com-	6008	UNIT CARD READER  • Hollerith code	\$1
	record less than 80 characters.  • A "line feed" character is used to			<ul><li>patible tape</li><li>2200 cps synchronous rea</li></ul>	id/write	6009	COMPUTER ADAPTER	
	designate end of record.			rate			Model 2140 & 2150	\$

Model Feature Number Code

2140

Description

• 16-bit words

GENERAL PURPOSE COMPUTER

• CPU-4K words of core memory

8 Input/Output channels for local or remote attachment of System

21 Data Management Terminals
Wideband Communications

Model Feature Number Code

Description

• In write mode invalid characters

are replaced by space characters instead of a question mark char-

501 800 BPI DENSITY feature

acter.

502 SPACE INSERTION feature

Purchase Price

N/C

N/C

\$1776

\$96

\$144

\$1200

\$864

N/C

\$528

\$240

\$480

\$720

\$528

\$960

\$1008

\$864

\$1104

\$1200

\$576

Purchase Price

\$4752