



LOGIC DRAWINGS

The symbology used in the LINC logic drawings is very similar to that used by Digital Equipment Corporation (DEC) of Maynard, Massachusetts. For a general explanation of this symbology, see DEC manual C-100. This manual also contains a description of each of the DEC logic packages used in the LINC. Other logic packages used in the LINC are described in volume 2 of the LINC Manufacturing Description.

DEC packages are identified by type numbers such as 4113, 4204, 4141, etc. Some of these packages can be jumpered internally to satisfy different loading conditions or to perform different logic functions. Packages used in the LINC indicate their jumping configuration through suffixes appended to their type number. The package 4204, for example, appears as a plain 4204, a jumpered 4204A, and a jumpered 4204AC. The jumping configuration specified by a suffix can be looked up in volume 2 of the LINC Manufacturing Description.

A broken line encloses each logic package or piece thereof that appears on a LINC logic drawing. The package type is written just inside the broken line, the packages frame location is written just outside. Minor variation from DEC symbology can always be resolved by looking up a particular package in the DEC manual and checking out the pins in question. Grosser departures from DEC symbology are explained to the right.




TIMING DIAGRAMS

Timing diagrams are used to show the occurrence and relationship of the various operations involved in the execution of an instruction. In this notation, each of the principal flip-flop registers is represented by a horizontal line. Time is measured along the line from left to right, and operations involving the register are marked at their proper time of occurrence. The registers R, L, and Z are shown only in those instructions that involve them. Registers B, C, P, S, and A are always shown. The operation of memory is indicated by a line marked "M." When this line is displaced upward, memory is in its read phase; when it's displaced downward, memory is in its write phase. A conditional operation of memory is indicated by a broken line.

Most operations occur at one of the standard event times marked along the top of the diagram by the numbers 0, 1, 2, and 3 (representing time pulses t_0 , t_1 , t_2 , and t_3). Some operations, however, occur at other times. The clearing of S, for example, occurs at the end of the memory write gate if memory is operated. Otherwise it occurs at time t_2 .

A vertical arrow indicates the modification of the contents of one register by the contents of another. The type of modification involved is specified to the right of the arrow head. All other operations are indicated by small vertical slash marks. If a slash mark indicates the clearing of a register, the register line will end at the slash mark. If the slash mark indicates anything else, the name of the operation is specified to its right.

Parentheses around the name of an operation indicate it as being conditional. Notes to one side of the diagram will specify the condition. Parentheses around the head of an arrow or around a slash mark indicate that more than one kind of operation can occur. Notes to the side of the diagram will call out the different operations possible and will specify the conditions under which they occur.




Outputs: 1. Output pins are shown twice, once for each side of the flip-flop. In this example, the output pins are R and Z. The example indicates that:

when the flip-flop is a "zero," pin R is negative and pin Z is gnd.
when the flip-flop is a "one," pin Z is negative and pin R is gnd.


Inputs: 1. AC coupled inputs are always drawn as though connected to a pulse source, even when the input signal is not a pulse.
2. "Clear" inputs may be drawn in either of the two ways shown.

CHANGES	APP'D BY	DATE	CHANGES
LINC	SYMBOLIC AND NOTATION		EML
DATE	10/00	CH.	


INDEX CLASS AND HALF WORD CLASS
SET-UP CYCLES.




4190



4190




4190




4190


(1) NDHB IFF (LDHvSTHvSHD)
(2) NDHNDHB IFF (LDHvSTHvSHD)




4191




①




①




4190




4190




4190




4190



① IFF Bit*






① IFF A*




② IFF MARKFF*

③ IFF Z*



INDEX CLASS EXECUTION CYCLES.




① IFF EC




HALF WORD EXECUTION CYCLES.






① RBCOR IFF Sn¹
LBCOR IFF Sn⁰



① AR → BR IFF Sn¹
BR → AR IFF Sn⁰



① RBCOR IFF Sn¹
LBCOR IFF Sn⁰
② IFF HR




① IFF L=1
② THE SCOPE INTENSIFIES
ON RECEIPT OF AN ON INTENSIFY
PULSE (ONINTP) AND TERMINATES
ON RECEIPT OF AN OFF INTENSIFY
PULSE (OFFINTP)

INTENSIFY^①


L/T - 2 - 1001		CHANN			
LINC	INSTRUCTION				
DATA	TIMING	SHEET 1			
1001					

OPERATE CLASS INSTRUCTIONS.




EXAMPLES OF OPERATE USAGE



A. OPR1 #15 (KBD)




B. OPR-GULP (3 WORD TRANSFER INTO MEMORY)











C. OPR-GULP (3 WORD TRANSFER OUT OF MEMORY)



FULL ADDRESS INSTRUCTIONS.




MISCELLANEOUS CLASS INSTRUCTIONS




SKIP CLASS INSTRUCTIONS

$SKP_{T0-5} = SNS_{T0-5}$
 $T_{10} = AZE_2$
 $T_{11} = APOL$
 $T_{12} = TZE_2$
 $T_{13} = TBZ_2$
 $T_{14} = SXL_{T0-14}$
 $T_{15} = KST_2$




NOTE:
 ① Skip if condition met.
 ② Skip if condition not met.


ROTATE CLASS INSTRUCTIONS




LINC		CHAMBER
INSTRUCTION TIMING SHEET #2		
DATE	1002	CL

M
B
C
S
P
A


WRC

M
B
C
S
P
A

RDC

M
B
C
S
P
A

WRI





M
B
C
S
P
A

RDE

NOTES

- (1) SET UNIT
- (2) NOTN \rightarrow A_n; O \rightarrow CCTC; I \rightarrow WPHF; O \rightarrow PROFF
- (3) SET MOTION
- (4) FIRG(O \rightarrow A_{n-n}); A_{n-n} \rightarrow S_{n-n}

LINC	INSTRUCTION TIMING SHEET 3
DATA	DATA
DATA	DATA
1003	1003




NOTES:


- SET UNIT
- NOTON $\rightarrow A_{1n}$; $0 \rightarrow LC7C$; $1 \rightarrow WPHF$; $0 \rightarrow PROFF$
- SET NOTON $\downarrow \rightarrow \dots$
- FIXQR ($0 \rightarrow A_{1n-1}$); $A_{1n-1} \rightarrow S_{0-10}$
- $S_{0-11} \equiv LC7C_{0-2} \Rightarrow 1 \rightarrow LC_1$
- FIXQR ($0 \rightarrow A_{4n-1}$); $A_{4n-1} \rightarrow S_{0-10}$

INSTRUCTION TIMING		CHANN	
LINC	DATA	DATA	CHANN
DATA	DATA	DATA	CHANN
DATA	DATA	DATA	CHANN
DATA	DATA	DATA	CHANN
DATA	DATA	DATA	CHANN
DATA	DATA	DATA	CHANN
DATA	DATA	DATA	CHANN


M
B
S
RUN
MODE



M
B
S
RUN
MODE




M
B
S
RUN
MODE




- (1) $S_{11}' \rightarrow \text{SET } B$
- (2) $S_{11}' \cdot B^o \rightarrow \text{COMPB}$
- (3) $B^o \cdot (S_{10}' \vee M_{11}) \rightarrow \text{STOP}$

M
B
P
S
RUN
MODE




M
B
P
S
RUN
MODE




- (1) START 20 \rightarrow 20 $\rightarrow P$
 - " 400 \rightarrow 400 $\rightarrow P$
 - " RS \rightarrow RS $\rightarrow P$
 - MARK \rightarrow 40 $\rightarrow P$
- (2) TAKEOFF = STROFF' \vee
ST400FF' \vee STRSF' \vee MARKFF'

M
B
P
S
RUN
MODE



DOFF = (TAKEOFF V CGN1 V 181FF')

CHANGES	APPROVED	DATES
LINC	CONSOLE FUNCTION	TIMING DIAGRAM
ENG.		
DATE	1005	COL E



LONG PAUSE


- (1) Shift next bit for mark track into leftmost bit of WRF_n. Shift in zeros from right so cleared before load from C₀.
- (2) Complement WRF_n of t₀ time; t₀'s load it from WIN_n.

Time	Event
0	Machine starts
1	Machine runs and computes
2	Machine runs and loads $GM \cdot IM \rightarrow C \text{ Reg.}$

LINC TAPE MARKING TIMING DIAGRAM

1006






1008 | 0 → CY
 1009 | 2 → CYT
 EXT. | 18VDC +
 1007 | CHARGE
 EXT. | EX. CLOCK
 EXT. | INHIBIT INT. CLOCK
 1008 | NDXYT
 1018 | PRESET
 1009 | RUNNING



1007 G.S = L3
 1008 ADDR
 1009 ADD - OPR
 1010 EXECUTE
 1011 BLKI
 1012 CSECPY1(B10F)
 1013 CARPOFF
 1014 CP
 1015 CY360
 1016 CYO-CY6
 1017 DOPF
 1018 FILLER 'V' FULLSTOPP'

1020 GM
 1021 GSEARCH
 1022 GULP-OPE
 1023 INSTRUCTIONS +
 1024 INSTRUCTIONS -
 1025 LO - L1
 1026 JMPD
 1027 MASTER RESET
 1028 NO - RIT
 1029 NOIR
 1030 NOIR + (SET - i)
 1031 PAUSED

1032 PRESET
 1033 PRESETOFF
 1034 PRESETPO +
 1035 RESUME
 1036 SEARCH
 1037 SWAY
 1038 SWIN - 47
 1039 STOPPED
 1040 L1 - L2
 1041 L1 - L2L
 1042 WGFF




LINC		CHANN	
NODE AND CYCLE		CONTROL LOGIC	
NAME	DATE	NAME	DATE
NAME	DATE	NAME	DATE
LINC	1008	CHANN	0001

1007 O-O - 6-3
 1017 O → P
 1036 ADDOK
 1031 ADDRESS MATCH
 1018 AUTOFF
 1016 G^o
 1026 BLKI
 1018 CBCFF
 1018 CBCFF' + 18IFF'
 1005 CHANGE
 1018 CHREFF
 1018 CLRFF

1006 CM 0
 1007 CP
 1007 CY₀ - CY₆
 1007 CY₀ - CY₆
 1006 DM + PM + CM + BM
 1008 DM/HB
 1018 FILLO
 1004 GM
 1008 GNIL
 1018 18IFF
 1012 INSTRUCTIONS →
 1020 INSTRUCTIONS +

1019 ISTOP V XSTOP
 1018 MARKFF
 1026 MARKRES
 1007 MASTER RESET
 1030 MEM 1
 1020 MSG → 0
 EXT. QKRESTART
 EXT. RDIA - RDLF
 1013 S₀ - S₄
 1018 STEPLS
 1007 t₀ - t₃
 1023 t₀ - t₆

1021 XCNET




LIN	CHEM
DATE	1009
REV	C1
RUN - PAUSE - STOP LOGIC	

1045 O-A₀₋₄
 1045 O-B₀₋₄
 1045 ASHL
 1045 ASHR
 1045 B₀₋₄
 1045 B₀₋₄
 1045 BSETA
 1045 C₀₋₄
 1045 CAREY
 1045 CBIN-10
 1045 COMPA
 1045 CVPL

1045 DSC-3.3
 1045 EC
 1045 ENAC
 1045 FIXQ
 1045 I0-I1
 1045 INSTRUCTIONS
 1045 L
 1045 LAN-MTP
 1045 LCOL
 1045 LBCOR
 1045 LC₀₋₄
 1045 MOTN₀₋₄
 1045 RBCOR



1045 RELAY-DAR
 1045 SN₀₋₄
 1045 SN₀₋₄
 1045 TC₀₋₄-TC₁₋₄
 1045 TN₀₋₄
 1045 TN₀₋₄-TN₁₋₄
 1045 Z₀₋₄
 1045 Z₀₋₄
 1045 ZSETA



1016 | $O \rightarrow B$
 1018 | $A_0 - A_8$
 1016 | $A_9 \rightarrow B_8$
 1016 | $A_9 \rightarrow B_8$
 1016 | B_{SHL}
 1016 | B_{SHR}
 1016 | $COMP_B$
 1020 | $DSC_3,3$
 1016 | $ENBC$
 1016 | $HALFDNA$
 1016 | $LS \rightarrow B$
 EXT. | $LS_0 - LS_8$


1015 | $NO \rightarrow R_6$
 1016 | $NDXB$
 1016 | $P \rightarrow B$
 1013 | $P_1 - P_9$
 1016 | $RS \rightarrow B$
 EXT. | $RS_0 - RS_9$
 1028 | $S_A_0 - S_A_8$
 1016 | SET_B
 1029 | $T_D_1 - TD_3$
 1016 | $UN \rightarrow B$
 1016 | $UN_0 - UN_8$
 EXT. | $VN \rightarrow B$

EXT. | $VN_0 - VN_8$




1007	0.0 - 6.3
1007	ATPL
1007	CY ₀ - CY ₄
1007	CY ₀ - CY ₆
1018	DOPF
1020	DSC + MUL
1008	GGNI
1020	INSTRUCTIONS +
EXT.	LS ₄ - LS ₆
1027	MASTER RESET
1028	SA ₆ - SA ₈
1020	SHIN

1005 | SHIN - CY1 - 217



1007	O.O - 6.3
1017	O → P
1017	O → S
1010	A ₀ → A ₈
1017	B → S
1011	B ₀ → B ₈
1000	B ₀ ' (ABD747C)
1017	C → P
1017	C ₀ → S
1013	C ₀ → C ₈
1017	CNET
1017	FXQL


1017	FRQR
1018	MARKFF
1017	NDAP
1017	NDAS
1017	P → S
1017	RS → P
EXT.	RS ₀ → RS ₈
1018	ST20FF
1018	ST400FF



LINC	P & S REGISTERS
DATE	1013

1007 0.0-6.3
 1010 $A_0 - A_8$
 1015 ASHA
 1011 $B_0 - B_8$
 1012 $C_0 - C_8$
 1015 CARRY
 1027 CVPL
 1030 DSC-3.3
 1030 DSC X MUL
 1035 ENAC
 1088 GGN1
 1012 LO-ii

1030 INSTRUCTIONS
 1007 MASTER RESET
 1020 MSC-LO-AM
 1020 MSC-LO-0.2
 1030 MUL-2.3
 1012 NO-N17
 1027 SANFF
 1015 SHPLS
 1015 MSC-LO-0.2 (M=1)




DATE	10/14	TIME	10:14	CHARGE	
LINC		CHANNELS			
		L, Z → R REGISTERS			

1007 O.0 - 6.3
 1010 A₀ - A₄
 1016 A_L → B_L
 1020 ADD + ADA + ADW + LAM
 1007 ATPL
 1020 BCL + BSE
 1020 BCO + LOA + SAE
 1020 BF6T +
 1026 BM + CM
 1037 CVPL
 1007 CYO - CY6
 1020 DSC - 3.3

1024 FM INSTRUCTIONS ◊
 1020 INSTRUCTIONS ♦
 1014 L
 1020 LDA + LDH
 1020 LDH + SHD
 1020 MSC LO - n15
 1020 MSC LO - 0.2
 1020 MUL .2.3
 1008 MUL .n15
 1015 MUL .n15 · S_n
 1012 n0 - n17

1020 n11 v n15
 1026 NEAT
 1020 OPCIA
 1020 OPR .2.1
 1020 OPR .2.2
 1009 PAUSED
 1013 S₀ - S_n
 1020 SHW + n17
 EXT. SNEF
 1007 t₀ - t₃
 1023 t₀ - t₂
 EXT. TNEL

1007 TP₀ - TP₁
 1007 TPO - TP3
 1026 WPTP
 1014 Z₀ - Z_n




LINC		A REGISTER CONTROL LOGIC	
DATE	015	CR	

1007 0.0 - 6.3
 1020 ADM - LAM
 104 B → E
 1021 B → S
 1011 B → B₁
 1020 BREF
 1020 BXDFR
 1018 CLRFF
 1007 CY₁ - CY₂
 1020 CY₁ = (CY₅ + CLRFF⁰)
 1007 CY₀ - CY₆
 1008 CY160

1018 D0FF
 1018 EXAMPFF' + FILLEFF'
 1018 FILLSPEFF' + FILLEFF'
 1024 FM
 1008 G0NI
 1020 HALFCLES
 1012 INSTRUCTIONS 0
 1020 INSTRUCTIONS +
 1012 LS → C
 1018 MARKFF

1020 MUL - 2.3
 1012 NO - n17
 1020 NDIF - (SET - 21)
 1020 OPR - 2.1
 1018 PROFF
 1013 S₀ - S_N
 1020 STA + STC
 1020 STH - CR2 - S₂
 1020 STH - CR2 - S₄
 1007 e₀ - e₂
 1007 t_{0A}
 1023 t_{0A} - t_{2A}

1026 | WRTP




DATE	1016	CHASSIS
TIME	10:00 AM	CHANNEL
LINC		B REGISTER CONTROL LOGIC
BRL		
		DL

1007 0.0-6.3
 1008 O-CT
 1021 A°
 1030 ADD-STC
 1040 ADD-LAM
 1041 AR°
 1111 B₀-B₄
 1021 B₀-B₄
 1021 B₀-B₄
 1020 BCLASS
 1020 BEGFT °
 1020 EXT.
 1021 BEGFT °
 1021 EXT.

1016 BLKI
 1026 BLKI-AADOK
 1026 BREF
 1026 CBIN
 1026 CLRFF
 1026 CM °
 1027 CYO-CYB
 1020 CYA-MUL
 1026 DM-GM
 1018 DOFF
 1020 DSC-3.3
 1018 EXAMFF' + FILLFF'
 1018

1018 FILLSTEPPF°-STEPPEPF°-CLRFF°
 1015 FIXR
 1008 GBNI
 1020 GULP-OPR
 1012 ID-61
 1021 ICMET
 1020 INSTRUCTIONS °
 1020 INSTRUCTIONS °
 1018 MARKFF
 1008 MUL-n/3
 1012 NO-n/7


1030 NREF + SET
 1016 P-B
 1026 RFNI
 1018 STEPPEPF
 1018 STRSFF
 1002 t₀-t₃
 1019 t₃
 1018 TAKEOFF
 1021 XCMET
 1020 DOINFF
 1008 RFINTFF




CHANN	LINC	P AND S	CONTROL LOGIC
DATE	1017		
TIME			

1007 | 0.0 - 6.3
 1008 | 0 → MODES
 EXT. | AUTO PB
 EXT. | CBCPB
 EXT. | CLRFB
 1007 | CP
 1007 | CYO-CY6
 EXT. | DOPB
 EXT. | EXAMPB
 EXT. | FILLOD
 EXT. | FILLSSTOPPB
 1009 | HALT-CYO
 EXT. | 1B1PB
 EXT. | 1STOPPB
 EXT. | MARKPB
 1007 | MASTER RESET
 1026 | MTP-0.2
 1017 | P-0.5
 EXT. | PRESETPB 0
 EXT. | POLA - POLD
 EXT. | RESUME PB
 1008 | SHIFT MODES
 EXT. | ST20PB

EXT. | ST400PB
 EXT. | STEPPB +
 EXT. | STOPPB
 EXT. | STRSPB
 1007 | t₀ - t₃
 EXT. | XOBESTOPPB





LINC	CONSOLE FUNCTIONS
DATE	1018
BY	CL





LEFT SWITCHES

RIGHT SWITCHES





SENSE SWITCHES



NOTE:

IN THE ABOVE LEVER SWITCHES, THE CONTACT SPRINGS ARE ARRANGED SO THAT THE PBLB LEVEL OCCURS AFTER STEPEXPB, FILLSTEPB, PRESETPB, DOPB, RESUMEpb; AND PBLc OCCURS AFTER STEPPB. PBLA GOES TO GND ONLY ON RELEASE OF FILLSTEP OR FILL.



KEYBOARD SEQUENCE:


1. WHEN KEY IS STRUCK, 6 BIT CODE APPEARS ON KB₀...KB₅
2. KSTR LINE GOES TO GND.
3. KB₀→B PULSE READS 6BIT CODE INTO B, AND TURNS ON RELIPFF.
4. RELIP OPERATES KAR, RELEASING KBD SOL.
- & RLSD CLEARS RELIPFF.

LINC	KEYBOARD AND CONSOLE SWITCH SIGNALS
DATE	1016A

1007 0.0 - L3
 1020 ADM + LAM
 1017 B → S
 1026 BLKI
 1026 BLKI - C₂
 1026 (BLKI - C₂) + WRTP
 1017 C_{0.3} → S
 1012 C₀ - C₀
 1018 CLRF
 1007 CYO - CY6
 1024 DM
 1018 DOFF


1018 FILLFF' + FILLSTPFF'
 1024 GM
 1020 INSTRUCTIONS +
 1008 JMPD
 1020 MOUT 0
 1012 NO-NIT
 1017 NOXS
 1020 OPR-GULP
 1017 P → S
 1018 PRESET
 1020 STA-STD
 1030 STM-CY2-S₀

1020 STM-CY2-S₀
 1009 STOPPED
 1007 T₀ - E₂
 1007 T₀ - T₀



TYPICAL VALUES


MODEL 1: 0.9 μsec
 MODEL 2: 1.8 μsec



LINC	CHARGE
DATE	1019
TIME	
NAME	
MEMORY CONTROL LOGIC	

1007 0.0-6.3
 EXT. REGT +
 1012 C0-C9
 EXT. CLEL +
 1007 CP
 1007 CY0-CY4
 1007 CY0-CY6
 1012 E0-E1
 1012 INSTRUCTIONS +
 1012 KB-B
 EXT. MINP +
 EXT. MOUT +

1012 NO-N17
 EXT. PRESET
 1012 RLSD +
 1013 S3-S4
 EXT. SNFL +
 EXT. TNEL +
 1014 E0-E9








ASSOCIATED LOGIC FUNCTIONS	
REG	CH000
CP	CH001
RLSD	CH002

LINC

1010 | A₀ - A₈
 1011 | B₀ - B₈
 1087 | CYD - C₁₆
 1034 | 1M
 1014 | 1STOP
 EXT. | KSTR +
 104 | L
 EXT. | LS₀ - LS₈
 1012 | MO - M₁₇
 1036 | RELIPFF
 1013 | S₀ - S₈
 EXT. | SS₀ - SS₈

EXT. | XLS₀ - XLS₈
 1018 | X0E STOP











LINC	SENSE NETS
DATA	1021
DATE	4/20/66
COL	


1007 O.O - 6.3
 1010 A₀ - A₈
 EXT. ALEL +
 EXT. AREL +
 1007 ATPL
 1011 AUTOFF
 1011 B₀ - B₈
 1009 BSTOP
 1012 C₀ - C₈
 1015 CBCPFF
 1018 CLRPF
 1007 CP

1007 CYO - CY6
 1018 EXAMFFF' V STEPERFFF'
 1018 FILFFF' V FILLSTEPPER'
 1008 GBNI
 1018 IB1FF
 1020 INSTRUCTIONS +
 1020 INTP
 1018 ISTOP
 1014 L
 1018 MARKFF
 1018 MOTN₀ - MOTN₁
 1012 NO - N17

1020 OPR - 2.1
 1020 OPR - 2.2
 1015 P₀ - P₇
 1009 PAUSED
 1018 PARSET
 1014 R₀ - R₇
 1009 RUNNING
 1013 S₀ - S₈
 1025 U
 1018 XESTOP




1007 | 0.0 - 6.3
 1025 | $A_4 \rightarrow MOTN$
 1025 | ACIP
 1026 | CBIN-CY1-LAST BLOCK
 1018 | MARKFF
 1036 | MARKUP
 1025 | MOTN₀ - MOTN₁
 1026 | MTP - 0.2
 1007 | $t_0 - t_1$
 1024 | LUGFF



NOTE:


t_{t1} ; STANDARD 0.4 SEC. PULSE FROM UIW
 1.0 μ Sec. POSITIVE PULSE FROM T4H. ESSENTIALLY NO DELAY FROM t_{t1} .
 MIDDLE PA. (T4M) TRIGGERED HERE ON NEGATIVE TRAILING EDGE OF PULSE
 1.0 μ Sec. POSITIVE PULSE FROM MIDDLE PA. (T4M)
 LEFTMOST PA. (T4L) TRIGGERED HERE ON NEGATIVE TRAILING EDGE OF PULSE
 STANDARD 0.4 μ Sec. NEG PULSE(t_{t2}) FROM LEFTMOST PA. (T4L), DELAYED
 2.0 μ Sec. FROM t_{t1} .
 2.0 μ sec



DATE	1023	TIME	
LINC		TAPE TIMING CHANNEL LOGIC	
NAME		INITIAL	FINAL

1007 O.O - G.3
 1008 O → PCT
 1025 A₀ → MOTN
 1011 B₀ - B₄
 1012 C₁ - C₄
 1025 GOMAN
 1069 HALTPLS
 1020 INSTRUCTIONS +
 1018 MARKFF
 1023 MARKFF' - LC3
 1033 MARKFF' - WGFF'
 1026 MARKUP


1035 MOTH₀ - MOTH₁
 1018 PRESET
 1023 EX₀ - T1₂
 1023 TTOK
 1026 WETP



1007 | 0.0 - 6.3
 1010 | A₀ - A₄
 1012 | C₀ - C₄
 1024 | EM
 1028 | GNIL
 1029 | IM
 1030 | INSTRUCTIONS +
 1038 | MARKFF
 1036 | MARKUP
 1032 | NO - N7
 1038 | PRESET
 1009 | STOPPED


1007 | E₀ - E₃
 1033 | E₀' - E₃'_L

00 STOP
 01 BAND
 10 FWD
 11 TURN ARND




U3 ✓
 V2 ✓
 L18 ✓
 L22 ✓
 L53 ✓
 L54 ✓
 T5 ✓
 5 ✓
 U4 ✓
 U6 ✓

LINC		TAPe MOTION CONTROL LOGIC	
DATE	1025	REV.	C8



POWER RELAY (P) LATCHING CONTROL (NOTE 1)



1. POWER RELAY (P) WHENEVER A CLOSED PATH CONNECTS -3 VOLTS TO THE P RELAY CONTROL, THE P CONTACTS CLOSE. ONCE CLOSED, THEY CAN BE OPENED AGAIN ONLY BY OPENING THE \bar{R} CONTACT, i.e. BY PRESSING THE R BUTTON.
2. CONTACT NOTATION:
 $\begin{array}{c} \text{---} \\ | \\ \text{---} \end{array}$ A CONTACT WHICH IS CLOSED WHEN CONDITION "X" EXISTS.
 $\begin{array}{c} \text{---} \\ | \\ \text{---} \end{array}$ A CONTACT WHICH IS OPEN WHEN CONDITION "X" EXISTS.
3. "L" = LEFT BUTTON
"R" = RIGHT BUTTON
4. ONLY ONE OF THE TWO UNITS IS SHOWN, AS THEY ARE ESSENTIALLY IDENTICAL. DOTTED LINES INDICATE SECTIONS SHARED BY THE TWO UNITS, i.e. THERE IS BUT ONE D.C. SUPPLY AND ONE PAIR OF MOTION RELAYS. IN ADDITION TO THE 115 VOLT LINE, THE TWO INDICATED LINES ARE CONNECTED TO THE OTHER UNIT. UNITS OPERATE INDEPENDENTLY SO FAR AS PUSH BUTTONS ARE CONCERNED. EACH UNIT HAS A SELECTION RELAY (S), WHICH, WHEN ACTIVATED, CONNECTS CONTROL TO THE M_0 AND M_1 RELAYS. THESE MOTION RELAYS ARE CONTROLLED BY $B_{MOTN_i}^\diamond$ AND $B_{MOTN_i}^\diamond$ LEVELS DERIVED FROM THE $MOTN_0$ AND $MOTN_1$ FLIP-FLOPS IN THE CABINET. (SEE DWG. 1025) NOTE THAT THE SUBSCRIPTS DO NOT REFER TO THE UNIT, i.e. BOTH FLIP-FLOPS ARE REQUIRED TO CONTROL THE MOTION OF EITHER UNIT SELECTED. ONLY ONE UNIT WILL HAVE ITS SELECTION RELAY ACTIVATED AT ANY ONE TIME.
- THE VARIOUS STATES ARE:


MOTN _i	MOTN _j	LEFT MOTOR	RIGHT MOTOR	RESULTANT MOTION
0	0	HALF VOLTAGE	HALF VOLTAGE	STOP
0	1	SHUNTED	FULL VOLTAGE	BACKWARD
1	0	FULL VOLTAGE	SHUNTED	FORWARD
1	1	SHUNTED	FULL VOLTAGE	BACKWARD

5. THE VARIABLE RESISTOR ACTS AS A VOLTAGE DIVIDER SO THAT RATHER THAN COMPLETELY SHUNTING ONE MOTOR, AND APPLYING FULL VOLTAGE TO THE OTHER, A SMALL PART OF THE VOLTAGE MAY BE APPLIED TO THE TRAILING MOTOR. THIS PERMITS PROPER ADJUSTMENT OF TAPE TENSION.

LINC	TAPE UNITS	MOTOR POWER	NETWORK
DAT	27	CHAMBERS	1025A ca.


1007 0.0 - 6.3
 1008 0 - CY
 1021 A 7111
 1024 BM 0
 1024 C₀ - C₉
 1024 CM 0
 1007 CY0 - CY6
 1024 DM
 1024 FM
 1024 INSTRUCTIONS +
 1023 LCO - LC,
 1023 MOTN₀ - MOTN₁



1012 NO - N17
 1018 PRESET
 1017 F₀ - T₂
 1023 CO₀ - T₂



CHANN	LINC	ASSORTED MAC TAPE LOGIC FUNCTIONS
DATE	1026	C1

1007 O.O - 6.3
 1010 A₀ - A₈
 EXT. ANCH 10 - ANCH 17
 1007 ATPL
 1011 B₀ - B₈
 1020 INSTRUCTIONS +
 EXT. KNOB 0 - KNOB 7
 1014 H₀ - H₁₇
 1018 PRESET
 1019 Z₀ - Z₄






NOTE:

1. A BY PASS CAPACITOR, (100 MFD, 20 V, 20%, SPRAGUE # 150D) IS ATTACHED BETWEEN $Y2C$ (-15 VOLTS) AND $Y4GND_U$.
2. SLICE LEVELS ARE AVAILABLE ON SENSE AMPLIFIER PINS "U" AND "K" (FOR UPPER AND LOWER AMPS.)
3. EACH SENSE AMPLIFIER INPUT, (PINS X, Y, E, F) HAS A 120Ω RESISTOR TO GROUND.


CHAMBERS	INPUT	OUTPUT	CHAMBERS
LINC			MEMORY
EMI			SENSE LOGIC
DATE	1028		CHL

Digit Plane Driver (Z19)



Digit Plane Driver (Z18)


1019 | MODEL 2
1013 | $S_8 = S_9$
1007 | $T_8 = T_9$




NOTE 1: WHEN A DUMMY STACK PLUG-IN UNIT IS INSERTED, PIN E OF Z7 IS INTERNALLY CONNECTED TO GND.

WHEN MEMORY PLUG-IN UNIT 1 IS INSERTED, PIN E OF Z7 IS INTERNALLY CONNECTED TO -18 V THROUGH A 10K Ω RESISTOR.



LINC	MEMORY ADDRESS SELECTION SYSTEM
DATE	1030



NOTE 1: EACH CORE HAS TWO X SELECTION AND TWO Y SELECTION LINES RUNNING
THROUGH IT. (SEE PICTORIAL ABOVE) THE DIGIT PLANES ARE
DRAWN TWICE SCHEMATICALLY SO THIS MAY BE MORE EASILY SEEN.
NOTE 2: THE "Y" MEMORY STACK ADDRESS IS WIRED FROM A SIMILAR SCHEMATIC.





LINE	CHANNEL
LINC	"X" MEMORY STACK ADDRESS WIRING
DATE	1051
BY	SL




CLAMPED LOADS ON PINS	SLOT	PKG TYPE	NEW PACKAGES
K, R	L1	4115S	() = PARTS OF
F, J, L, N, R, Y, X, Z	L1A	4102S	PACKAGES PREVIOUSLY
	L15	4221-6	UNUSED
R	L22	4115S	
	(M1)	4606	
	(M13)	4204	
Z	P12	4113S	
H, L, P, T, W, Z	P17	4112R	
H	(S9)	41275	
(V X Z)	(X19)	1001	
(T H L P W)	(S4)	4102S	
	K6	4113S	
		4604	

- NOTE 1. Replaces BEGT (L17Z) in input logic to LBCOL (dwg 1015)
 2. Replaces DOFF (R14L) in input logic to NDXP (dwg 1017)
 3. Replaces GNIL (R24L) in input logic to P → S (dwg 1017)
 4. Preset (L6X) is replaced by 4.2 in the O → WGFF Logic (dwg 1024)
 (MASTER RESET NOW PRODUCES 4.2)

NOTE: Pieces of logic already in the LINC
are indicated by solid boxes.




ZTA = MSC 5




LOGIC FOR ZTA,
MODIFIED CLR,
AND FLOFF.

TRIGGERS ON TRAILING EDGE
of NEGATIVE 1 μ SEC PULSE


EC is now output of V1S, not V1V



(dwg 1014)




(dwg 1014)



DWG 1023

FLO = SKP 14
ZZZ = SKP 15




(dwg 1021)

PACKAGE
RE-ASSIGNMENTS FOR
NEW ARITHMETIC
INSTRUCTIONS

1092

E N I



INTERRUPT TIMING

① $t_2 \cdot INTREQ \cdot \overline{JMP} \cdot ENFF' \Rightarrow 1 \rightarrow RFINTFF, 0 \rightarrow ENFF$

② $GGNI \cdot RFINTFF' \Rightarrow 1 \rightarrow DOINTFF, 0 \rightarrow RFINTFF, INHIBIT P \rightarrow S, 21 \rightarrow S$

③ INTREQ Should be removed by BCPL • BDointff'

④ If instruction in Loc 21 is OPR, $I \rightarrow ENFF$

COMMENTS ON INSTRUCTION IN LOC 21 WHEN DOINTFF'

1. NDXP is inhibited

This means that:




① JMP will leave JMP P in LOC 0.

② OPR will not affect P. Thus P \rightarrow S at end of OPR will return immediately to the next instruction of the main program.

2. BCOMA is inhibited during OPR. This means that Accumulator is undisturbed unless willfully affected by asserting SNEL, TNEL, or CLEL.


* P is address of next instruction in main program.

INTERRUPT
TIMING



NOTE: 1 → PRE FF at 0.2

ZETA = MSC 5



① NDXP iff CMET
2 NDXP iff CMET

NEW SKIP INSTRUCTION


SIN (SKP6) "SKIP iff PINFF"
FLO (SKP14) "SKIP iff FLOFF"
ZZZ(SKP15) "SKIP iff Z⁰"

NOTE: SIN also clears PINFF

NEW INSTRUCTION
AND
MODIFIED CLR
1094

ENI & DIN TIMING DIAGRAM


10-27-71
R. OLSON



DISABLE INTERRUPT (DIN) MODIFICATION

CLASSIC LINC

10-27-71
R. OLSON



- Notes:
1. Formerly used for Ext Clock, refer to Linc Drwg. 1007
 2. These gates were no longer used following a 1966 modification, refer to Linc Drwg. 1008. (true of LCF Lincs also.)
 3. PRESET used to connect to L15Z and L14S.