
WAVE MATE Z-80 BULLET Manual





Contents

1	INTRODUCTION	3
П	DESIGN PHILOSOPHY	3
Ш	HARDWARE DESCRIPTION	3
	A. Physical Considerations	3
	B. Electrical Considerations	4
	C. Functional Units	4
	1. Central Processing Unit (CPU)	4
	2. Random Access Memory (RAM)	4
	3. Parallel Input/Output Controller (PIO)	4
	4. Direct Memory Access (DMA) Facility	4
	5. Floppy Disk Controller (FDC)	5
	6. Dual Asynchronous Receiver/Transmitter (DART)	5
	7. Centronics Printer Port	6
	8. Intelligent Hard Disk Interface	6
	9. Priority Interrupt Structure	6
	10. General Purpose External DMA (GPED) Bus	6
	11. Clock Timer Circuit (CTC)	6
	12. Read Only Memory (ROM)	7
	D. I/O Connections	7
	E. Switches and Adjustments	9
	F. System Set-up	9
	G. BULLET I/O Port Assignments	
	H. Sarial Cable Information	10

WAVE MATE Z-80 BULLET Manual

I INTRODUCTION

The WAVE MATE BULLET is a fast, compact and very powerful single board computer (SBC). This 4 MHz Z-80A with a powerful DMA (direct memory access) for data transfers uses 128K of RAM (random access memory), two RS-232-C serial ports, a Centronics printer interface, a floppy interface (for up to four mini's and four 8" drives), intelligent Winchester controller interface. The BULLET with its greatly enhanced C-BIOS will run CP/M at previously unheard of speeds. Video communication is provided through one of the RS-232-C ports to which any of several different serial terminals may be attached. Future expansion is provided through a special high speed bus link. Because the BULLET contains two serial ports and two memory banks of 64k bytes each, a two-user MP/M system may be realized.

II DESIGN PHILOSOPHY

The WAVE MATE BULLET has been designed to be the heart of an extremely low cost, high performance microcomputer system. The BULLET is ideally suited for single-user CP/M and two-user MP/M small business applications as well as providing intelligent terminal, distributed processing, and high speed local networking capabilities. Special BULLET hardware features and a greatly enhanced C-BIOS have been implemented in order to overcome several serious limitations of the CP/M operating system as related to most existing hardware configurations.

Since most small microcomputer systems are I/O bound (rather than computer bound), the BULLET design has addressed this fact by incorporating into its architecture a flexible DMA facility, fully interrupt driven I/O, and a high speed floppy disk controller. The 8 bit 4 MHz Z-80A CPU was chosen with the full complement of Zilog compatible peripheral chips.

This insures a cost effective, simple design, yet unlike most other implementations, the design results in full use of the microprocessor's capabilities. The BULLET has been designed with the OEM/systems integrator in mind. Its compact size, low power requirement, and single supply voltage, make it easy to incorporate into both existing and new equipment.

III HARDWARE DESCRIPTION

A. Physical Considerations

The BULLET is packaged on a double sided printed circuit board measuring 8" by 10³/₄". Mounting holes .156 inches in diameter are provided .250 inches from the corners. The maximum height of the board, considering pin lead protrusion through the board on the underside as well as component height, is .625 inches. Additional height must be provided for the header connectors for the I/O. However, all connectors have been placed on the component side of the board. Component and connector identifiers are silk screened on the board.

B. Electrical Considerations

The BULLET requires only one regulated 5 volt power supply, which under normal room temperatures need supply only 1.5 amps. The plus and minus voltages, required for the RS-232-C operation, are generated on the BULLET board itself.

For power, Amp connector part # 350211-11 has been mounted on the BULLET; therefore the mating connector, supplied by the user, must be Amp part # 1-480424-0 or equivalent.

C. Functional Units

1. Z-80A Central Processing Unit (CPU)

This CPU device operates at the maximum 4 MHz clock rate with no wait states. All peripheral devices are connected to the standard Zilog interrupt priority daisy chain. The priority interrupt logic is provided with look ahead which terminates on the external bus connector. Thus any devices added to the external bus may use the priority interrupt daisy chain.

2. 128K Random Access Memory (RAM)

Memory mapping of the address space from 0 to BFFF HEX is provided at I/O port 1A HEX. Although the DMA device can move data from/to any address within the 128K bytes of RAM on the BULLET, the Z-80 can only address 64K bytes. To provide greater versatility, the address space between 0 and BFFF HEX may be exchanged between the main memory space and the buffer memory space. This scheme still leaves 16K bytes of memory space which can only be accessed by the DMA device. This memory space is used for track buffering to enhance system performance. Thus the memory from C000 to FFFF HEX in the buffer memory is dedicated to buffer only operations.

The remainder of the buffer memory may be mapped into the Z-80 space by writing a binary 1 to the port at 1A HEX. Main memory may be mapped in by writing a binary 0 to the same write only port. Note that the state of the memory map does not affect the DMA operations; that is, the memory map is constant for the DMA device.

For example, assume each address space contains a program and the currently executing program requested the operating system to read a sector. If the sector was already resident in the buffer space the operating system could initiate a DMA operation to transfer the data from the buffer space to the user space. The operating system could then switch the address space and start the second program executing while the DMA operation was being

performed without affecting the transfer of data to the first program.

A read only hardware status port at address 19 HEX is provided to check the state of the following functions:

BIT FUNCTION READ.

0 DIP switch 1.

1 DIP switch 2.

2 DIP switch 3.

3 DIP switch 4.

4 Floppy disk head load status.

*Floppy disk exchange (8 inch only).

6 FDC interrupt request line.

7 FDC data request line.

3. Parallel Input/Output Controller (PIO)

This device provides two 8 bit parallel I/O ports. On the BULLET it is used to implement the full Centronics interface and the Winchester interface. Port A provides the Centronics data and handshake signals. Port B is used in bit input mode to provide status of the additional Centronics signals and the Winchester port signals. In addition, one bit of port B is provided on the external bus to allow non Zilog external devices to generate an interrupt vector. All control signals are presented here and the Winchester interface signals are described further under the applicable I/O device:

BIT 0: Centronics Busy.

BIT 1: Centronics Paper End.

BIT 2: Centronics Selected.

BIT 3: Centronics *FAULT.

BIT 4: External Vector.

BIT 5: Winchester Bus Direction.

BIT 6: Winchester Command Complete.

BIT 7: Winchester *READY.

Note that program control allows these devices to operate in either interrupt driven or polled mode. The PIO device is the third device on the priority interrupt daisy chain.

The PIO registers are at the following I/O port addresses:

4 HEX Port A data.

5 HEX Port B data.

6 HEX Port A control.

7 HEX Port B control.

4. Direct Memory Access Controller (DMA)

This device provides for data transfer from/to any memory location or I/O device. External logic is provided which allows transfers from/to either memory bank. The device port address is 14 HEX.

External device multiplexing allows several de-

vices to use the DMA channel and controls transfers between the memory banks. The multiplexor port is a write only register which has a port address of 17 HEX. Device selection is according to the following table:

tubic.					
BITS 2,1,0	DEVICE				
000	FDC floppy disk controller.				
001	DART serial channel A.				
010	DART serial channel B.				
011	Winchester bi-directional bus.				
100	External device 1.				
101	External device 2.				
110	Unused.				
111	Unused.				
Memoi	Memory control of DMA operations is accord-				

Memory control of DMA operations is according to the following table:

BITS 4,3	FUNCTION
00	Transfer from main memory to main
	memory.
01	Transfer from buffer memory to buffer
	memory.
10	Transfer from main memory to buffer
	memory.
11	Transfer from buffer memory to main
	memory.

The remaining bits in this register are unused. Note that when a transfer is between an I/O port and memory, the memory control must be either main/main or buffer/buffer depending upon which memory bank is the memory target.

5. Floppy Disk Controller/Formatter (FDC)

This device is a Fujitsu MB8877. It is upward compatible with the Western Digital FD1793 controller. The following I/O port addresses are assigned to this device:

```
10 HEX Command/Status register.
```

11 HEX Track register.

12 HEX Sector register.

13 HEX Data register.

Since this is not a Zilog device and not capable of generating or responding to the Zilog priority daisy chain interrupt scheme, it is connected to the DART's channel A "DCD" input to provide an interrupt vector. External logic provides for control of four 8 inch floppy disk drives and four 5 inch floppy disk drives. The external logic also provides for software control of the spindle motors (5 inch drive only), side select, and enabling of write precompensation. These functions are controlled by a write only register at I/O port address 16 HEX. The following table gives the bit definitions:

BIT 0 Bits 0 and 1 form a binary unit select number.

BIT 2 Select 8 inch floppy drives.

BIT 3 Select software control of port.

BIT 4 Select side 2.

BIT 5 Disable 5 inch floppy spindle motors.

BIT 6 Unused.

BIT 7 Enable write precompensation.

The device is capable of formatting and reading a wide variety of soft sectored diskettes. With 8 inch drives it is compatible with the IBM 3740 format and FM recording and the IBM System-34 format and MFM recording. With 5 inch drives it is compatible with both single density and double density soft sector formats. Data separation for all modes is provided by a digital phase lock loop circuit.

Mode selection is provided by programmable external control at I/O port 18 HEX. This write only register controls the following parameters:

BIT 0 PLO: Phase Lock Oscilator.
BIT 1 RCD: Read Clock Frequency.
BIT 2 EXC: MB8877 clock frequency.
BIT 3 *DEN: MB8877 density select.
BIT 4 Enable software control of mode.
BIT 5 UNUSED

BIT 6 UNUSED

BIT 7 UNUSED

The following table gives the value to be written to this port for the four modes of operation:

8 inch single density:	19 HEX
8 inch double density:	10 HEX
5 inch single density:	1F HEX
5 inch double density:	15 HEX

6. Dual Asynchronous Receiver/Transmitter (DART)

This device provides two independent asynchronous serial data channels. Each channel has an independent baud rate which is derived from the first two channels of the counter timer device (described later). These baud rates are determined by the CTC and DART programming and can range from 110 baud to 76.8 kilobaud.

In addition, the transmit/receive word parameters are fully programmable within the DART. Channel A of the DART is used for the system console. It is normally operated in full duplex and the only input from the RS-232-C line is the received data. Channel B of the DART provides a full implementation of the RS-232-C interface type E with the exception that there is no circuit CE (ring indicator).

The channel A "DCD" input is used by the floppy disk controller to request an interrupt vector on the Zilog daisy chain interrupt system. The DART is the second device on the daisy chain following the DMA device.

The DART registers are at the following port addresses:

0 HEX Channel A data.

1 HEX Channel A status/control.

2 HEX Channel B data.

3 HEX Channel B status/control.

7. Centronics Printer Port

A full Centronics printer interface is provided on the BULLET. It has been implemented with the use of a Zilog compatible PIO chip and is interrupt driven.

8. Intelligent Hard Disk Interface

An intelligent hard disk interface is provided on the BULLET. It is compatible with the IMI Hard Disk Controller Model # 7710. This interface is also compatible with Corvus Systems hard disk subsystems as they also use the IMI Controller Model # 7710. The hard disk interface can operate with or without DMA under software control and is interrupt driven. It should be noted that the intelligent hard disk interface can be used for other I/O operations where high speed bi-directional data transfers are desired.

The Winchester Disk Interface is implemented by a bi-directional bus through an I/O port which is addressed at the multiple port addresses of C, D, E, F. Note that there is only one port but it can be accessed at any of these four port addresses. Status of the bi-directional bus is by three bits in the PIO device. These are bits 7, 6, and 5 on the B side of the PIO.

NOTE: other bits in the PIO are used in the control of the Centronics Parallel interface and the external bus connector.

The three control bits for the Winchester Disk Interface are all programmed to be inputs. The functions which are connected to these inputs are:

Bit 7: *WINRDY

Bit 6: WCOMPLETE

Bit 5: WBUSDIR

The *WINRDY signal is active low. This signal indicates when the external controller can receive or transmit a byte on the bi-directional bus. The WCOMPLETE signal is active low. It is asserted by the external controller to indicate that it has completed its assigned operation and a return code is available.

The WBUSDIR signal is output from the external controller to indicate the current direction of the bi-directional bus. When WBUSDIR is low it indicates that the external controller has information to transfer to the BULLET. WBUSDIR stays continuously

low until the external controller has no more information to transfer. When WBUSDIR is high the BULLET can initiate a command sequence over the bus to the external controller.

NOTE: A read or write operation to the bidirectional port causes *WSTROBE to go active. This signal is used by the external controller to latch the data into either the BULLET or the external controller from the bi-directional data port.

9. Priority Interrupt Structure

The BULLET uses the standard Zilog priority interrupt level structure. The priorities are shown in the table below from the highest priority to the lowest.

- 1. DMA
- 2. Floppy Disk Controller and DART on the same level
- 3. Centronics and Hard Disk Interface on the same level
 - 4. Clock Timer Circuit
 - 5. External Devices

10. General Purpose External DMA Bus (GPED)

The GPED bus has been provided to permit the addition of a variety of I/O devices to the system. The devices interfaced through the GPED bus can operate either with or without DMA and have the lowest priority level in the interrupt structure.

The user of the GPED bus should be familiar with both the Z-80A CPU and the DMA controller chips. Reference should be made to the Zilog Z-80 technical manual and application notes.

11. Clock Timer Circuit (CTC)

This device provides four independently programmable counter/timer channels. Channel 0 is used to provide the baud clock for the DART channel A. Channel 1 is used to provide the baud clock for the DART channel B. Both baud clocks are available on the external bus. Channels 2 and 3 are used together to provide a real time clock capability and clock interrupts. This is achieved by using channel 2 as a timer and channel 3 as a counter. Channels 0, 1, and 2 have their inputs connected to a crystal controlled clock which provides a 1.2288 MHz frequency. The CTC device is the fourth device on the priority daisy chain.

The CTC registers are at the following I/O port addresses:

Channel 0 8 HEX

Channel 1 9 HEX

Channel 2 A HEX

Channel 3 B HEX

12. Read Only Memory (ROM)

Initial program loading (the boot process) is done by a 32 byte program in a PROM. Upon power up reset the PROM is mapped into a starting address of zero which is the Z-80 starting address after power up reset. The PROM locations are read only which means that a write to its address space will be placed into RAM. In addition reset enables switch selection of the floppy disk boot parameters. The boot device and mode are determined by the settings of the 8 position DIP switch on the BULLET.

The following table summarizes their function: Switch Position

5 6 7 8
off off off off 5 inch single density.
off on off on 5 inch double density.
off on on off 8 inch single density.
on on on on 8 inch double density.

Note that the physical unit number is always unit zero regardless of whether it is a 5 or 8 inch drive. At any time after a reset an input or output to the port address 15 HEX will disable the PROM and it will no longer be accessible until another reset occurs.

D. I/O Connections

1. J1—50 pin General Purpose External DMA Bus connector

A 50 pin male header is used to permit the Z-80A CPU bus and the DMA bus to be used externally from the BULLET. The pin-out of this header is shown below.

PIN#	Signal	I/O	Description
1	D0	Ю	Data Bit 0
2	D1	Ю	Data Bit 1
3	D2	Ю	Data Bit 2
4	D3	Ю	Data Bit 3
5	D4	Ю	Data Bit 4
6	D5	Ю	Data Bit 5
7	D6	Ю	Data Bit 6
8	D7	Ю	Data Bit 7
9	CLOCK	Ο	CPU Clock
10	GND	Ο	Ground
11	A0	Ю	Address Bit 0
12	A1	Ю	Address Bit 1
13	A2	Ю	Address Bit 2
14	A3	Ю	Address Bit 3
15	A4	Ю	Address Bit 4
16	A 5	Ю	Address Bit 5
17	A6	Ю	Address Bit 6
18	A7	Ю	Address Bit 7
19	A8	Ю	Address Bit 8
20	A9	Ю	Address Bit 9

21	A10	Ю	Address Bit 10
22	A11	Ю	Address Bit 11
23	A12	Ю	Address Bit 12
24	A13	Ю	Address Bit 13
25	A14	Ю	Address Bit 14
26	A15	Ю	Address Bit 15
27	GND	O	Ground
28	*BAO	Ö	Bus Acknowledge
	2, 10		Out (DMA)
29	*EXRDY1	1	External Device
	2,112 11	•	1 Ready
30	*EXRDY2	1	External Device
30	LAND 12	•	2 Ready
31	*ZC0	O	Baud Clock A
32	*RESET	Ö	Reset
33	*INT	0	Interrupt (CPU)
34	EXTVCTR	ī	External I/O
34	EXIVEIR	1	
25	*DCDEO	10	Interrupt Request
35	*BSREQ	Ю	Bus Request
36	*DCACK	0	(DMA)
36	*BSACK	О	Bus Acknowledge
27	*1000	0	(CPU)
37	*IORQ	0	I/O Request (CPU)
38	*MREQ	O	Memory Request
20	*DD	_	(CPU)
39	*RD	0	Read (CPU)
40	*WR	0	Write (CPU)
41	*MI	Ο	Machine Cycle
		_	One
42	*RFSH	О	Memory Refresh
			(CPU)
43	*NMI	1	Non Maskable
			Interrupt (CPU)
44	*WAIT	I	Wait (CPU)
4 5	*HALT	Ο	Halt (CPU)
46	*MEM	I	Memory Bank
			0 Selected
47	*CTCIEO	O	External Interrupt
			Priority
48	*SELEX	Ο	External I/O
			Select (1C HEX)
49	ZC1	Ο	Baud Clock B
50	GND	Ο	Ground

The female mating connector to J1 is 3M part number 3425-6000 or equivalent. The output lines are capable of driving a maximum of 4 CMOS loads or 1 TTL load. The maximum cable length to be attached to J1 shall not exceed 36 inches.

2. J2—34 pin Intelligent Winchester Interface connector

A 34 pin male header is used to connect the BULLET to an IMI model 7710 Winchester controller

or equivalent. The pin-out of the header is shown below.

PIN#	Signal	I/O	Description
11	WBUSDIR	l	Data Bus Direction
16	GND	Ο	Ground
18	WCOMPLETE	I	Transfer Complete
21	WD6	Ю	Data Bit 6
22	WD7	Ю	Data Bit 7
23	WD4	Ю	Data Bit 4
24	WD5	Ю	Data Bit 5
25	WD2	Ю	Data Bit 2
26	WD3	Ю	Data Bit 3
27	WD0	Ю	Data Bit 0
28	WD1	Ю	Data Bit 1
29	WREADY	ı	Drive Ready
30	GND	Ο	Ground
31	*WSTROBE	Ο	Data Strobe
32	GND	Ο	Ground
33	*WRESET	Ο	Reset

The female mating connector to J2 is 3M part number 3414-6000 or equivalent. The maximum cable length to be attached to J2 should not exceed 8 feet.

3. J3—10 pin serial port connector

A ten pin male header is used to attach the first RS-232-C serial terminal to the BULLET. When using the WAVE MATE provided C-BIOS and CP/M, this port is used as the system console. The pin-out of the header is shown below.

PIN#	Signal	I/O	Description
1	*TXDA	Ο	Transmit Data
2	*RXDA	i	Receive Data
3	*DTRA	Ο	Data Terminal Ready
4	*RTSA	Ο	Request to Send
5			No connection
6			No connection
7	*RLSDA	Ο	Receive Line Signal
			Detect
8	GND	Ο	Ground
9			No connection
10			No connection

The female mating connector to J3 is 3M part number 3473-6000 or equivalent.

NOTE: The above signals correspond to the Zilog DART definitions. See the cable section for recommended RS-232-C usage.

4. J4—10 pin serial port connector

A ten pin male header is used to attach a second RS-232-C serial terminal to the BULLET.

PIN#	Signal	I/O	Description
1	*TXDB	Ο	Transmit Data
2	*RXDB	ı	Receive Data

3	*DTRB	Ο	Data Terminal Ready
4	*RTSB	Ο	Request To Send
5	*CTSB	i	Clear To Send
6	*DCDB	- 1	Data Carrrier Detect
7	*RLSDB	Ο	Receive Line Signal
			Detect
8	GND	Ο	Ground
9			No connection
10			No connection

The female mating connector to J4 is 3M part number 3473-6000 or equivalent.

NOTE: The above signals correspond to the Zilog DART definitions. See the cable section for recommended RS-232-C usage.

5. J5—34 pin Centronics Printer port connector

A 34 pin male header is used to attach a Centronics type printer to the BULLET. The pin-out of this header is shown below.

PIN#	Signal	I/O	Description
1	*CSTRB	Ο	STROBE
3	CDTA1	Ο	DATA BIT 1
5	CDTA2	Ο	DATA BIT 2
7	CDTA3	Ο	DATA BIT 3
9	CDTA4	Ο	DATA BIT 4
11	CDTA5	Ο	DATA BIT 5
13	CDTA6	Ο	DATA BIT 6
15	CDTA7	Ο	DATA BIT 7
17	CDTA8	Ο	DATA BIT 8
19	*CACK	ı	ACKNOWLEDGE
21	CBUSY	I	BUSY
23	CPE	l	PAPER END
25	CSLCT	l	SELECTED
28	*CFAULT	l	PRINTER FAULT

Even pins 2 through 24 and 27, 30, and 31 are all connected to ground.

The female mating connector to J5 is 3M part number 3414-6000 or equivalent. The maximum cable length to be attached to J5 should not exceed 8 feet.

6. J6—50 pin 8" floppy disk drive connector

A 50 pin male header is used to attach from one to four 8" Shugart 800 compatible disk drives to the BULLET. The pin-out of this header is shown below.

PIN#	Signal	I/O	Description
2	*XTG43	l	Track greater than 43
12	*XDCG	I	Disk has been
			changed. (door
			opened & closed)
14	*XSIDE	Ο	Side Select
18	*XHID	Ο	Head Load

20	*INDEX	ı	Index Pulse
22	*READY	- 1	Ready
26	*SEL1	Ο	Select Drive #1
28	*SEL2	Ο	Select Drive #2
30	*SEL3	Ο	Select Drive #3
32	*SEL4	Ο	Select Drive #4
34	*XDIR	Ο	Direction
36	*XSTEP	Ο	Step
38	*XWDAT	Ο	Write Data
40	*XWGAT	Ο	Write Gate
42	*TR00	1	Track Zero Sensor
44	*WPROT	1	Write Protect Sensor
46	*RDATA	I	Read Data

All odd numbered pins are connected to ground. The female mating connector to J6 is 3M part number 3425-6000 or equivalent. The maximum cable length to be attached to J6 is 8 feet.

7. J7—34 pin 5 ¹/₄ inch mini floppy disk drive connector

A 34 pin male header is used to attach from one to four 5 $^{1}/_{4}$ inch Shugart 400 compatible disk drives to the BULLET. The pin-out of this header is shown below.

•			
PIN#	Signal	I/O	Description
4	*MHLD	Ο	Head Load
6	*MSEL4	Ο	Select Drive #4
8	*INDEX	- 1	Index Pulse
10	*MSEL1	Ο	Select Drive #1
12	*MSEL2	Ο	Select Drive #2
14	*MSEL3	Ο	Select Drive #3
16	*MMTR	Ο	Motor On
18	*MDIR	Ο	Direction
20	*MSTEP	Ο	Step
22	*MWDAT	Ο	Write Data
24	*MWGAT	Ο	Write Gate
26	*TR00	I	Track Zero Sensor
28	*WPROT	- 1	Write Protect Sensor
30	*RDATA	I	Read Data
32	*MSIDE	Ο	Side Select

All odd numbered pins are connected to ground.

The female mating connector to J7 is 3M part number 3414-6000 or equivalent. The maximum length of cable to be attached to J7 is 8 feet.

8. J8—4 pin power connector.

PIN#	Description
1	Not Connected
2	Not Connected
3	Ground (+5V Return)

4 +5V plus or minus 0.25V at 1.5A

The female mating connector is AMP P/N 1-480424-0.

E. Switches and Adjustments

1. Switches

An 8 position DIP switch designated as SW1 is located approximately in the center of the BULLET. SW1-1 thru SW1-3 are unassigned. Switches SW1-5 through SW1-8 are used to initialize the floppy disk controller to be compatible with the type of drive being used in the boot strapping of the system.

The types of drives and the appropriate switch setting are shown in the table below:

FLOPPY TYPE	SW1-5	SW1-6	SW1-7	SW1-8
Single density mini	off	off	off	off
Double density mini	off	on	off	on
Single density 8"	off	on	on	off
Double density 8"	on	on	on	on

2. Floppy Disk Controller Data Separator Adjustments.

The floppy disk controller uses a phase locked loop (PLL) data separator circuit. The PLL contains 2 variable resistors designated R34 and R35.

a. Data Separator Clock

R34 is adjusted to obtain a pulse every one (1) microscecond at U116 pin 12 with the floppy cable removed.

b. Data Separator Data

R35 is adjusted to obtain a 1 microsecond negative pulse at U116 pin 4 while accessing the floppy.

F. System Set-up.

Prior to a cold start boot strap operation, the system serial video console and floppy disk drive must be connected to the BULLET.

- 1. System serial video console. A serial terminal must be connected to J3 on the BULLET. Reference should be made to section D4 of this manual for the appropriate connector pin-outs. The default parameters for the system video are 9600 baud, 1 stop bit, 8 data bits and no parity.
- 2. System floppy disk drive. The system can be booted from either a 51/4" mini floppy or an 8" floppy drive, either of them operating in single or double density recording. The disk drive selected for the boot strap operation must be wired as drive 0 and its characteristics must be reflected by the setting of switches SW1-5 through SW1-8 located on the BULLET.
- 3. System printer. If a single-user CP/M system is configured, the system printer may be either a Centronics parallel or an RS-232-C serial model. The

selection of the type of printer is registered in the C-BIOS by the execution of the CP utility SETUP.COM. If the Centronics printer is selected. the second serial port is free for use in other ways, i.e., communications port, second printer, etc.

G. BULLET I/O Port Assignments

The following chart summarizes the I/O port assignments. Note that the port number is in hexadecimal.

PORT DEVICE

- DART CHANNEL A DATA 0
- 1 DART CHANNEL A STATUS/CONTROL
- DART CHANNEL B DATA
- 3 DART CHANNEL B STATUS/CONTROL
- PIO PORT A DATA 4
- 5 PIO PORT B DATA
- 6 PIO PORT A CONTROL
- PIO PORT B CONTROL
- 8 CTC CHANNEL 0
- 9 CTC CHANNEL 1
- Α CTC CHANNEL 2
- В CTC CHANNEL 3

C,D,E,F **WINCHESTER INTERFACE**

- 10 FDC COMMAND/STATUS PORT
- 11 **FDC TRACK REGISTER**
- 12 FDC SECTOR REGISTER
- **FDC DATA PORT**
- 14 DMA CONTROLLER PORT
- 15 **BOOT ROM DISABLE PORT**
- **EXTERNAL DISK REGISTER** (HARDWARE CONTROL)

- **EXTERNAL DMA MUX** (CHANNEL SELECT)
- DATA SEPARATOR HARDWARE 18 **CONTROL**
- 19 HARDWARE STATUS PORT
- MEMORY BANK SELECT PORT 1A

H. Serial Cable Information

The following cable chart is presented to aid in connection of the serial I/O devices to standard RS-232-C terminals. It should be noted that the RS-232-C circuit names define the direction of the signal between Data Communication Equipment (DCE) and Data Terminal Equipment (DTE). These signal names should not be confused with the signal names assigned by Zilog to the DART. The Zilog names closely follow the usage of the DART as part of a DTE. In the BULLET, the DART will generally be used as a part of a DCE circuit.

RS-232-C	DB25S	Signal	10 pin	DART
Circuit Name		Direction		
BA-Transmitted Data	2	\rightarrow	2	RxD
BB-Received Data	3	\leftarrow	1	TxD
CA-Request to Send	4	\rightarrow	5	CTS
CB-Clear to Send	5	\leftarrow	4	RTS
CC-Data Set Ready	6	\leftarrow	3	DTR
AB-Signal Ground	7	\leftrightarrow	8	GND
CF-Rec Line Sig				
Detect	8	\leftarrow	7	RLSD
CD-Data Terminal				
Ready	20	\rightarrow	6	DCD



WAVE MATE INC. 14009 S. Crenshaw Blvd., 159 Chée de Vieurgat Hawthorne Ca. 90250 (213) 978-8600 Telex: 194369

WAVE MATE INTERNATIONAL 1050 Brussels, Belgium Tel: (02) 649 10 70 Telex: 24050