

THIS INFORMATION IS CONFIDENTIAL AND PROPRIETARY TO WDC AND SHALL NOT BE REPRODUCED OR FURTHER DISCLOSED TO ANYONE OTHER THAN WDC EMPLOYEES WITHOUT WRITTEN AUTHORIZATION FROM WESTERN DIGITAL CORPORATION.

Rev. 11-25-75	A
Rev. 2-25-74	B
Rev. 4-10-74	C
Rev. 6-3-74	D
Rev. 10-2-74	E
Rev. 11-14-74	F
Rev. 11-20-74	G
Rev. 12-11-74	H
Rev. 12-16-74	I
Rev. 1-30-75	J
Rev. 3-26-75	K
Rev. 5-2-75	L
Rev. 12-15-75	M

PRELIMINARY

CP1631B

512 X 22 MICROPROGRAM ROM
(MICROM)

PRELIMINARY

PREPARED BY				TITLE		CP1631B
CHECK BY	<i>mlb</i>			512 X 22 MICROPROGRAM ROM (MICROM)		
APPD R & D		ISSUE DATE	SHEET	NUMBER	REV	
APPD ENG			1 of 14	500281	M	
APPD OP'S						

INTRODUCTION

The WDC CP1631B (MICROM) is a 512 word by 22-bit N-channel silicon gate ROM. The ROM coding is programmed on the diffusion mask level (1N). The primary application for the ROM is for microprogram storage in the WDC microprocessor system. It is designed to interface directly with the CP1611B and CP1621B microprocessor chip set. The chip is packaged in a 40-lead plastic cavity dual-in-line package.

FEATURES

- . Organization - 512 X 22
- . Access Time - < 200 nsec
- . Bi-Directional, Common Address and Data Bus Directly Compatible With WDC Microprocessor Microinstruction Bus
- . Low Power Dissipation - Typically 150 mW
- . Four High Voltage Clocks

OPERATION

The basic operation of the microinstruction Control ROM (MICROM) is to receive addresses sent on the Microinstruction Bus (MIB) from the location counter of the CP1621B Control Chip, decode the address, access the ROM, and then output a 22-bit wide microinstruction to the Microinstruction Bus. The microinstruction address is transferred to the MICROM during $\phi 2$. It is decoded during $\phi 3$ and the ROM is accessed during $\phi 4$. The microinstruction is transferred to the MIB bus at $\phi 1$. Address and data on the MIB is active low (Logic "1" = Low). The MIB bus is precharged high by all MICROMs on the bus as described by the following definitions of pin functions.

PREPARED BY		WESTERN  DIGITAL CORPORATION		TITLE		CP1631B
CHECK BY	<i>WJE</i>			512 X 22 MICROPROGRAM ROM (MICROM)		
APPD R & D		ISSUE DATE	SHEET	NUMBER	REV	
APPD ENG			2	500281	M	
APPD OP'S						

1. MIB00 - MIB10; The address is transferred into the MICROM on these lines at 02 from the CP1621B. They are unconditionally precharged high at 04 by all the MICROMs on the MIB. MIB00 is the least significant address (A0) and MIB10 is the most significant address (A10). The microinstruction data is placed on these lines at 01 by conditional discharge. MIB00 is the LSB of the microinstruction. Chip selection is performed by MIB09, MIB10, and Chip Select. These signals are programmable.
2. MIB11 - MIB14; These lines are microinstruction outputs only. They are unconditionally precharged high at 04 and conditionally discharged at 01 by the ROM microinstruction data.
3. MIB15; This line functions like MIB11 - MIB14 except that it is precharged high during 03 by the MICROM. *Not for use*
4. MIB16; This is a MICROM Input and output line. It is unconditionally precharged high at both 02 and 04. Microinstruction data is transferred out at 01 as with the other MICROM outputs. This output will enable the loading of the Return Register (RR) on the Control Chip when it is low at 01 (LRR). At 03 it performs as an Output Enable for the MICROM. If this line is discharged low by the Control Chip at 03 then MICROM lines MIB00 to MIB15 and MIB18 - MIB21 will not be discharged at the next 01.
5. MIB17; This MICROM output functions like MIB11 to MIB14. It is used on the Control Chip to enable the "Read Next Instruction" translation while overriding any other translation. Discharging MIB17 to a low at 01 activates

PREPARED BY		WESTERN DIGITAL CORPORATION		TITLE		CP1631B
CHECK BY	<i>MIB</i>			512 X 22 MICROPROGRAM ROM (MICROM)		
APPD R & D		ISSUE DATE	SHEET	NUMBER	REV	
APPD ENG			3	500281	M	
APPD OP'S						

the translation.

6. MIB18 - MIB21; These four lines are extra TTL compatible outputs which can be used for external control functions. They are not used by the Control or Data chips. These outputs have wired-OR capability.
7. CHIP SELECT (CS); This is an MOS level input that will select (Enable) the MICROM with a high input level. This input is sampled like an address input at $\phi 2$.


NOTE: A transistor programmed in the Memory Matrix will read as a high level on the Microinstruction Bus when it is accessed.

Chip Select and Output Disable functions are performed by two additional rows in the ROM Matrix and therefore are programmable to affect any or all of the outputs.

NOTE: The MICROM is responsible for precharging the MIB lines unconditionally. MIB00-MIB14 and MIB17-MIB21 are precharged high during $\phi 4$. MIB15 is precharged high during $\phi 3$ and MIB16 is precharged high during $\phi 2$ and $\phi 4$.
 (The MIB lines are precharged also when the chip is disabled.)


PREPARED BY		WESTERN DIGITAL CORPORATION		TITLE	
CHECK BY	<i>[Signature]</i>			CP1631B 512 X 22 MICROPROGRAM ROM (MICROM)	
APPD R & D		ISSUE DATE	SHEET	NUMBER	REV
APPD ENG			4	500281	M
APPD OP'S					

CP1631B - 11K (MICROM)



PREPARED BY		WESTERN DIGITAL CORPORATION		TITLE FIGURE NO. 1	
APPD OPERS.	<i>M.E.</i>			512 X 22 MICROPROGRAM ROM (MICROM) - CP1631B	
APPD R & D		ISSUE DATE	SHEET 5	NUMBER 500281	REV M
APPD ENG					

CLOCK DIAGRAM



DEFINITION OF 10% AND 90% VOLTAGE POINTS FOR CLOCK, INPUTS AND OUTPUTS


$$V_{10\%} = V_{LOW(max.)} + .1 [V_{HIGH(min.)} - V_{LOW(max.)}]$$

$$V_{90\%} = V_{LOW(max.)} + .9 [V_{HIGH(min.)} - V_{LOW(max.)}]$$

This definition applies to clock, input and output pins.

PREPARED BY		WESTERN DIGITAL CORPORATION	TITLE	CP1631B
APPROVED BY	<i>M.B.</i>		512 X 22 MICROPROGRAM ROM (MICROM)	
DATE			ISSUE DATE	500281


ASSET MICROADDRESS



- NOTES:
1. MIB lines except MIB15 are precharged high at Phase 4.
 2. MIB16 is also precharged high at Phase 2.
 3. MIB16 is discharged to disable the MIB00 - MIB15 and MIB18-MIB21 outputs at 01 from discharging low.
 4. Address Input transitions occur only on MIB00-MIB10 lines and Chip Select.
 5. Switching times are measured at 10% and 90% of specified levels.

PREPARED BY		WESTERN DIGITAL CORPORATION		TITLE	
APPD OPERS.				FIGURE NO. 2 MICROM TIMING DIAGRAM 021631B	
APPD R & D		ISSUE DATE	SHEET	NUMBER	REV
APPD ENG			1	500281	1

THIS INFORMATION IS CONFIDENTIAL AND PROPRIETARY TO WDC AND SHALL NOT BE REPRODUCED OR FURTHER DISCLOSED TO ANYONE OTHER THAN WDC EMPLOYEES WITHOUT WRITTEN AUTHORIZATION FROM WESTERN DIGITAL CORPORATION.



NOTE: TTL outputs (MIB18-MIB21) are unconditionally driven high at $\emptyset 4$ and conditionally driven low at $\emptyset 1$. This conditional low will be valid until the next $\emptyset 4$.

PREPARED BY		WESTERN DIGITAL CORPORATION		TITLE		REV
APPD OPERS.				FIGURE NO. 3 TTL OUTPUT LIMITING CPI631B		
APPD R & D		ISSUE DATE	SHEET	NUMBER		
APPD ENG			8	500281		

THIS INFORMATION IS CONFIDENTIAL AND PROPRIETARY TO WDC AND SHALL NOT BE REPRODUCED OR FURTHER DISCLOSED TO ANYONE OTHER THAN WDC EMPLOYEES WITHOUT WRITTEN AUTHORIZATION FROM WESTERN DIGITAL CORPORATION.

ABSOLUTE MAXIMUM RATINGS OVER FREE AIR TEMPERATURE RANGE
(Unless Otherwise Noted)*

Supply Voltage V _{DD} (See NOTE)	-0.5V to 15V
Supply Voltage V _{CC} (see NOTE)	-0.5V to 15V
Supply Voltage V _{BB} (see NOTE)	-10V to 1.0V
All Other Pin Voltages (see NOTE)	-1.0V to 15V
Clock Voltage (see NOTE)**	-1.0V to 15V
Operating Free Air Temperature Range	0°C to 125°C
Storage Temperature Range	-55°C to 125°C

NOTE: These voltage values are with respect to V_{SS} Supply Voltage. If V_{BB} is more positive than any other voltage, then I_{BB} must be limited to 10ma.

* Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum-rating conditions for extended periods may affect device reliability.

** The other three clock voltages must be between 0.5V and -0.6V except for switching overlaps. Not more than one clock may be high at any one time.

Applying power to the part may be any sequence of conditions that do not violate the maximum ratings specified on this sheet.

PREPARED BY		WESTERN DIGITAL CORPORATION		TITLE	CP1631B
CHECK BY	<i>5/1/82</i>			512 X 22 MICROPROGRAM ROM (MICROM)	
APPD R & D		ISSUE DATE	SHEET	NUMBER	REV
APPD ENG			9	500281	M
APPD OP'S					

OPERATING CHARACTERISTICS

$T_{CASE} = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12.0V \pm .6V$, $V_{BB} = -3.9 \pm .25V$, $V_{SS} = 0V$, $V_{CC} = +5V \pm .25V$

<u>SYMBOL</u>	<u>CHARACTERISTIC</u>	<u>MIN</u>	<u>TYP</u>	<u>MAX</u>	<u>UNITS</u>	<u>COMMENTS AND CONDITIONS</u>
I_L	Leakage Current For Any Pin Other Than Clock Or Power			± 10	μA	$V_{IN} = 5.25V/0V$
I_{BB}	V_{BB} Supply Current			-500	μA	$V_{BB} = -5.25V$
I_{LC}	Clock Leakage Current			± 100	μA	$V_{CLOCK} = 13.7V/0V$
I_{CCAVE}	Average V_{CC} Operating Current*		10.0	20.0	mA	$T_{CYC} = 300$ nsec $C_L = 25$ pf
I_{DDAVE}	Average V_{DD} Operating Current		10.0	20.0	mA	$T_{CYC} = 300$ nsec $C_L = 50$ pf
V_{IHM}	Input High Voltage (All Inputs)	4.0		V_{CC}	V	
V_{ILM}	Input Low Voltage (All Inputs)	0.0		0.8	V	
V_{OHM}	Output High Voltage (MOS)	4.35		V_{CC}	V	$I_O = -30 \mu A$
V_{OHT}	Output High Voltage (TTL)	2.4		V_{CC}	V	$I_O = -50 \mu A$
V_{OLM}	Output Low Voltage (MOS)	V_{SS}		0.4	V	$I_O = 100 \mu A$
V_{OLT}	Output Low Voltage (TTL)	0.0		0.4	V	$I_O = 1.8$ ma
V_{OV}	Overlap Voltage Of Any Two Adjacent Clock Phases	0.0		3.0	V	
V_{CH}	Clock High Voltage (SEE NOTE)	11.8 12.0		13.0 13.7	V	$V_{DD} = 11.4$ $V_{DD} = 12.6$
V_{CL}	Clock Low Voltage (SEE NOTE)	-0.6		0.5	V	

NOTE: Linear interpolation applies for V_{CH} when V_{DD} is between 11.4V and 12.6V. No overshoot or undershoot allowable.

*Note: The majority of this current is used to precharge the output capacitance, C_L ; and therefore, is proportional to the C_L precharged by the MICROM and the frequency of discharge.

PREPARED BY		WESTERN DIGITAL CORPORATION	TITLE		
CHECK BY			CP1631B		
APPD R & D			512 X 22 MICROPROGRAM ROM (MICROM)		
APPD ENG			ISSUE DATE	SHEET	NUMBER
APPD OP'S				10	500281
					REV.
					M

AC CHARACTERISTICS

$T_{CASE} = 0^{\circ}C$ to $70^{\circ}C$, $V_{DD} = +12V \pm .6V$, $V_{BB} = -3.9V \pm .25V$, $V_{SS} = 0V$, $V_{CC} = +5.0V \pm 0.25V$

<u>SYMBOL</u>	<u>CHARACTERISTIC</u>	<u>MIN</u>	<u>TYP</u>	<u>MAX</u>	<u>UNITS</u>	<u>CONDITIONS</u>
T_{PW}	Clock Width High (All Phases)	55		240	nsec	
T_{CW}	Clock Width Low (All Phases)	75		300	nsec	
T_T	Clock Transition Time (All Phases)	5			nsec	
T_{CYC}	Clock Period (All Phases)	300		1000	nsec	
T_{MOL}	Output Propagation Delay From ϕ_1 Clock			35	nsec	$C_L = 50$ pf
T_{PRE}	Time To Precharge Outputs High			55	nsec	$C_L = 25$ pf
T_{MIS}	<u>Input</u> Set-Up Time on MIB16 At Phase 3	20			nsec	
T_{TOL}	TTL Out Switching Low			55	nsec	Figure 5
T_{AS}	Address Set-Up Time	5			nsec	
T_{AH}	Address Hold Time	0			nsec	
T_{MOT}	Output Transition Start Delay Time			20	nsec	$C_L = 50$ pf
T_{MIT}	Input Transition Start Set-Up Time	35			nsec	
T_{AT}	Address Transition Start Set-Up Time	25			nsec	

PREPARED BY		WESTERN  DIGITAL CORPORATION		TITLE		
CHECK BY				CP1631B 512 X 22 MICROPROGRAM ROM (MICROM)		
APPD R&D		ISSUE DATE	SHEET	NUMBER	REV.	
APPD ENG			11	500281	M	
APPD OPS						

THIS INFORMATION IS CONFIDENTIAL AND PROPRIETARY TO WDC AND SHALL NOT BE REPRODUCED OR FURTHER DISCLOSED TO ANYONE OTHER THAN WDC EMPLOYEES WITHOUT WRITTEN AUTHORIZATION FROM WESTERN DIGITAL CORPORATION.

CAPACITANCE

<u>SYMBOL</u>	<u>CHARACTERISTIC</u>	<u>MIN</u>	<u>TYP</u>	<u>MAX</u>	<u>UNITS</u>	<u>CONDITIONS</u>
C ₀₁	Clock Phase 1 Capacitance		20	50	pf	V _{IN} = 0V, V _{SS} = 0V, V _{DD} = 0V, V _{BB} = -3.9V f = 1 MHz
C ₀₂	Clock Phase 2 Capacitance		40	60	pf	
C ₀₃	Clock Phase 3 Capacitance		20	50	pf	
C ₀₄	Clock Phase 4 Capacitance		50	100	pf	
C _D	Data Input/Output Pin Capacitance		5.0	8.0	pf	
C _C	Clock To Clock Capacitance		3.0	6.0	pf	

PREPARED BY		WESTERN DIGITAL CORPORATION		TITLE		CP1631B
CHECK BY	<i>gip</i>			512 X 22 MICROPROGRAM ROM (MICROM)		
APPD R & D		ISSUE DATE	SHEET	NUMBER	REV	
APPD ENG			12	500281	M	
APPD OP'S						

THIS INFORMATION IS CONFIDENTIAL AND PROPRIETARY TO WDC AND SHALL NOT BE REPRODUCED OR FURTHER DISCLOSED TO ANYONE OTHER THAN WDC EMPLOYEES WITHOUT WRITTEN AUTHORIZATION FROM WESTERN DIGITAL CORPORATION.

FIGURE 4
PIN ASSIGNMENT
CP1631B

<u>PIN NO.</u>	<u>SIGNAL</u>	<u>PIN NO.</u>	<u>SIGNAL</u>
1	Ø3	21	Ø2
2	VBB	22	VCC
3	NC*	23	CHIP SELECT
4	NC	24	NC
5	NC	25	NC
6	NC	26	<u>MIB11</u>
7	<u>MIB15</u>	27	<u>MIB1Ø</u>
8	<u>MIB14</u>	28	<u>MIBØ9</u>
9	<u>MIB13</u>	29	<u>MIBØ8</u>
1Ø	<u>MIB12</u>	3Ø	<u>MIBØ7</u>
11	<u>MIB16</u>	31	<u>MIBØ6</u>
12	<u>MIB17</u>	32	<u>MIBØ5</u>
13	<u>MIB18</u>	33	<u>MIBØ4</u>
14	<u>MIB19</u>	34	<u>MIBØ3</u>
15	<u>MIB2Ø</u>	35	<u>MIBØ2</u>
16	<u>MIB21</u>	36	NC
17	NC	37	<u>MIBØ1</u>
18	NC	38	<u>MIBØØ</u>
19	VSS	39	VDD
2Ø	Ø4	4Ø	Ø1

* NOTE: NC means No Connection.

PREPARED BY		WESTERN DIGITAL CORPORATION		TITLE		CP1631B
CHECK BY	<i>mlr</i>			512 X 22 MICROPROGRAM ROM (MICROM)		
APPD R & D		ISSUE DATE	SHEET	NUMBER	REV	
APPD ENG			13	500281	M	
APPD OP'S						

C P 1 6 1 1 B

NEW REVISIONS

<u>REVISION</u>	<u>DATE</u>	<u>PAGES</u>	<u>CHANGES</u>
G	3-25-75	1 6 9 10 11 12 13 14 15 17	New Title Page with new revision Old: The address remains on the bus for one complete clock cycle. The data is . . . New: The address is valid on the bus during Phases 2, 3, and 4. The data is . . . CE changes to CS New Clock Diagram Output delay times measured from 10% voltages of the clocks. Delete Supply Voltage VCC. New New VIN = 0V added, and 12V changed to 0V for VDD. New TTL Output Test Load.
(G)	4-8-75	10	Added "For Clock Inputs and Outputs"
----- NOTE: Page 15 becomes Page 16. -----			
H	5-2-75	1 10 13 14 17	New Revision added to Title Page. Comment added: "This definition applies to clock, input and output pins." IL Condition line: VIN - changed to VIN =. VOLM Condition line: I = changed to IO =. VCH and VCL line has same Condition comment. TDOV and TDOT line Condition statements changed to read: Fig. 5. Title added: Figure 5, and 50 pf added, from DUT line.
NOTE: All pages contain current revision letter (H).			
I	11-10-75	11 13	Redrawn with output delays measured from 90% of clocks, TMOT and TMIT times added TA changed to TCASE VBB = -5.0 changed to VBB = -3.9V IL MAX ±5 changed to ±10 IBB MAX 100 changed to -500 ILC MAX ±30 changed to ±100 IDDAVE TYP 10 changed to 20.0 IDDAVE MAX 20 changed to 35.0 VIHM MIN 4.0 changed to 4.25 VCH MIN 11.4 changed to 11.8 VCH MAX 12.6 changed to VDD + 1.1V VCL MIN 0.0 changed to -0.6 VIHT MIN 2.4 changed to 3.0 1.0V Overshoot and Undershoot Allowable changed to No Overshoot or Undershoot Allowable

CP1611B

NEW REVISIONS Con't

REVISION	DATE	PAGE	CHANGES
1	11-10-75	14	<p>T_A changed to T_{CASE} V_{BB} = -5.0V changed to V_{BB} = -3.9V T_{PW} MIN 40 changed to 55 T_{CW} MIN 70 changed to 75 T_T MAX dropped T_{MIH} MIN 0 changed to 5 T_{MOL} MAX 40 changed to 35 T_{JOL} MAX 40 changed to 35 T_{DIS} MIN 0 changed to 15 T_{DIH} MIN 0 changed to 10 T_{WLS} MIN 0 changed to 10 T_{MIT} and T_{MOT} added "NOTE: THESE TIMES, ETC." dropped</p>
		15	<p>C₀₁ TYP 30 changed to 40 C₀₁ MAX 50 changed to 60 C₀₂ TYP 30 changed to 40 C₀₂ MAX 50 changed to 60 C₀₃ TYP 30 changed to 40 C₀₃ MAX 50 changed to 60 C₀₄ TYP 30 changed to 40 C₀₄ MAX 50 changed to 60 C_D MAX 8.0 changed to 15.0 V_{BB} = -5V changed to V_{BB} = -3.9V</p>
<p>NOTE: All pages contain current revision Letter (1)</p>			
(1)	11-14-75	11	<p>T_{WHH} measured from 10% θ_4 changed to 10% of θ_1</p>
		12	<p>V_{BB} 0.5V changed to 1.0V Pin Voltages -0.5V changed to -1.0V Clock Voltages -0.5V changed to -1.0V Operating Temp. Range 70°C changed to 125°C (If V_{BB} is more, etc.) added to NOTE ** -0.5V changed to -0.6V</p>
		13	<p>I_{LC} CONDITION 12.6V changed to 13.7V V_{IHM} MIN 4.25 changed to 4.1 V_{CH} MAX V_{DD} + 1.1V changed to 13.0 for V_{DD} = 11.4V, 13.7 for V_{DD} = 12.6 V_{CH} MIN 11.8 changed to 12.0 for V_{DD} = 12.6 NOTE added V_{IHT} MIN 3.0 changed to 2.4</p>
		14	<p>T_{DOV} MAX 75 changed to 70 T_{DOT} MAX 60 changed to 55 T_{WHS} MIN 15 changed to 20 T_{WLS} MIN 10 changed to 20</p>
(1)	11-26-75	15	<p>C_D MAX 10.0 changed to 15.0</p>

*Accepted as is
Richard M. Korman 1/6/76*

*Daniel K. Morgan
1/6/76*

*Accepted
Judith Little
1/28/76*