



Inside the Memory System





Normal Memory References through Processor Port

XEROX
BUSINESS SYSTEMS
Systems Development Department

To: Distribution Date: October 8, 1979
From: Ron Crane Org: SDD/SDT
Subject: Dandelion Memory System Filed: [IRIS]KWorkstation>MCTL>MCTLmemo.press

Dist.: WS Design group

This memo covers several aspects of the memory system for the Dandelion processor. The memory system reads and writes 16 bit words for both the processor and the display. The low bank is shared between the two. Error correction is performed on all words delivered to the processor. The memory cycle time is 411 nanoseconds (nS). The low 64K words are located on the memory control card, with up to 128K words located on the storage card. If 64K memory chips are used instead of 16K chips, these numbers can be multiplied by 4.

Memory Functions

This section provides a description of each of the functions of the memory system as viewed from the processor. Both a system level diagram and a detail block diagram of the memory system are on the following page.

Read


A read operation is started by placing the memory address on the Y bus and asserting 'mem' in the first cycle of a click. Bank selection is done by the 2 low order bits present on the YH bus and Y0,1 , while the word selection within the chip is done by the low 14 bits on the Y bus. The data can be read back to the X bus at the end of the third cycle by asserting 'mem' during the third cycle of a click. The address must meet a bit dependent setup time, because the RAS signal actually latches the most significant 7 bits of the address in a bank during the first cycle of a click. All data read back is error corrected unless the correction inhibit bit is set in the MCtl register.

Write


A write operation starts just like a read operation with the address sent out in the first cycle of a click. The data to be stored must be delivered to the memory during the second cycle of a click, by asserting 'mem' in the second cycle, and placing the data on the Y bus. Error correction check bits are always calculated and stored automatically by the memory system.

Map Reference

A map reference memory read is just like a regular read, except that the 22 bits supplied by the Y and YH busses are shifted around to facilitate indexing into a page map, which in combination with microcode, provides a 22 bit virtual memory system. The low 8 bits supplied are discarded (since they are the word location on the page), and the high 14 bits (virtual page number) are moved to the low 14 bits used for the address into real memory. The high 4 bits are 0100, thus fixing the location of the 16K map between 65K and 80K in real memory. In microcode, MapRef should only be selected during cycle 1, and never during cycles 2 or 3, since nothing will happen. A diagram of this is included in the logic drawings.



Memory Control and Low 64K Bank



Refresh

The memory controller contains circuitry to facilitate memory refresh. In particular, the counter is included on the board and all banks of memory are refreshed at the same time. The CAS (column address strobe) signal is suppressed during refresh, thus minimizing the current used in refresh. Refresh is initiated by asserting the refresh control signal from the processor during cycle 1 of a click. Refresh should not be asserted during cycle 2 or 3 of a click or when the display is using the low bank, since nothing will happen in these cases. While the 16K chips require only 128 refresh cycles every 2 mS, it is recommended that microcode implement 256 refresh cycles every 2 mS until it is clear that 64K memory chips can be delivered with 256 cycles every 4 mS.

Display Lockout

The low 64K of the memory is shared between the display and the processor. The display has priority. System timing is cyclic, with 5 clicks per round. When actually scanning a line, the display consumes clicks 1 through 4, leaving click 5 for the processor. Thus, only one click out of 5 is available for use by memory refresh, display handling, and cursor microcode. About half the bandwidth remains in the 5th click for emulator use after memory refresh, display, and cursor tasks have been subtracted.

Lockout occurs only if the display is outputting a line from memory and access to the low bank is attempted. Accesses to the high bank(s) are not affected. Lockout does not occur during retrace intervals (horizontal and vertical), or during any other period of display inactivity (such as partially or completely shutting off the display). By convention, time critical hardware tasks using the first 4 clicks must never attempt access to the low (display) memory bank since a lockout could occur causing extra delay. See the display controller description for exact details of display timing.

Lockout is implemented by generation of a wait signal in the processor whenever a bank 0 (low 64K bank) access is attempted and the display is already using the low bank. The processor suspends the microcode which started in that click, and continues as normal the arbitration of what runs in the next click. In this manner, lockout in one click does not hold up operation in the following click.

Error Correction

Since soft errors can occur in the memory (alpha particles from the package, etc.) error correction circuitry is included in the memory system. Six check bits added to the 16 bit word provide single error correction and double error detection (SEC-DED). No explicit indication of single errors is provided, although the status of any particular operation can be read from the Status & Errors register after an operation. Error correction can be disabled, and the check bit positions in memory selectively set by writing into the MCtl register and reading the MStatus register.

Double Error Logging

A double error signal is available and also latched on a per task basis in the MStatus register. Thus, a task, upon entering a critical data transfer phase, could clear its particular bit, perform the task, and then check to see if its bit was set (double error). If an error did occur, its effect would be limited to events in that interval, over which some corrective action might be taken.

General Comments on Memory Programming

Details of memory programming are contained in the next figure, describing the memory registers. As mentioned earlier, neither MapRef nor refresh should be asserted in cycles other than cycle 1. In addition, refresh should not be asserted whenever the display is using the low bank.

MAR← Memory Address Register

YH Bus

Not Used	5	6	7
0			

0	7	8

18 Bit physical address

MAR← mem during first cycle of click.

Action: Contents of YH(6,7), Y(0,15) is used as memory address. Access is started.

MDR← Memory Data Register

Y Bus

0	7	8	.	15
---	---	---	---	----

MDR← mem during second cycle of click.

Action: Contents of Y Bus go into memory location specified by contents of MAR as loaded during first cycle of click. No write occurs if the low 64K bank is selected and it is already being used by the display.

← MD Memory Data

X Bus

0	7	8	.	15
---	---	---	---	----

←MD mem during third cycle of click.

Action: Memory data to X-Bus is single error corrected if MCtl bit 15 is set. The status of a given read operation can be found by looking in MStatus before the next memory read (←MD) is done. The occurrence of both single and double errors are indicated here. This operation gives the contents of the memory cell specified during cycle 1, independent of whether a write was specified during cycle 2.

MapRef Map Reference

YH Bus

Not Used	1	2	7
0			

0	7	8	.	15
---	---	---	---	----

0100

14 Bit virtual page number

18 Bit physical address

MapRef during cycle 1 of click. (not during cycle 2 or 3)

Action: This action is the same as a MAR← except that the physical address is derived differently. An access is started in the 65K - 80K bank of memory. The location accessed is specified by the 14 bit page number.

Refresh

Refresh during cycle 1 of click. (not during cycle 2, 3, or when display is using low 64K bank)

Action: A RAS only cycle is initiated in all memory chips. Row Address is supplied from an internal 7 bit counter which is incremented once per occurrence of refresh. DO NOT USE refresh if the display is using the low bank of memory during that cycle. No refresh will occur.

MCtl← Memory Control Register

MCtl← during any cycle.

		EN	Pt	Pt	Pt	A	B	C	D	E	F		EN Cor
0	3	4	5	6	7	8	9	10	11	12	13	14	15

Enable Clear
Error Log
Processor Task

Not Used
Set = 1 Inhibit Correction

Set bit = 1 to invert corresponding check bit written into memory.
Testing only.

Action: Normally this register is set to 0. A-F can be set to one to test syndrome bits and error indications. Individual bits of the error log can be cleared by setting bit 4 and using Pt0-2 to specify the bit to be cleared. Bit 15, Inhibit correction, affects only the data being read. Check bits are always generated and stored in memory during writes.

← MStatus Memory Status

← MStatus during any cycle.

Action:

This register is loaded every time memory data is read by the processor (←MD). High byte has status of most recent memory access. Low byte latches any occurrence of double error on a per task basis. Register is 0 if no errors logged.

A	B	C	D	E	F	S Err	D Err	T0	T1	T2	T3	T4	T5	T6	T7
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

Syndrome Bits
Single Error
Double Error

If bit = 1 then a double memory error has occurred in indicated task (T0-T7) since last time the bit was cleared.


Dandelion Memory Registers

Memory Timing

Typical memory timing is shown based on measurement of processor port of the first stitchweld card. Both the processor and display ports will be described.


Processor timing is shown below. The memory address must be valid on the Y and YH busses early enough that the proper bank is selected and address lines valid for RAS' (row address strobe). The column address bits are latched by the RAS' signal. The CAS' (column address strobe) signal occurs 42 nS after the RAS' signal and latches the column address in the memory chips. Data becomes valid at the output of the chips at a maximum of 150 nS after RAS' or 100 nS after CAS', whichever is later. (Because 16K chips are used, 1 of the 7 bits used for RAS must come from the low byte. The contents of the low byte are often the result of an arithmetic operation computing the next address (high byte is held fixed). The maximum settling time of the high nibble of the low byte is too long if a carry from the low nibble occurs. Consequently, bit 12 (instead of bit 8) of the low byte is used during RAS. Consistent juggling occurs for map references so that this is invisible to the microcoder. This affects only the maximum run of sequential page mode accesses as described below.)

When writing into memory, the data to be written must be supplied during the second cycle of a click. The data is actually written in the latter half of the third click. Notice that up until the presence of the write pulse, all signalling is identical to a read cycle. The memory chips latch and hold the old data on their outputs during a write pulse if it occurs more than 150 nS after the RAS' signal. Thus, it is possible to write into a location and read data from it, all in the same memory cycle.



The display port supports both full and page mode accesses. The data delivered to the display port is not error corrected. The full access cycle time is 280 nS and the page mode access time is 200 nS. While the full access time is smaller than that specified in the data sheets (320 nS) for continuous operation, it is the average that is important, and the average cycle time in this case is 342 nS (6 full accesses per round, counting click 5). A page mode access occurs when the RAS' signal goes low and the CAS' signal cycles several times, strobing several different column addresses (low 7 bits) into the memory chips while retaining the same row address. (Because bit 12 is used during RAS, the maximum number of sequential page mode accesses between full accesses is 7, since bit 12 will change on every 8th access. The insertion of full accesses at the appropriate times is handled by the display controller.) The display controller generates all the timing and address signals for the display port.

In normal operation, the display controller will seize the low bank of memory for 4 clicks of every round. It will start with a full access which is aligned on a click boundary, and then proceed with page and full accesses until the end of click 4. The other page or full accesses will not necessarily be synchronized with any click or cycle boundaries. They are packed so as to maximize the number of accesses during the 4 clicks the display has the memory.



Memory Interface Signals

There are 6 groups of signals for the memory control card. They are power, data/address, error, register control, processor clocks, and memory clocks.

Power (29 watts typical)

- + 12 volts
- +5 volts
- 5 volts
- Ground

Data/Address Busses

Y Bus	16	data must meet 15 nS setup time, address meets setup based on bit position (Y0-7 65nS, Y8-11 11nS, Y12-15 36nS)
X Bus	16	data available 45 nS min. before end of cycle 3
YH Bus	8	data must meet 80 nS setup time (includes 2 extra lines)
Display Data	16 lines	
Display Address	16 lines	
Task#	3 lines	(used for error logging)

Error Indication

MemError available approximately 45 nS before end of cycle 3

Register Control setup time = 70 nS

The control section of the processor must supply signals to load registers and enable data output to the bus.

mem		When ANDed with cycle 1,2, or 3 produces the following:
c1	MAR \leftarrow	Loads memory address reg. from Y & YH busses
c2	MDR \leftarrow	Loads memory data reg. from Y bus & starts write
c3	\leftarrow MD	Gates memory data to X bus
MCtrl \leftarrow		Control reg. with check bit inversion, bank select, and ECC enable bits
\leftarrow MStatus'		Gates MStatus register to X bus
MapRef	c1 only	Does a MAR \leftarrow , but with juggled bits.
Refresh'	c1 only	Causes a refresh operation and increments refresh counter
Disp/Proc.'		Goes high when display port is using low 64K.

Memory clocks (LH - low-high transition, HL - high-low transition)

RAS'	HL 121 nS into cycle 1 re: qualified clock. LH at end of c3
CAS	HL 24 nS into cycle 2 re: qualified clock. HL at end of c3
LRAS'	Same as RAS, except when low bank is used by display
LCAS	Same as CAS, except when low bank is used by display
WPulse	LH 40 nS after qualified clock, HL 19 nS before qualified clock

Processor clocks

Cycle1'	Low during cycle 1 of click.
Cycle2'	Low during cycle 2 of click.
Cycle3'	Low during cycle 3 of click.
ppClock	137 nS period with 39 nS pulse width (LH - 7 nS, HL - 91 nS)

Memory Banks & Standby Power

The system (including the storage card) contains a total of 12 - 16K memory columns. To minimize power consumption, only one column at a time is cycled for normal memory accesses, and two at a time if the display is using the low 64K while the processor is using one of the higher banks. During refresh, all banks receive a RAS only cycle. Cycling all banks continuously in refresh cycles causes a drain of 3.75 amperes from the + 12 volt supply while cycling only 2 banks with normal memory references consumes 1 ampere.

System Parts Cost

The memory card can be broken up into control and error correction logic, and memory chips. Below are the chip counts and cost estimates for both the memory control card (64K) and storage card (128K).

Component	Mem. Control + 64K		128K Storage	
	IC's	\$	IC's	\$
Memory logic @ \$ 1	77	77	26	26
Memory chips @ \$ 5	88	440	176	880
Bypass Caps @ \$.20	165	33	202	41
PC Board	-	100	-	100
Total	165	\$650	202	\$1047

Probability of Single and Double Errors

The following calculations yield probabilities of errors due to independent random processes in each chip. They do not include correlated events such as power line transients or static discharges which could affect all of the chips at the same time. A memory with 22 bits/word is assumed.

The hard failure rate is assumed to be .04%/1000 hours. The mean time to a single hard chip failure is about 13 months (9470 hrs.) for a 192K system using 16K memory chips.

The soft error rate for the chips is assumed to be 1%/1000 hours. Following are the probabilities of 0, 1, and 2 soft errors in a 22 bit word in a 10 hour period. 10 hours was selected as the interval over which errors could accumulate, with the system being reset after 10 hours. It is expected that most systems would be rebooted at least once in 10 hours. The mean time between single errors is 38 intervals and the mean time between double errors is approximately 36,200 intervals. It should be pointed that these probabilities are those that one would expect to measure with a program which continually scans through all memory cells looking for an error. If a program is confined to a small segment of memory, it would perceive a proportionately smaller probability of soft error.

$$\begin{aligned} \text{Prob.(0 errors in 22 bit word in 12 bank system in 10 hr. interval)} &= .9736 \\ \text{Prob.(1 single error in 22 bit word in 12 bank system in 10 hr. interval)} &= .0263 \\ \text{Prob.(1 double error in 22 bit word in 12 bank system in 10 hr. interval)} &= 2.76 \times 10^{-5} \end{aligned}$$

Error Correction Logic

The error correction logic generates 6 check bits which are stored with each 16 bit word to provide single error correction and double error detection. 6 chips are used to generate the check bits. 25 chips are used to generate the syndrome bits, correct the data bits, and provide the capability of recording errors on a per task basis. Details of the error correction logic, including correction code tables, are included in the logic drawings.

RAS-CAS Multiplexer

Between the leading edges of the RAS and CAS pulses, the contents of the address lines to the memory chips must change from the row address to the column address. This transition must occur after the 20 nS hold time requirement for the row address and before the column address setup requirement of 10 nS after the CAS pulse (i.e. setup time = -10 nS). Since CAS follows RAS by only 42 nS, this leaves a 32 nS window in which the transition can take place. The design center for typical chips is 30 nS which allows for a 10 nS delay in the RAS' buffer chip or 22 nS extra delay in the delay line, multiplexer and address driver circuits. The RAS-CAS multiplexer is switched by a delayed version of RAS, with the delay generated on board to minimize possible skew.

The delay circuit is implemented using an inductor, capacitor, and resistor (single element delay line terminated in its characteristic impedance of 360 ohms) feeding a gate. This is used in preference to a packaged delay line because it costs less, takes less space, and will be easier to adjust when converting to a printed circuit board which will probably require adjustment of the delay. To minimize noise pickup, the delay components should be located next to the gate receiving the signal. (Delay in seconds $D = (LC)^{1/2}$ Impedance in ohms $Z = (L/C)^{1/2}$: L-Henries, C-Farads)

Memory Array Line Termination

It is important to terminate the lines driving memory chip inputs to prevent damage due to undershoot on the high-low transitions. The memory chips require that their inputs never go below -1 volt, to prevent forward biasing some internal parts of the chip and causing damage. Undershoot (and overshoot) result from the transmission line behavior of the signal lines in the array. This behavior becomes evident whenever the signal risetimes are comparable to the propagation time through the line (5nS and 3nS respectively for this system). Either series drive or shunt termination can be used with the lines. Both of these are shown in the following figure. The series drive consumes less power, since there is no steady state current flow, but it has a much longer propagation time.

Because speed is important in this system, the direct drive with matched termination was selected. The Shottky TTL drivers have an asymmetrical output capability; they sink more current than they can source. For this reason, the termination resistor is terminated to a +2 volt source instead of ground. To obtain this voltage without excessive dissipation, half of the address lines are driven with the true value of the address while the other half are driven with the complement of the address. All of the termination resistors are tied to a common capacitor tied to ground. This amounts to a voltage divider with half of resistors tied high and the other half tied low, since each true value has a complement.

The last figure gives results of tests on the D0 96K storage card. This is of interest because it provides a reasonable estimate of what impedances might be expected for the address and control lines on a PWA. The impedance of the trace loaded with chips is in the 50 to 60 ohm range. Using a 62 ohm resistor to 1.9 volts results in a source current requirement of 25 mA and a sink current requirement of 29 mA. The effect of a 20 mA source current on chip temperature rise is tabulated in the bottom box of the figure. The dissipation in the S241 is the largest, since it contains 8 drivers. The extra junction rise should not cause trouble, however, since the 54S241 is rated to 125°C with the same .5 watt internal dissipation (i.e. a 55°C rise above the commercial part spec.). To ease the dissipation slightly, the termination resistor values are selected to produce about .4 volt undershoot, a value slightly larger than the characteristic impedance of the line.


Power Supply Considerations

The memory system requires +12 volts, +5 volts, and -5.2 volts, all with a tolerance of $\pm 10\%$. The -5.2 volt supply must never go positive with respect to ground when the +12 volt supply is on. While the chip manufacturer does not require it, they suggest that the -5 volt supply be the first to come on and the last to go off. The supplies should be bypassed at entry to the board and at every logic chip and every third memory chip.

Propagation Delays and Line Termination


Purpose is to minimize ringing and undershoot on the signal line.

Series Drive




Note that point B takes the longest to see a full signal swing.
This termination technique takes less drive current.
Resistor value, R , should be same or slightly less than line impedance.

Direct Drive with Matched Termination



Termination resistor requires large drive current in logic high state. Terminating resistor to +2 volts instead of ground eases this problem considerably.

Resistor R , should be same or slightly more than line impedance.




Additional Pullup to reduce Dissipation in S240, S241, & S37				
S240,S241 have max source current of 15 mA. A voltage source of 4 volts with a 25 ohm series resistor makes a reasonable model of the S240 output when in the high state. Thus, logic high output voltage must be $4 - .015 \times 25 = 3.625$ V or greater. Terminator current must not exceed 15 mA and consequently the common node voltage supplied to terminators may have to be raised by use of an additional pullup resistor. Below is a table of terminator resistor values, R, and associated pullup resistor parameters. The 64 mA sink spec is also met by the following values.				
Term	Com Node V	Additional Pullup		
R	Rp	Ip	Rp Diss.	
47	2.92	.22	.94 A	1.95 W
75	2.5	6.8	.37	.92
100	2.13	22	.13	.36
121	1.82	Infinite	0	0

Number of each type of line for 64K bank.

RAS'
CAS'
Write'
Address00
Address01
Address02
Address03
Address04
Address05
Address06

Column 1
Column 2





Number of 1's & 0's contributing to the capacitor voltage under various conditions

No Access	Write	Refresh
14 - 1	14 - 1	14 - 1
14 - 0	14 - 0	14 - 0
8 - 1	6 - 1	8 - 1
4 - CAS	4 - CAS	4 - RAS
RAS		
Write'		
22 + 1.33	20 + 1.33 +.25 + .85	22 + 1
<u>23.33</u>	<u>22.43</u>	<u>23</u>

Capacitor voltage = $\frac{23}{40} \times V_H = .575 \times 3.3V = 1.89V$

This can be increased by use of additional pullup shown above.

Shunt termination of the memory drive lines can speed up the memory. See 96K storage card tests. Supplying 2 volts for the terminating resistors can be accomplished by inverting the signal to half of the address lines. This guarantees a level half way between logic high and logic low. Connection of terminators for RAS, CAS, and write moves this level up somewhat and causes some variation during different operating conditions of the memory. This variation is not too great as can be seen from the calculation in the box above. Biasing the termination voltage upward with an extra pullup could be used to reduce the power dissipation in the driver chips when in the high state. With R greater than about 120 ohms, this should not be necessary.



Tests on D0 96K Storage Card 6-24-79										
CAS Line										
Series	S37 Input	S37 Output	18 Mem. Chips Begin	End	Voltages	H	L	U	Extra Supply Current	
	LH * 0 nS	4 nS	9 nS	8 nS	Termination	4 V	.2	.4	0	
	HL 0	6.5	12	9.5	series					
Shunt	LH 0	4.5	5.5	8	62 ohms to 1.9 V	3.5	.3	.3	.01 A	
	HL 0	4.5	5.5	8	R = 100 ohm to 1.9 V					
Addr. Line										
Series	S37 Input	S37 Output	18 Mem. Chips Begin	End	Voltages	H	L	U	Extra Supply Current	
	LH * 0 nS	4 nS	8 nS	7 nS	Termination	3.8V	.2	.7	0	
	HL 0	5	9	7.5	series					
Shunt	LH 0	4	5	7	R = 62 ohm to 1.9 V	3.45	.3	.4	.01	
	HL 0	4	4.5	7						
* Time is from 1.3 V point on input to .8 V for HL and 2.8 V for LH. 18 chips in row 9" long Risetime and falltime for shunt terminated line = 5nS. Propagation time for 10" line with 6 loads LH- 3 nS HL- 2 nS. Extra supply current is that due to the 62 ohm shunt termination. Undershoot is measured at the end of the line.										
Power Consumption 108 memory chips MK4116-2										
Conditions +12 V +5 V										
RAS cycling 310 nS -L & 100 nS -H 1.41 A .07 A										
CAS cycling 310 nS -L & 100 nS -H .07 .07										
RAS & CAS cycling L- 310 nS H- 100 nS 2.13 A .14 A										
Quiescent current .07 0										

Effect on IC package dissipation						
Package	Thermal Resistance junction to ambient	Internal Dissipation	Extra dissipation for 20 mA @ 3.5 V out	Extra Junction temp. rise	Total temp. rise	
S241 20 pin	80 °C / watt	.5 W	.24 W	19.2 °C	59.2 °C	
S37 14 pin	100 °C / watt	.18 W	.12 W	12 °C	30 °C	
ceramic packages						

TABLE OF CONTENTS

SHEET


0.4 / MEMORY CONTROL CARD BLOCK DIAGRAM

1. ✓ WRITE, CREFRESH', MREF, LDMDR, CYCLE RCV, MDCLK, ←MD'
2. REFRESH COUNTER, CAS REGISTERS
3. ADDRESS SELECTION LOGIC, RASDLY, LRASDLY
4. MEMORY BANK SELECTION
5. LOW 64K BANK DRIVERS FOR ADDRESS, CAS', WRITE'
6. LOW BANK A
7. LOW BANK B
8. LOW BANK C
9. LOW BANK D
10. DATA REGISTER, CONTROL REGISTER, CHECK BIT GENERATOR
11. MEMORY CHIP DATA PATHS
12. MEMORY DATA BUFFERS
13. SYNDROME GENERATOR
14. ERROR CORRECTION DATA PATHS
15. ERROR LOG REGISTER
16. RESISTORS AND R-DIPS
17. CAPS, DIODES, AND FUSES
18. TEST POINTS
19. FILTER CAPS
20. FILTER CAPS
21. TEST POINT AND EDGE CONNECTOR LISTINGS
22. EDGE CONNECTOR LISTING
23. EDGE CONNECTOR AND SIGNAL LISTINGS
- 24.-45. SIGNAL LISTING


MCC-0.3.SIL


XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11217	SHEET REV. B
	TITLE SCHEMATIC, MCC		SHEET 0.3 OF	

MEMORY SYSTEM




Memory Control and Low 64K bank






XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11217	SHEET REV. B
	TITLE SCHEMATIC, MCC		SHEET 1 OF	





CAS Register







CasLatch



QAS Register




S 157

**Low Bank Selection****High Bank Selection**

CRefresh






XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11217	SHEET REV. B
	TITLE SCHEMATIC, MCC		SHEET 3 OF	





XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG NO. 156P11217	SHEET REV. B
TITLE	SCHEMATIC, MCC MEMORY BANK Selection	DWG SIZE A4	SHEET 4 OF



Left direct





S240
u94i
EN'
GND 1
S240
u94j
EN'
GND 19





GND 1
S240
u94i
EN'
GND 19





to Register P2
S240
u23i
EN'
GND 1
S240
u23j
EN'
GND 19





S240
u23i
EN'
GND 1
S240
u23j
EN'
GND 19






S240
u46i
EN'
GND 1
S240
u46j
EN'
GND 19















































S240
u70i
EN'
GND 1
S240
u70j
EN'
GND 19















































S240
u93i
EN'
GND 1
S240
u93j
EN'
GND 19




















MDR



LdMDR




Mem & ECC



Check bit outputs go directly to memory chips.


InhibitCorrect




Normally, only correction enable is turned on. Other bits in Mem & ECC register are set to invert check bits for diagnostic purposes.

Data bits come from memory data register (MDR)



XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS				DWG SIZE A4	DWG NO. 156P11217		
	TITLE	SCHEMATIC, MCC				SHEET	10	OF



XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS			DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC	SHEET		11	OF	




Display Data Buffers




Main Data Buffer s

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG NO.	156P112:17	SHEET REV.
	TITLE SCHEMATIC, MCC	DWG SIZE A4	SHEET 12 OF	B



XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	13	



S240
v56i
EN'

v56j
EN'

S240
v55i
EN'


v55j
EN'

-MD'

Syndrome Bits point to the bad bit. Synd A is most significant bit & Synd E is LSB.
Syndrome bit is a '1' if one of the bits it covers is in error.

Errors Register

Bit is 1 if there was an error.






114 ←MStatus'

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE	DWG NO. 156P11217			SHEET REV.
			A4	SHEET	15 OF	
TITLE	SCHEMATIC, MCC					B

SDI.00	2' # R62 ₁	SDI.00z
	1RT	
SDI.01	2' # R60 ₁	SDI.01z
	1RT	
02	2' # R58 ₁	SDI.02z
	1RT	
SDI.03	2' # R56 ₁	SDI.03z
	1RT	
SDI.04	2' # R54 ₁	SDI.04z
	1RT	
SDI.05	2' # R52 ₁	SDI.05z
	1RT	
SDI.06	2' # R50 ₁	SDI.06z
	1RT	
SDI.07	2' # R48 ₁	SDI.07z
	1RT	
SDI.08	2' # R42 ₁	SDI.08z
	1RT	
SDI.09	2' # R44 ₁	SDI.09z
	1RT	
SDI.10	2' # R46 ₁	SDI.10z
	1RT	
SDI.11	2' # R41 ₁	SDI.11z
	1RT	
SDI.12	2' # R43 ₁	SDI.12z
	1RT	
SDI.13	2' # R45 ₁	SDI.13z
	1RT	
SDI.14	2' # R47 ₁	SDI.14z
	1RT	
SDI.15	2' # R49 ₁	SDI.15z
	1RT	
SDI.16	2' # R51 ₁	SDI.16z
	1RT	
SDI.17	2' # R53 ₁	SDI.17z
	1RT	
SDI.18	2' # R55 ₁	SDI.18z
	1RT	
SDI.19	2' # R57 ₁	SDI.19z
	1RT	
SDI.20	2' # R59 ₁	SDI.20z
	1RT	
SDI.21	2' # R61 ₁	SDI.21z
	1RT	
PullupA	2' # R64 ₁	ZP5V
	1RT	
PullupB	2' # R63 ₁	ZP5V
	1RT	
RFCL	2' # R65 ₁	ZP5V
	1RT	

CASA'	2' # R1 ₁	CASAz'	CASC'	2' # R21 ₁	CASCz'
	1RT			1RT	
WriteA'	2' # R2 ₁	WriteAz'	WriteC'	2' # R22 ₁	WriteCz'
	1RT			1RT	
AAddr.00'	2' # R4 ₁	AAddr.00z'	CAddr.00'	2' # R24 ₁	CAddr.00z'
	1RT			1RT	
RASA'	2' # R3 ₁	RASAz'	RASC'	2' # R23 ₁	RASCz'
	1RT			1RT	
AAddr.03'	2' # R6 ₁	AAddr.03z'	CAddr.03'	2' # R26 ₁	CAddr.03z'
	1RT			1RT	
AAddr.06'	2' # R5 ₁	AAddr.06z'	CAddr.06'	2' # R25 ₁	CAddr.06z'
	1RT			1RT	
AAddr.02'	2' # R8 ₁	AAddr.02z'	CAddr.02'	2' # R28 ₁	CAddr.02z'
	1RT			1RT	
AAddr.04'	2' # R7 ₁	AAddr.04z'	CAddr.04'	2' # R27 ₁	CAddr.04z'
	1RT			1RT	
AAddr.01'	2' # R10 ₁	AAddr.01z'	CAddr.01'	2' # R30 ₁	CAddr.01z'
	1RT			1RT	
AAddr.05'	2' # R9 ₁	AAddr.05z'	CAddr.05'	2' # R29 ₁	CAddr.05z'
	1RT			1RT	
CASB'	2' # R11 ₁	CASBz'	CASD'	2' # R31 ₁	CASDz'
	1RT			1RT	
WriteB'	2' # R12 ₁	WriteBz'	WriteD'	2' # R32 ₁	WriteDz'
	1RT			1RT	
BAddr.00'	2' # R14 ₁	BAddr.00z'	DAddr.00'	2' # R34 ₁	DAddr.00z'
	1RT			1RT	
RASB'	2' # R13 ₁	RASBz'	RASD'	2' # R33 ₁	RASDz'
	1RT			1RT	
BAddr.03'	2' # R16 ₁	BAddr.03z'	DAddr.03'	2' # R36 ₁	DAddr.03z'
	1RT			1RT	
BAddr.06'	2' # R15 ₁	BAddr.06z'	DAddr.06'	2' # R35 ₁	DAddr.06z'
	1RT			1RT	
BAddr.02'	2' # R18 ₁	BAddr.02z'	DAddr.02'	2' # R38 ₁	DAddr.02z'
	1RT			1RT	
BAddr.04'	2' # R17 ₁	BAddr.04z'	DAddr.04'	2' # R37 ₁	DAddr.04z'
	1RT			1RT	
BAddr.01'	2' # R20 ₁	BAddr.01z'	DAddr.01'	2' # R40 ₁	DAddr.01z'
	1RT			1RT	
BAddr.05'	2' # R19 ₁	BAddr.05z'	DAddr.05'	2' # R39 ₁	DAddr.05z'
	1RT			1RT	





XEROX

PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS

TITLE SCHEMATIC, MCC

DWG
SIZE
A4

DWG NO. 156P11217

SHEET 17 OF

SHEET
REV.

B

CASA' 1 (C) tl # TP001
WriteA' 1 (C) tl # TP002
AAAddr.00' 1 (C) tl # TP003
RASA' 1 (C) tl # TP004
AAAddr.03' 1 (C) tl # TP005
AAAddr.06' 1 (C) tl # TP006
AAAddr.02' 1 (C) tl # TP007
AAAddr.04' 1 (C) tl # TP008
AAAddr.01' 1 (C) tl # TP009
AAAddr.05' 1 (C) tl # TP010

CASB' 1 (C) tl # TP011
WrlteB' 1 (C) tl # TP012
BAddr.00' 1 (C) tl # TP013
RASB' 1 (C) tl # TP014
BAddr.03' 1 (C) tl # TP015
BAddr.06' 1 (C) tl # TP016
BAddr.02' 1 (C) tl # TP017
BAddr.04' 1 (C) tl # TP018
BAddr.01' 1 (C) tl # TP019
BAddr.05' 1 (C) tl # TP020

CASC' 1 (C) tl # TP021
WriteC' 1 (C) tl # TP022
CAddr.00' 1 (C) tl # TP023
RASC' 1 (C) tl # TP024
CAddr.03' 1 (C) tl # TP025
CAddr.06' 1 (C) tl # TP026
CAddr.02' 1 (C) tl # TP027
CAddr.04' 1 (C) tl # TP028
CAddr.01' 1 (C) tl # TP029
CAddr.05' 1 (C) tl # TP030

CASD' 1 (C) tl # TP031
WriteD' 1 (C) tl # TP032
DAddr.00' 1 (C) tl # TP033
RASD' 1 (C) tl # TP034
DAddr.03' 1 (C) tl # TP035
DAddr.06' 1 (C) tl # TP036
DAddr.02' 1 (C) tl # TP037
DAddr.04' 1 (C) tl # TP038
DAddr.01' 1 (C) tl # TP039
DAddr.05' 1 (C) tl # TP040

SDI.00z 1 (C) tl # TP041
SDI.01z 1 (C) tl # TP042
SDI.02z 1 (C) tl # TP043
SDI.03z 1 (C) tl # TP044
SDI.04z 1 (C) tl # TP045
SDI.05z 1 (C) tl # TP046
SDI.06z 1 (C) tl # TP047
SDI.07z 1 (C) tl # TP048
SDI.08z 1 (C) tl # TP049
SDI.09z 1 (C) tl # TP050
SDI.10z 1 (C) tl # TP051
SDI.11z 1 (C) tl # TP052
SDI.12z 1 (C) tl # TP053
SDI.13z 1 (C) tl # TP054
SDI.14z 1 (C) tl # TP055
SDI.15z 1 (C) tl # TP056
SDI.16z 1 (C) tl # TP057
SDI.17z 1 (C) tl # TP058
SDI.18z 1 (C) tl # TP059
SDI.19z 1 (C) tl # TP060
SDI.20z 1 (C) tl # TP061
SDI.21z 1 (C) tl # TP062

MCycle 1 (C) tl # TP085
LatchY.02 1 (C) tl # TP086
LatchY.03 1 (C) tl # TP087
LatchY.05 1 (C) tl # TP088
LatchY.06 1 (C) tl # TP089
LatchY.07 1 (C) tl # TP090
LatchY.08 1 (C) tl # TP091
LatchY.09 1 (C) tl # TP092
LatchY.10 1 (C) tl # TP093
LatchY.11 1 (C) tl # TP094
LatchY.13 1 (C) tl # TP095
LatchY.14 1 (C) tl # TP096
LatchY.15 1 (C) tl # TP097

MemData.00 1 (C) tl # TP063
MemData.01 1 (C) tl # TP064
MemData.02 1 (C) tl # TP065
MemData.03 1 (C) tl # TP066
MemData.04 1 (C) tl # TP067
MemData.05 1 (C) tl # TP068
MemData.06 1 (C) tl # TP069
MemData.07 1 (C) tl # TP070
MemData.08 1 (C) tl # TP071
MemData.09 1 (C) tl # TP072
MemData.10 1 (C) tl # TP073
MemData.11 1 (C) tl # TP074
MemData.12 1 (C) tl # TP075
MemData.13 1 (C) tl # TP076
MemData.14 1 (C) tl # TP077
MemData.15 1 (C) tl # TP078
MemData.16 1 (C) tl # TP079
MemData.17 1 (C) tl # TP080
MemData.18 1 (C) tl # TP081
MemData.19 1 (C) tl # TP082
MemData.20 1 (C) tl # TP083
MemData.21 1 (C) tl # TP084

RFCL 1 (C) tl # TP098

PullupB 1 (C) tl # TP099

ZM5V

ZM5V

ZP12V

#C51

1LFT .

#C53

1LFT .

#C55

1LFT .

#C57

1LFT .

#C59

1LFT .

#C61

1LFT .

#C65

1LFT .

#C67

1LFT .

#C69

1LFT .

#C70

1LFT .

#C72

1LFT .

#C74

1LFT .

#C76

1LFT .

#C80

1LFT .

#C82

1LFT .

#C84

1LFT .

#C86

1LFT .

#C88

1LFT .

#C91

1LFT .

#C94

1LFT .

#C95

1LFT .

GND

ZM5V

#C48₂

1LFT .

#C50₂

1LFT .

#C52₂

1LFT .

#C54₂

1LFT .

#C56₂

1LFT .

#C58₂

1LFT .

#C60₂

1LFT .

#C62₂

1LFT .

#C64₂

1LFT .

#C66₂

1LFT .

#C68₂

1LFT .

#C71₂

1LFT .

#C73₂

1LFT .

#C75₂

1LFT .

#C77₂

1LFT .

#C79₂

1LFT .

#C81₂

1LFT .

#C83₂

1LFT .

#C85₂

1LFT .

#C87₂

1LFT .

#C90₂

1LFT .

#C92₂

1LFT .

GND

1LFT .

GND

1LFT .

GND

NOTE: ALL CAPACITORS ARE CERAMIC FILTER CAPS, PART # 102P20600

XEROX

PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS

TITLE SCHEMATIC, MCC

DWG
SIZE

A4

DWG NO. 156P11217


SHEET

19 OF

SHEET
REV.

B

VCC



NOTE: ALL CAPACITORS ARE CERAMIC FILTER CAPS, PART # 102P20600

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	20	

Comments:

- 1) Designator notation notes: u1-99 = U1-99, v0-99 = U100-199, w0-99 = U200-299
- 2) The last item on lines below, preceeded by a semicolon (;), is the schematic page number on which the test point, connector or signal information originates.
- 3) Line with no page number was a continuation of the previous line.

#TP001	.1i CASA'	;18	#TP051	.1i SDI.10z	;18
#TP002	.1i WriteA'	;18	#TP052	.1i SDI.11z	;18
#TP003	.1i AAddr.00'	;18	#TP053	.1i SDI.12z	;18
#TP004	.1i RASA'	;18	#TP054	.1i SDI.13z	;18
#TP005	.1i AAddr.03'	;18	#TP055	.1i SDI.14z	;18
#TP006	.1i AAddr.06'	;18	#TP056	.1i SDI.15z	;18
#TP007	.1i AAddr.02'	;18	#TP057	.1i SDI.16z	;18
#TP008	.1i AAddr.04'	;18	#TP058	.1i SDI.17z	;18
#TP009	.1i AAddr.01'	;18	#TP059	.1i SDI.18z	;18
#TP010	.1i AAddr.05'	;18	#TP060	.1i SDI.19z	;18
#TP011	.1i CASB'	;18	#TP061	.1i SDI.20z	;18
#TP012	.1i WriteB'	;18	#TP062	.1i SDI.21z	;18
#TP013	.1i BAddr.00'	;18	#TP063	.1i MemData.00	;18
#TP014	.1i RASB'	;18	#TP064	.1i MemData.01	;18
#TP015	.1i BAddr.03'	;18	#TP065	.1i MemData.02	;18
#TP016	.1i BAddr.06'	;18	#TP066	.1i MemData.03	;18
#TP017	.1i BAddr.02'	;18	#TP067	.1i MemData.04	;18
#TP018	.1i BAddr.04'	;18	#TP068	.1i MemData.05	;18
#TP019	.1i BAddr.01'	;18	#TP069	.1i MemData.06	;18
#TP020	.1i BAddr.05'	;18	#TP070	.1i MemData.07	;18
#TP021	.1i CASC'	;18	#TP071	.1i MemData.08	;18
#TP022	.1i WriteC'	;18	#TP072	.1i MemData.09	;18
#TP023	.1i CAddr.00'	;18	#TP073	.1i MemData.10	;18
#TP024	.1i RASC'	;18	#TP074	.1i MemData.11	;18
#TP025	.1i CAddr.03'	;18	#TP075	.1i MemData.12	;18
#TP026	.1i CAddr.06'	;18	#TP076	.1i MemData.13	;18
#TP027	.1i CAddr.02'	;18	#TP077	.1i MemData.14	;18
#TP028	.1i CAddr.04'	;18	#TP078	.1i MemData.15	;18
#TP029	.1i CAddr.01'	;18	#TP079	.1i MemData.16	;18
#TP030	.1i CAddr.05'	;18	#TP080	.1i MemData.17	;18
#TP031	.1i CASD'	;18	#TP081	.1i MemData.18	;18
#TP032	.1i WriteD'	;18	#TP082	.1i MemData.19	;18
#TP033	.1i DAddr.00'	;18	#TP083	.1i MemData.20	;18
#TP034	.1i RASD'	;18	#TP084	.1i MemData.21	;18
#TP035	.1i DAddr.03'	;18	#TP085	.1i MCycle	;18
#TP036	.1i DAddr.06'	;18	#TP086	.1i LatchY.02	;18
#TP037	.1i DAddr.02'	;18	#TP087	.1i LatchY.03	;18
#TP038	.1i DAddr.04'	;18	#TP088	.1i LatchY.05	;18
#TP039	.1i DAddr.01'	;18	#TP089	.1i LatchY.06	;18
#TP040	.1i DAddr.05'	;18	#TP090	.1i LatchY.07	;18
#TP041	.1i SDI.00z	;18	#TP091	.1i LatchY.08	;18
#TP042	.1i SDI.01z	;18	#TP092	.1i LatchY.09	;18
#TP043	.1i SDI.02z	;18	#TP093	.1i LatchY.10	;18
#TP044	.1i SDI.03z	;18	#TP094	.1i LatchY.11	;18
#TP045	.1i SDI.04z	;18	#TP095	.1i LatchY.13	;18
#TP046	.1i SDI.05z	;18	#TP096	.1i LatchY.14	;18
#TP047	.1i SDI.06z	;18	#TP097	.1i LatchY.15	;18
#TP048	.1i SDI.07z	;18	#TP098	.1i RFCL	;18
#TP049	.1i SDI.08z	;18	#TP099	.1i PullupB	;18
#TP050	.1i SDI.09z	;18	E001	P12V	;17
			E002	Cycle1'	;1

E003	Cycle2'	;1	E069	DAddr.04	;3
E004	Cycle3'	;1	E070	ZGND	;17
E005	RAS'	;3	E071	DAddr.06	;3
E007	WPulse	;1	E072	DAddr.08	;3
E009	ppClk	;1	E073	DAddr.10	;3
E010	ZGND	;17	E074	DAddr.12	;3
E011	AllowWrite	;1	E075	DAddr.14	;3
E012	Bank0'	;4	E076	DData.00	;12
E015	MapRef	;1	E077	DData.02	;12
E016	Refresh'	;2	E078	DData.04	;12
E017	Wait	;1	E079	DData.06	;12
E018	SDO.00	;12	E080	ZGND	;17
E019	SDO.02	;12	E081	DData.08	;12
E020	ZGND	;17	E082	DData.10	;12
E021	SDO.04	;12	E083	DData.12	;12
E022	SDO.06	;12	E084	DData.14	;12
E023	SDO.08	;12	E085	SDI.20	;10
E024	SDO.10	;12	E086	SDI.18	;10
E025	SDO.12	;12	E087	SDI.16	;10
E026	SDO.14	;12	E088	SDI.14	;10
E027	SDO.16	;12	E089	SDI.12	;10
E028	SDO.18	;12	E090	ZGND	;17
E029	SDO.20	;12	E091	SDI.10	;10
E030	ZGND	;17	E092	SDI.08	;10
E032	SAddr.00	;3	E093	SDI.06	;10
E033	SAddr.02	;3	E094	SDI.04	;10
E034	SAddr.04	;3	E095	SDI.02	;10
E035	SAddr.06	;3	E096	SDI.00	;10
E036	LatchY.01	;2	E100	M5V	;17
E037	Bank1'	;4	E101	P12V	;17
E038	MRef'	;1	E105	LRAS'	;3
E040	ZGND	;17	E106	LCAS	;5
E041	X.00	;14	E110	ZGND	;17
E042	X.02	;14	E113	mem	;1
E043	X.04	;14	E114	↔MStatus'	;15
E044	X.06	;14	E115	MCtl↔'	;10
E045	X.08	;14	E116	CRrefresh'	;1
E046	X.10	;14	E118	SDO.01	;12
E047	X.12	;14	E119	SDO.03	;12
E048	X.14	;14	E120	ZGND	;17
E049	Y.00	;10	E121	SDO.05	;12
E050	P5V	;17	E122	SDO.07	;12
E051	P5V	;17	E123	SDO.09	;12
E052	Y.02	;10	E124	SDO.11	;12
E053	Y.04	;10	E125	SDO.13	;12
E054	Y.06	;10	E126	SDO.15	;12
E055	Y.08	;10	E127	SDO.17	;12
E056	Y.10	;10	E128	SDO.19	;12
E057	Y.12	;10	E129	SDO.21	;12
E058	Y.14	;10	E130	ZGND	;17
E060	ZGND	;17	E132	SAddr.01	;3
E061	YH.2	;2	E133	SAddr.03	;3
E062	YH.4	;2	E134	SAddr.05	;3
E063	YH.6	;2	E136	LatchY.00	;2
E064	Pt.0	;15	E137	Bank2'	;4
E065	Pt.2	;15	E138	Write'	;1
E066	Disp/Proc.'	;4	E140	ZGND	;17
E067	DAddr.00	;4	E141	X.01	;14
E068	DAddr.02	;3	E142	X.03	;14

E143	X.05	:14	*01.3: v02.11i, v01.11i, v07.6o ;1
E144	X.07	:14	*01.3: v02.3i
E145	X.09	:14	
E146	X.11	:14	*01.4: v07.8o, v01.10i ;1
E147	X.13	:14	
E148	X.15	:14	*01.5: v13.4o, v13.8i ;1
E149	Y.01	:10	
E150	P5V	:17	*01.6: v01.6o, v23.5i ;1
E151	P5V	:17	
E152	Y.03	:10	*02.1: v08.5o, v09.2i ;2
E153	Y.05	:10	
E154	Y.07	:10	*02.2: v08.4o, v09.4i ;2
E155	Y.09	:10	
E156	Y.11	:10	*02.3: v08.3o, v09.6i ;2
E157	Y.13	:10	
E158	Y.15	:10	*02.4: v08.9o, v09.17i ;2
E160	ZGND	:17	
E161	YH.3	:2	*02.5: v08.10o, v09.15i ;2
E162	YH.5	:2	
E163	YH.7	:2	*02.6: v08.11o, v09.13i ;2
E164	Pt.1	:15	
E166	MemErr	:13	*02.7: v08.1i, v08.8o, v09.8i ;2
E167	DAddr.01	:4	
E168	DAddr.03	:3	*02.8: v61.10o, v08.13i ;2
E169	DAddr.05	:3	
E170	ZGND	:17	*02.9: v08.12i, v20.8o, v08.2i ;2
E171	DAddr.07	:3	
E172	DAddr.09	:3	*03.1: v47.1o, v52.14i, v51.14i ;3
E173	DAddr.11	:3	*03.1: v50.14i, v49.14i
E174	DAddr.13	:3	
E175	DAddr.15	:3	*03.2: v47.4o, v43.14i, v57.14i ;3
E176	DData.01	:12	*03.2: v58.14i, v44.14i
E177	DData.03	:12	
E178	DData.05	:12	*03.3: v62.6o, v48.1i ;3
E179	DData.07	:12	
E180	ZGND	:17	*03.4: v47.3i, v31.6i ;3
E181	DData.09	:12	
E182	DData.11	:12	*03.5: v47.6i, v48.6i ;3
E183	DData.13	:12	
E184	DData.15	:12	*04.10: v21.9o, v10.1i ;4
E185	SDI.21	:10	
E186	SDI.19	:10	*04.11: v11.12o, u69.5i ;4
E187	SDI.17	:10	
E188	SDI.15	:10	*04.12: v11.6o, u69.13i ;4
E189	SDI.13	:10	
E190	ZGND	:17	*04.13: v11.8o, u69.2i ;4
E191	SDI.11	:10	
E192	SDI.09	:10	*04.14: v10.12o, u69.10i ;4
E193	SDI.07	:10	
E194	SDI.05	:10	*04.1: v62.12o, v10.3i, v30.12i ;4
E195	SDI.03	:10	
E196	SDI.01	:10	*04.2: v62.10o, v10.10i, v30.10i ;4
E200	M5V	:17	
			*04.3: v21.7o, v10.13i ;4
			*04.4: v21.6o, v11.9i ;4
			*04.5: v21.5o, v11.3i ;4

*01.1: v07.3o, v02.4i ;1

*01.2: v19.12o, v02.10i ;1

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	23	

*04.6: v21.4o, v11.1i ;4	*14.20: v41.11o, v55.15i ;14
*04.7: v21.12o, v11.13i ;4	*14.21: v41.8o, v55.4i ;14
*04.8: v21.11o, v11.5i ;4	*14.22: v42.8o, v55.8i ;14
*04.9: v21.10o, v11.11i ;4	*14.23: v42.11o, v55.11i ;14
*05.1: u70.4i, u46.17i, u23.2i ;5	*14.24: v42.6o, v55.13i ;14
*05.1: v62.4o, u93.2i	*14.25: v42.3o, v55.6i ;14
*05.2: v07.11o, v62.3i ;5	*14.26: v25.3o, v56.6i ;14
*10.1: v38.2o, v37.13i ;10	*14.27: v25.6o, v56.13i ;14
*10.2: v38.5o, v36.13i ;10	*14.28: v25.11o, v56.11i ;14
*10.3: v38.6o, v35.13i ;10	*14.29: v25.8o, v56.8i ;14
*10.4: v38.9o, v34.13i ;10	*14.2: v14.15o, v24.1i ;14
*10.5: v38.12o, v33.13i ;10	*14.30: v24.8o, v56.4i ;14
*10.6: v23.3o, v38.11i ;10	*14.31: v24.11o, v56.15i ;14
*10.7: v38.15o, v32.13i ;10	*14.32: v24.6o, v56.17i ;14
*10.8: u94.7o, v23.1i ;10	*14.33: v24.3o, v56.2i ;14
*13.1: v46.6o, v18.3i ;13	*14.3: v27.11o, v24.4i ;14
*13.2: v45.6o, v18.4i ;13	*14.4: v27.13o, v24.9i ;14
*13.3: v29.5o, v18.5i ;13	*14.5: v27.14o, v24.12i ;14
*13.4: v28.6o, v17.13i ;13	*14.6: v15.11o, v25.1i ;14
*13.5: v20.6o, v30.5i ;13	*14.7: v15.13o, v25.4i ;14
*14.10: v15.10o, v41.1i ;14	*14.8: v16.7o, v25.9i ;14
*14.11: v15.9o, v41.4i ;14	*14.9: v15.12o, v25.12i ;14
*14.12: v27.12o, v41.9i ;14	*15.10: v22.12o, u98.12i, u98.11i ;15
*14.13: v27.10o, v41.12i ;14	*15.11: v22.9o, u99.15i ;15
*14.14: v27.9o, v42.1i ;14	*15.12: v22.7o, u99.11i, u99.12i ;15
*14.15: v14.14o, v42.4i ;14	*15.13: v22.10o, u99.2i, u99.3i ;15
*14.16: v16.9o, v42.9i ;14	*15.14: v12.11o, u99.5i ;15
*14.17: v15.14o, v42.12i ;14	*15.15: v22.11o, u99.6i ;15
*14.18: v41.3o, v55.2i ;14	*15.16: v12.12o, u98.10i ;15
*14.19: v41.6o, v55.17i ;14	*15.17: u98.7o, v00.2i ;15

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	24	

*15.18: u98.4o, v00.17i ;15
 *15.19: u98.9o, v00.15i ;15
 *15.1: v12.15o, u98.5i ;15
 *15.20: u98.13o, v00.4i ;15
 *15.21: u99.13o, v00.8i ;15
 *15.22: u99.9o, v00.11i ;15
 *15.23: u99.4o, v00.13i ;15
 *15.24: u99.7o, v00.6i ;15
 *15.2: v12.14o, u98.1i ;15
 *15.3: v12.13o, u98.14i ;15
 *15.4: v12.10o, u99.1i ;15
 *15.5: v12.9o, u99.14i ;15
 *15.6: v12.7o, u99.10i ;15
 *15.7: v22.15o, u98.6i ;15
 *15.8: v22.14o, u98.3i, u98.2i ;15
 *15.9: v22.13o, u98.15i ;15

 AAddr.00': u22.13i ;6
 AAddr.00': u21.13i ;6
 AAddr.00': u20.13i ;6
 AAddr.00': u19.13i ;6
 AAddr.00': u18.13i ;6
 AAddr.00': u17.13i ;6
 AAddr.00': u16.13i ;6
 AAddr.00': u15.13i ;6
 AAddr.00': u14.13i ;6
 AAddr.00': u13.13i ;6
 AAddr.00': u12.13i ;6
 AAddr.00': u11.13i ;6
 AAddr.00': u10.13i ;6
 AAddr.00': u09.13i ;6
 AAddr.00': u08.13i ;6
 AAddr.00': u07.13i ;6
 AAddr.00': u06.13i ;6
 AAddr.00': u05.13i ;6
 AAddr.00': u04.13i ;6
 AAddr.00': u03.13i ;6
 AAddr.00': u02.13i ;6
 AAddr.00': u01.13i ;6
 AAddr.00': #R4.2i ;16
 AAddr.00': #TP003.1i ;18

 AAddr.00z': u23.5o ;5

AAddr.00z': #R4.1o ;16

 AAddr.01': u22.10i ;6
 AAddr.01': u21.10i ;6
 AAddr.01': u20.10i ;6
 AAddr.01': u19.10i ;6
 AAddr.01': u18.10i ;6
 AAddr.01': u17.10i ;6
 AAddr.01': u16.10i ;6
 AAddr.01': u15.10i ;6
 AAddr.01': u14.10i ;6
 AAddr.01': u13.10i ;6
 AAddr.01': u12.10i ;6
 AAddr.01': u11.10i ;6
 AAddr.01': u10.10i ;6
 AAddr.01': u09.10i ;6
 AAddr.01': u08.10i ;6
 AAddr.01': u07.10i ;6
 AAddr.01': u06.10i ;6
 AAddr.01': u05.10i ;6
 AAddr.01': u04.10i ;6
 AAddr.01': u03.10i ;6
 AAddr.01': u02.10i ;6
 AAddr.01': u01.10i ;6
 AAddr.01': #R10.2i ;16
 AAddr.01': #TP009.1i ;18

 AAddr.01z': u46.18o ;5
 AAddr.01z': #R10.1o ;16

 AAddr.02': u22.11i ;6
 AAddr.02': u21.11i ;6
 AAddr.02': u20.11i ;6
 AAddr.02': u19.11i ;6
 AAddr.02': u18.11i ;6
 AAddr.02': u17.11i ;6
 AAddr.02': u16.11i ;6
 AAddr.02': u15.11i ;6
 AAddr.02': u14.11i ;6
 AAddr.02': u13.11i ;6
 AAddr.02': u12.11i ;6
 AAddr.02': u11.11i ;6
 AAddr.02': u10.11i ;6
 AAddr.02': u09.11i ;6
 AAddr.02': u08.11i ;6
 AAddr.02': u07.11i ;6
 AAddr.02': u06.11i ;6
 AAddr.02': u05.11i ;6
 AAddr.02': u04.11i ;6
 AAddr.02': u03.11i ;6
 AAddr.02': u02.11i ;6
 AAddr.02': u01.11i ;6
 AAddr.02': #R8.2i ;16
 AAddr.02': #TP007.1i ;18

 AAddr.02z': u23.9o ;5
 AAddr.02z': #R8.1o ;16

 AAddr.03': u22.12i ;6

AAddr.03': u21.12i ;6	AAddr.05': u18.7i ;6
AAddr.03': u20.12i ;6	AAddr.05': u17.7i ;6
AAddr.03': u19.12i ;6	AAddr.05': u16.7i ;6
AAddr.03': u18.12i ;6	AAddr.05': u15.7i ;6
AAddr.03': u17.12i ;6	AAddr.05': u14.7i ;6
AAddr.03': u16.12i ;6	AAddr.05': u13.7i ;6
AAddr.03': u15.12i ;6	AAddr.05': u12.7i ;6
AAddr.03': u14.12i ;6	AAddr.05': u11.7i ;6
AAddr.03': u13.12i ;6	AAddr.05': u10.7i ;6
AAddr.03': u12.12i ;6	AAddr.05': u09.7i ;6
AAddr.03': u11.12i ;6	AAddr.05': u08.7i ;6
AAddr.03': u10.12i ;6	AAddr.05': u07.7i ;6
AAddr.03': u09.12i ;6	AAddr.05': u06.7i ;6
AAddr.03': u08.12i ;6	AAddr.05': u05.7i ;6
AAddr.03': u07.12i ;6	AAddr.05': u04.7i ;6
AAddr.03': u06.12i ;6	AAddr.05': u03.7i ;6
AAddr.03': u05.12i ;6	AAddr.05': u02.7i ;6
AAddr.03': u04.12i ;6	AAddr.05': u01.7i ;6
AAddr.03': u03.12i ;6	AAddr.05': #R9.2i ;16
AAddr.03': u02.12i ;6	AAddr.05': #TP010.1i ;18
AAddr.03': u01.12i ;6	
AAddr.03': #R6.2i ;16	AAddr.05z': u23.12o ;5
AAddr.03': #TP005.1i ;18	AAddr.05z': #R9.1o ;16
AAddr.03z': u23.7o ;5	AAddr.06': u22.5i ;6
AAddr.03z': #R6.1o ;16	AAddr.06': u21.5i ;6
 	AAddr.06': u20.5i ;6
AAddr.04': u22.6i ;6	AAddr.06': u19.5i ;6
AAddr.04': u21.6i ;6	AAddr.06': u18.5i ;6
AAddr.04': u20.6i ;6	AAddr.06': u17.5i ;6
AAddr.04': u19.6i ;6	AAddr.06': u16.5i ;6
AAddr.04': u18.6i ;6	AAddr.06': u15.5i ;6
AAddr.04': u17.6i ;6	AAddr.06': u14.5i ;6
AAddr.04': u16.6i ;6	AAddr.06': u13.5i ;6
AAddr.04': u15.6i ;6	AAddr.06': u12.5i ;6
AAddr.04': u14.6i ;6	AAddr.06': u11.5i ;6
AAddr.04': u13.6i ;6	AAddr.06': u10.5i ;6
AAddr.04': u12.6i ;6	AAddr.06': u09.5i ;6
AAddr.04': u11.6i ;6	AAddr.06': u08.5i ;6
AAddr.04': u10.6i ;6	AAddr.06': u07.5i ;6
AAddr.04': u09.6i ;6	AAddr.06': u06.5i ;6
AAddr.04': u08.6i ;6	AAddr.06': u05.5i ;6
AAddr.04': u07.6i ;6	AAddr.06': u04.5i ;6
AAddr.04': u06.6i ;6	AAddr.06': u03.5i ;6
AAddr.04': u05.6i ;6	AAddr.06': u02.5i ;6
AAddr.04': u04.6i ;6	AAddr.06': u01.5i ;6
AAddr.04': u03.6i ;6	AAddr.06': #R5.2i ;16
AAddr.04': u02.6i ;6	AAddr.06': #TP006.1i ;18
AAddr.04': u01.6i ;6	
AAddr.04': #R7.2i ;16	AAddr.06z': u23.16o ;5
AAddr.04': #TP008.1i ;18	AAddr.06z': #R5.1o ;16
AAddr.04z': u23.14o ;5	AllowWrite: E11, v19.9i ;1
AAddr.04z': #R7.1o ;16	
AAddr.05': u22.7i ;6	BAddr.00': u26.13i ;7
AAddr.05': u21.7i ;6	BAddr.00': u30.13i ;7
AAddr.05': u20.7i ;6	BAddr.00': u34.13i ;7
AAddr.05': u19.7i ;6	BAddr.00': u38.13i ;7
	BAddr.00': u42.13i ;7

BAddr.00': u24.13i ;7	BAddr.02': u39.11i ;7
BAddr.00': u25.13i ;7	BAddr.02': u35.11i ;7
BAddr.00': u43.13i ;7	BAddr.02': u31.11i ;7
BAddr.00': u39.13i ;7	BAddr.02': u27.11i ;7
BAddr.00': u35.13i ;7	BAddr.02': u28.11i ;7
BAddr.00': u31.13i ;7	BAddr.02': u32.11i ;7
BAddr.00': u27.13i ;7	BAddr.02': u36.11i ;7
BAddr.00': u28.13i ;7	BAddr.02': u40.11i ;7
BAddr.00': u32.13i ;7	BAddr.02': u44.11i ;7
BAddr.00': u36.13i ;7	BAddr.02': u45.11i ;7
BAddr.00': u40.13i ;7	BAddr.02': u41.11i ;7
BAddr.00': u44.13i ;7	BAddr.02': u37.11i ;7
BAddr.00': u45.13i ;7	BAddr.02': u33.11i ;7
BAddr.00': u41.13i ;7	BAddr.02': u29.11i ;7
BAddr.00': u37.13i ;7	BAddr.02': #R18.2i ;16
BAddr.00': u33.13i ;7	BAddr.02': #TP017.1i ;18
BAddr.00': u29.13i ;7	
BAddr.00': #R14.2i ;16	BAddr.02z': u46.9o ;5
BAddr.00': #TP013.1i ;18	BAddr.02z': #R18.1o ;16
BAddr.00z': u46.5o ;5	BAddr.03': u26.12i ;7
BAddr.00z': #R14.1o ;16	BAddr.03': u30.12i ;7
 	BAddr.03': u34.12i ;7
BAddr.01': u26.10i ;7	BAddr.03': u38.12i ;7
BAddr.01': u30.10i ;7	BAddr.03': u42.12i ;7
BAddr.01': u34.10i ;7	BAddr.03': u24.12i ;7
BAddr.01': u38.10i ;7	BAddr.03': u25.12i ;7
BAddr.01': u42.10i ;7	BAddr.03': u43.12i ;7
BAddr.01': u24.10i ;7	BAddr.03': u39.12i ;7
BAddr.01': u25.10i ;7	BAddr.03': u35.12i ;7
BAddr.01': u43.10i ;7	BAddr.03': u31.12i ;7
BAddr.01': u39.10i ;7	BAddr.03': u27.12i ;7
BAddr.01': u35.10i ;7	BAddr.03': u28.12i ;7
BAddr.01': u31.10i ;7	BAddr.03': u32.12i ;7
BAddr.01': u27.10i ;7	BAddr.03': u36.12i ;7
BAddr.01': u28.10i ;7	BAddr.03': u40.12i ;7
BAddr.01': u32.10i ;7	BAddr.03': u44.12i ;7
BAddr.01': u36.10i ;7	BAddr.03': u45.12i ;7
BAddr.01': u40.10i ;7	BAddr.03': u41.12i ;7
BAddr.01': u44.10i ;7	BAddr.03': u37.12i ;7
BAddr.01': u45.10i ;7	BAddr.03': u33.12i ;7
BAddr.01': u41.10i ;7	BAddr.03': u29.12i ;7
BAddr.01': u37.10i ;7	BAddr.03': #R16.2i ;16
BAddr.01': u33.10i ;7	BAddr.03': #TP015.1i ;18
BAddr.01': u29.10i ;7	
BAddr.01': #R20.2i ;16	BAddr.03z': u46.7o ;5
BAddr.01': #TP019.1i ;18	BAddr.03z': #R16.1o ;16
BAddr.01z': u70.3o ;5	BAddr.04': u26.6i ;7
BAddr.01z': #R20.1o ;16	BAddr.04': u30.6i ;7
 	BAddr.04': u34.6i ;7
BAddr.02': u26.11i ;7	BAddr.04': u38.6i ;7
BAddr.02': u30.11i ;7	BAddr.04': u42.6i ;7
BAddr.02': u34.11i ;7	BAddr.04': u24.6i ;7
BAddr.02': u38.11i ;7	BAddr.04': u25.6i ;7
BAddr.02': u42.11i ;7	BAddr.04': u43.6i ;7
BAddr.02': u24.11i ;7	BAddr.04': u39.6i ;7
BAddr.02': u25.11i ;7	BAddr.04': u35.6i ;7
BAddr.02': u43.11i ;7	BAddr.04': u31.6i ;7

```

BAddr.04': u27.6i ;7
BAddr.04': u28.6i ;7
BAddr.04': u32.6i ;7
BAddr.04': u36.6i ;7
BAddr.04': u40.6i ;7
BAddr.04': u44.6i ;7
BAddr.04': u45.6i ;7
BAddr.04': u41.6i ;7
BAddr.04': u37.6i ;7
BAddr.04': u33.6i ;7
BAddr.04': u29.6i ;7
BAddr.04': #R17.2i ;16
BAddr.04': #TP018.1i ;18

BAddr.04z': u46.12o ;5
BAddr.04z': #R17.10 ;16

BAddr.05': u26.7i ;7
BAddr.05': u30.7i ;7
BAddr.05': u34.7i ;7
BAddr.05': u38.7i ;7
BAddr.05': u42.7i ;7
BAddr.05': u24.7i ;7
BAddr.05': u25.7i ;7
BAddr.05': u43.7i ;7
BAddr.05': u39.7i ;7
BAddr.05': u35.7i ;7
BAddr.05': u31.7i ;7
BAddr.05': u27.7i ;7
BAddr.05': u28.7i ;7
BAddr.05': u32.7i ;7
BAddr.05': u36.7i ;7
BAddr.05': u40.7i ;7
BAddr.05': u44.7i ;7
BAddr.05': u45.7i ;7
BAddr.05': u41.7i ;7
BAddr.05': u37.7i ;7
BAddr.05': u33.7i ;7
BAddr.05': u29.7i ;7
BAddr.05': #R19.2i ;16
BAddr.05': #TP020.1i ;18

BAddr.05z': u70.18o ;5
BAddr.05z': #R19.10 ;16

BAddr.06': u26.5i ;7
BAddr.06': u30.5i ;7
BAddr.06': u34.5i ;7
BAddr.06': u38.5i ;7
BAddr.06': u42.5i ;7
BAddr.06': u24.5i ;7
BAddr.06': u25.5i ;7
BAddr.06': u43.5i ;7
BAddr.06': u39.5i ;7
BAddr.06': u35.5i ;7
BAddr.06': u31.5i ;7
BAddr.06': u27.5i ;7
BAddr.06': u28.5i ;7
BAddr.06': u32.5i ;7

BAddr.06': u36.5i ;7
BAddr.06': u40.5i ;7
BAddr.06': u44.5i ;7
BAddr.06': u45.5i ;7
BAddr.06': u41.5i ;7
BAddr.06': u37.5i ;7
BAddr.06': u33.5i ;7
BAddr.06': u29.5i ;7
BAddr.06': #R15.2i ;16
BAddr.06': #TP016.1i ;18

BAddr.06z': u46.14o ;5
BAddr.06z': #R15.10 ;16

Bank0': v61.3i ;1
Bank0': v21.1i, v30.8o, E12 ;4
Bank0': v04.1i, v06.1i, v05.1i ;12
Bank0': u94.8i

Bank0: v06.19i, v05.19i, u94.12o ;12
Bank0: v04.19i

Bank1': v10.8o, E37 ;4

Bank2': v10.6o, E137 ;4

CAddr.00': u49.13i ;8
CAddr.00': u53.13i ;8
CAddr.00': u57.13i ;8
CAddr.00': u61.13i ;8
CAddr.00': u65.13i ;8
CAddr.00': u50.13i ;8
CAddr.00': u54.13i ;8
CAddr.00': u58.13i ;8
CAddr.00': u62.13i ;8
CAddr.00': u66.13i ;8
CAddr.00': u67.13i ;8
CAddr.00': u63.13i ;8
CAddr.00': u59.13i ;8
CAddr.00': u55.13i ;8
CAddr.00': u51.13i ;8
CAddr.00': u47.13i ;8
CAddr.00': u48.13i ;8
CAddr.00': u52.13i ;8
CAddr.00': u56.13i ;8
CAddr.00': u60.13i ;8
CAddr.00': u64.13i ;8
CAddr.00': u68.13i ;8
CAddr.00': #R24.2i ;16
CAddr.00': #TP023.1i ;18

CAddr.00z': u70.7o ;5
CAddr.00z': #R24.1o ;16

CAddr.01': u49.10i ;8
CAddr.01': u53.10i ;8
CAddr.01': u57.10i ;8
CAddr.01': u61.10i ;8
CAddr.01': u65.10i ;8

```

CAddr.01': u66.10i ;8	CAddr.03': u54.12i ;8
CAddr.01': u62.10i ;8	CAddr.03': u50.12i ;8
CAddr.01': u58.10i ;8	CAddr.03': u47.12i ;8
CAddr.01': u54.10i ;8	CAddr.03': u51.12i ;8
CAddr.01': u50.10i ;8	CAddr.03': u55.12i ;8
CAddr.01': u47.10i ;8	CAddr.03': u59.12i ;8
CAddr.01': u51.10i ;8	CAddr.03': u63.12i ;8
CAddr.01': u55.10i ;8	CAddr.03': u67.12i ;8
CAddr.01': u59.10i ;8	CAddr.03': u68.12i ;8
CAddr.01': u63.10i ;8	CAddr.03': u64.12i ;8
CAddr.01': u67.10i ;8	CAddr.03': u60.12i ;8
CAddr.01': u68.10i ;8	CAddr.03': u56.12i ;8
CAddr.01': u64.10i ;8	CAddr.03': u52.12i ;8
CAddr.01': u60.10i ;8	CAddr.03': u48.12i ;8
CAddr.01': u56.10i ;8	CAddr.03': #R26.2i ;16
CAddr.01': u52.10i ;8	CAddr.03': #TP025.1i ;18
CAddr.01': u48.10i ;8	
CAddr.01': #R30.2i ;16	
CAddr.01': #TP029.1i ;18	
CAddr.01z': u94.16o ;5	CAddr.03z': u70.9o ;5
CAddr.01z': #R30.1o ;16	CAddr.03z': #R26.1o ;16
CAddr.02': u49.11i ;8	CAddr.04': u49.6i ;8
CAddr.02': u53.11i ;8	CAddr.04': u53.6i ;8
CAddr.02': u57.11i ;8	CAddr.04': u57.6i ;8
CAddr.02': u61.11i ;8	CAddr.04': u61.6i ;8
CAddr.02': u65.11i ;8	CAddr.04': u65.6i ;8
CAddr.02': u66.11i ;8	CAddr.04': u66.6i ;8
CAddr.02': u62.11i ;8	CAddr.04': u62.6i ;8
CAddr.02': u58.11i ;8	CAddr.04': u58.6i ;8
CAddr.02': u54.11i ;8	CAddr.04': u54.6i ;8
CAddr.02': u50.11i ;8	CAddr.04': u50.6i ;8
CAddr.02': u47.11i ;8	CAddr.04': u47.6i ;8
CAddr.02': u51.11i ;8	CAddr.04': u51.6i ;8
CAddr.02': u55.11i ;8	CAddr.04': u55.6i ;8
CAddr.02': u59.11i ;8	CAddr.04': u59.6i ;8
CAddr.02': u63.11i ;8	CAddr.04': u63.6i ;8
CAddr.02': u67.11i ;8	CAddr.04': u67.6i ;8
CAddr.02': u68.11i ;8	CAddr.04': u68.6i ;8
CAddr.02': u64.11i ;8	CAddr.04': u64.6i ;8
CAddr.02': u60.11i ;8	CAddr.04': u60.6i ;8
CAddr.02': u56.11i ;8	CAddr.04': u56.6i ;8
CAddr.02': u52.11i ;8	CAddr.04': u52.6i ;8
CAddr.02': u48.11i ;8	CAddr.04': u48.6i ;8
CAddr.02': #R28.2i ;16	CAddr.04': #R27.2i ;16
CAddr.02': #TP027.1i ;18	CAddr.04': #TP028.1i ;18
CAddr.02z': u94.18o ;5	CAddr.04z': u70.12o ;5
CAddr.02z': #R28.1o ;16	CAddr.04z': #R27.1o ;16
CAddr.03': u49.12i ;8	CAddr.05': u49.7i ;8
CAddr.03': u53.12i ;8	CAddr.05': u53.7i ;8
CAddr.03': u57.12i ;8	CAddr.05': u57.7i ;8
CAddr.03': u61.12i ;8	CAddr.05': u61.7i ;8
CAddr.03': u65.12i ;8	CAddr.05': u65.7i ;8
CAddr.03': u66.12i ;8	CAddr.05': u66.7i ;8
CAddr.03': u62.12i ;8	CAddr.05': u62.7i ;8
CAddr.03': u58.12i ;8	CAddr.05': u58.7i ;8
	CAddr.05': u54.7i ;8
	CAddr.05': u50.7i ;8
	CAddr.05': u47.7i ;8

CAddr.05': u51.7i ;8	CASA': u08.15i ;6
CAddr.05': u55.7i ;8	CASA': u07.15i ;6
CAddr.05': u59.7i ;8	CASA': u06.15i ;6
CAddr.05': u63.7i ;8	CASA': u05.15i ;6
CAddr.05': u67.7i ;8	CASA': u04.15i ;6
CAddr.05': u68.7i ;8	CASA': u03.15i ;6
CAddr.05': u64.7i ;8	CASA': u02.15i ;6
CAddr.05': u60.7i ;8	CASA': u01.15i ;6
CAddr.05': u56.7i ;8	CASA': #R1.2i ;16
CAddr.05': u52.7i ;8	CASA': #TP001.1i ;18
CAddr.05': u48.7i ;8	CASAz': u23.18o ;5
CAddr.05': #R29.2i ;16	CASAz': #R1.1o ;16
CAddr.05': #TP030.1i ;18	
CAddr.05z': u94.3o ;5	CASB': u44.15i ;7
CAddr.05z': #R29.1o ;16	CASB': u45.15i ;7
 	CASB': u43.15i ;7
CAddr.06': u49.5i ;8	CASB': u42.15i ;7
CAddr.06': u53.5i ;8	CASB': u38.15i ;7
CAddr.06': u57.5i ;8	CASB': u39.15i ;7
CAddr.06': u61.5i ;8	CASB': u41.15i ;7
CAddr.06': u65.5i ;8	CASB': u40.15i ;7
CAddr.06': u66.5i ;8	CASB': u36.15i ;7
CAddr.06': u62.5i ;8	CASB': u37.15i ;7
CAddr.06': u58.5i ;8	CASB': u35.15i ;7
CAddr.06': u54.5i ;8	CASB': u34.15i ;7
CAddr.06': u50.5i ;8	CASB': u30.15i ;7
CAddr.06': u47.5i ;8	CASB': u31.15i ;7
CAddr.06': u51.5i ;8	CASB': u33.15i ;7
CAddr.06': u55.5i ;8	CASB': u32.15i ;7
CAddr.06': u59.5i ;8	CASB': u28.15i ;7
CAddr.06': u63.5i ;8	CASB': u29.15i ;7
CAddr.06': u67.5i ;8	CASB': u27.15i ;7
CAddr.06': u68.5i ;8	CASB': u26.15i ;7
CAddr.06': u64.5i ;8	CASB': u25.15i ;7
CAddr.06': u60.5i ;8	CASB': u24.15i ;7
CAddr.06': u56.5i ;8	CASB': #R11.2i ;16
CAddr.06': u52.5i ;8	CASB': #TP011.1i ;18
CAddr.06': u48.5i ;8	
CAddr.06': #R25.2i ;16	CASBz': u46.3o ;5
CAddr.06': #TP026.1i ;18	CASBz': #R11.1o ;16
CAddr.06z': u70.14o ;5	CASC': u68.15i ;8
CAddr.06z': #R25.1o ;16	CASC': u64.15i ;8
 	CASC': u60.15i ;8
CASA': u22.15i ;6	CASC': u56.15i ;8
CASA': u21.15i ;6	CASC': u52.15i ;8
CASA': u20.15i ;6	CASC': u48.15i ;8
CASA': u19.15i ;6	CASC': u47.15i ;8
CASA': u18.15i ;6	CASC': u51.15i ;8
CASA': u17.15i ;6	CASC': u55.15i ;8
CASA': u16.15i ;6	CASC': u59.15i ;8
CASA': u15.15i ;6	CASC': u63.15i ;8
CASA': u14.15i ;6	CASC': u67.15i ;8
CASA': u13.15i ;6	CASC': u66.15i ;8
CASA': u12.15i ;6	CASC': u62.15i ;8
CASA': u11.15i ;6	CASC': u58.15i ;8
CASA': u10.15i ;6	CASC': u54.15i ;8
CASA': u09.15i ;6	CASC': u50.15i ;8

CASC': u49.15i ;8	Cycle2: v47.10o, v19.10i ;1
CASC': u53.15i ;8	Cycle3': E4, u94.6i ;1
CASC': u57.15i ;8	Cycle3: v07.4i, u94.14o ;1
CASC': u61.15i ;8	Cycle3: v19.4i ;1
CASC': u65.15i ;8	Cycle3: v23.10i ;1
CASC': #R21.2i ;16	
CASC': #TP021.1i ;18	
CASCz': u70.16o ;5	DAddr.00': u73.13i ;9
CASCz': #R21.1o ;16	DAddr.00': u77.13i ;9
 	DAddr.00': u81.13i ;9
CASD': u92.15i ;9	DAddr.00': u85.13i ;9
CASD': u91.15i ;9	DAddr.00': u89.13i ;9
CASD': u90.15i ;9	DAddr.00': u71.13i ;9
CASD': u89.15i ;9	DAddr.00': u72.13i ;9
CASD': u85.15i ;9	DAddr.00': u90.13i ;9
CASD': u86.15i ;9	DAddr.00': u86.13i ;9
CASD': u87.15i ;9	DAddr.00': u82.13i ;9
CASD': u88.15i ;9	DAddr.00': u78.13i ;9
CASD': u84.15i ;9	DAddr.00': u74.13i ;9
CASD': u83.15i ;9	DAddr.00': u75.13i ;9
CASD': u82.15i ;9	DAddr.00': u79.13i ;9
CASD': u81.15i ;9	DAddr.00': u83.13i ;9
CASD': u77.15i ;9	DAddr.00': u87.13i ;9
CASD': u78.15i ;9	DAddr.00': u91.13i ;9
CASD': u79.15i ;9	DAddr.00': u92.13i ;9
CASD': u80.15i ;9	DAddr.00': u88.13i ;9
CASD': u76.15i ;9	DAddr.00': u84.13i ;9
CASD': u75.15i ;9	DAddr.00': u80.13i ;9
CASD': u74.15i ;9	DAddr.00': u76.13i ;9
CASD': u73.15i ;9	DAddr.00': #R34.2i ;16
CASD': u71.15i ;9	DAddr.00': #TP033.1i ;18
CASD': u72.15i ;9	
CASD': #R31.2i ;16	
CASD': #TP031.1i ;18	
CASDz': u93.18o ;5	DAddr.00: E67, v21.13i ;4
CASDz': #R31.1o ;16	
CasLatch: v53.11i, v54.11i ;2	DAddr.00z': u93.16o ;5
CasLatch: v47.13o ;3	DAddr.00z': #R34.1o ;16
C1k: v01.3i ;1	DAddr.01': u73.10i ;9
C1k: v62.2o ;1	DAddr.01': u77.10i ;9
C1k: v22.4i ;15	DAddr.01': u81.10i ;9
 	DAddr.01': u85.10i ;9
CRefresh': v02.8o, E116 ;1	DAddr.01': u89.10i ;9
CRefresh': v61.8i ;2	DAddr.01': u71.10i ;9
CRefresh': v11.10i, v11.4i, v11.2i ;4	DAddr.01': u72.10i ;9
CRefresh': v10.2i	DAddr.01': u90.10i ;9
CRefresh': v07.13i ;5	DAddr.01': u86.10i ;9
 	DAddr.01': u82.10i ;9
CRefresh: v02.9o ;1	DAddr.01': u78.10i ;9
CRefresh: v47.2i, v47.5i ;3	DAddr.01': u74.10i ;9
 	DAddr.01': u75.10i ;9
Cycle1': E2, v13.9i ;1	DAddr.01': u79.10i ;9
 	DAddr.01': u83.10i ;9
Cycle2': E3, v47.8i ;1	DAddr.01': u87.10i ;9
Cycle2': v61.9i ;2	DAddr.01': u91.10i ;9
 	DAddr.01': u92.10i ;9
	DAddr.01': u88.10i ;9
	DAddr.01': u84.10i ;9

DAddr.01': u80.10i ;9
 DAddr.01': u76.10i ;9
 DAddr.01': #R40.2i ;16
 DAddr.01': #TP039.1i ;18

 DAddr.01: E167, v21.14i ;4

 DAddr.01z': u93.12o ;5
 DAddr.01z': #R40.1o ;16

 DAddr.02': u73.11i ;9
 DAddr.02': u77.11i ;9
 DAddr.02': u81.11i ;9
 DAddr.02': u85.11i ;9
 DAddr.02': u89.11i ;9
 DAddr.02': u71.11i ;9
 DAddr.02': u72.11i ;9
 DAddr.02': u90.11i ;9
 DAddr.02': u86.11i ;9
 DAddr.02': u82.11i ;9
 DAddr.02': u78.11i ;9
 DAddr.02': u74.11i ;9
 DAddr.02': u75.11i ;9
 DAddr.02': u79.11i ;9
 DAddr.02': u83.11i ;9
 DAddr.02': u87.11i ;9
 DAddr.02': u91.11i ;9
 DAddr.02': u92.11i ;9
 DAddr.02': u88.11i ;9
 DAddr.02': u84.11i ;9
 DAddr.02': u80.11i ;9
 DAddr.02': u76.11i ;9
 DAddr.02': #R38.2i ;16
 DAddr.02': #TP037.1i ;18

DAddr.02: E68, v49.3i ;3

DAddr.02z': u94.9o ;5
 DAddr.02z': #R38.1o ;16

DAddr.03': u73.12i ;9
 DAddr.03': u77.12i ;9
 DAddr.03': u81.12i ;9
 DAddr.03': u85.12i ;9
 DAddr.03': u89.12i ;9
 DAddr.03': u71.12i ;9
 DAddr.03': u72.12i ;9
 DAddr.03': u90.12i ;9
 DAddr.03': u86.12i ;9
 DAddr.03': u82.12i ;9
 DAddr.03': u78.12i ;9
 DAddr.03': u74.12i ;9
 DAddr.03': u75.12i ;9
 DAddr.03': u79.12i ;9
 DAddr.03': u83.12i ;9
 DAddr.03': u87.12i ;9
 DAddr.03': u91.12i ;9
 DAddr.03': u92.12i ;9
 DAddr.03': u88.12i ;9

DAddr.03': u84.12i ;9
 DAddr.03': u80.12i ;9
 DAddr.03': u76.12i ;9
 DAddr.03': #R36.2i ;16
 DAddr.03': #TP035.1i ;18

 DAddr.03: E168, v49.13i ;3

 DAddr.03z': u93.14o ;5
 DAddr.03z': #R36.1o ;16

 DAddr.04': u73.6i ;9
 DAddr.04': u77.6i ;9
 DAddr.04': u81.6i ;9
 DAddr.04': u85.6i ;9
 DAddr.04': u89.6i ;9
 DAddr.04': u71.6i ;9
 DAddr.04': u72.6i ;9
 DAddr.04': u90.6i ;9
 DAddr.04': u86.6i ;9
 DAddr.04': u82.6i ;9
 DAddr.04': u78.6i ;9
 DAddr.04': u74.6i ;9
 DAddr.04': u75.6i ;9
 DAddr.04': u79.6i ;9
 DAddr.04': u83.6i ;9
 DAddr.04': u87.6i ;9
 DAddr.04': u91.6i ;9
 DAddr.04': u92.6i ;9
 DAddr.04': u88.6i ;9
 DAddr.04': u84.6i ;9
 DAddr.04': u80.6i ;9
 DAddr.04': u76.6i ;9
 DAddr.04': #R37.2i ;16
 DAddr.04': #TP038.1i ;18

DAddr.04: E69, v50.3i ;3

DAddr.04z': u93.7o ;5
 DAddr.04z': #R37.1o ;16

DAddr.05': u73.7i ;9
 DAddr.05': u77.7i ;9
 DAddr.05': u81.7i ;9
 DAddr.05': u85.7i ;9
 DAddr.05': u89.7i ;9
 DAddr.05': u71.7i ;9
 DAddr.05': u72.7i ;9
 DAddr.05': u90.7i ;9
 DAddr.05': u86.7i ;9
 DAddr.05': u82.7i ;9
 DAddr.05': u78.7i ;9
 DAddr.05': u74.7i ;9
 DAddr.05': u75.7i ;9
 DAddr.05': u79.7i ;9
 DAddr.05': u83.7i ;9
 DAddr.05': u87.7i ;9
 DAddr.05': u91.7i ;9
 DAddr.05': u92.7i ;9

DAddr.05': u88.7i ;9	DData.00: u95.18o, E76 ;12
DAddr.05': u84.7i ;9	DData.01: u95.16o, E176 ;12
DAddr.05': u80.7i ;9	DData.02: u95.14o, E77 ;12
DAddr.05': u76.7i ;9	DData.03: u95.12o, E177 ;12
DAddr.05': #R39.2i ;16	DData.04: u95.3o, E78 ;12
DAddr.05': #TP040.1i ;18	DData.05: u95.5o, E178 ;12
 DAddr.05: E169, v50.13i ;3	 DData.06: u95.7o, E79 ;12
DAddr.05z': u93.9o ;5	DData.07: u95.9o, E179 ;12
DAddr.05z': #R39.1o ;16	DData.08: u96.18o, E81 ;12
 DAddr.06': u73.5i ;9	DData.09: u96.16o, E181 ;12
DAddr.06': u77.5i ;9	DData.10: u96.14o, E82 ;12
DAddr.06': u81.5i ;9	DData.11: u96.12o, E182 ;12
DAddr.06': u85.5i ;9	DData.12: u96.3o, E83 ;12
DAddr.06': u89.5i ;9	DData.13: u96.5o, E183 ;12
DAddr.06': u71.5i ;9	DData.14: u96.7o, E84 ;12
DAddr.06': u72.5i ;9	DData.15: u96.9o, E184 ;12
DAddr.06': u90.5i ;9	 Disp/Proc.'': v19.13i ;1
DAddr.06': u86.5i ;9	Disp/Proc.'': v30.9i, v13.13o ;4
DAddr.06': u82.5i ;9	Disp/Proc.'': v21.15i
DAddr.06': u78.5i ;9	 Disp/Proc.'': v51.2i, v50.2i ;3
DAddr.06': u74.5i ;9	Disp/Proc.'': v49.2i, v52.2i ;4
DAddr.06': u75.5i ;9	Disp/Proc.'': E66, v13.11i ;4
DAddr.06': u79.5i ;9	 DLY5: v47.11i, v48.12o ;3
DAddr.06': u83.5i ;9	 GND: v02.2i ;1
DAddr.06': u87.5i ;9	GND: v02.12i ;1
DAddr.06': u91.5i ;9	GND: v47.9i ;1
DAddr.06': u92.5i ;9	GND: v13.6i ;1
DAddr.06': u88.5i ;9	GND: v01.12i ;1
DAddr.06': u84.5i ;9	GND: v54.1i ;2
DAddr.06': u80.5i ;9	GND: v43.1i, v57.15i, v57.1i ;3
DAddr.06': u76.5i ;9	GND: v58.15i, v58.1i, v44.15i
DAddr.06': #R35.2i ;16	GND: v44.1i, v52.15i, v52.1i
DAddr.06': #TP036.1i ;18	GND: v51.15i, v51.1i, v50.15i
 DAddr.06: E71, v51.3i ;3	GND: v50.1i, v49.15i, v49.1i
DAddr.06z': u93.5o ;5	GND: v43.15i
DAddr.06z': #R35.1o ;16	GND: v47.12i ;3
 DAddr.07: E171, v51.13i ;3	GND: v13.12i ;4
DAddr.08: E72, v49.4i ;3	GND: u94.1i ;5
DAddr.09: E172, v49.12i ;3	GND: u94.19i ;5
DAddr.10: E73, v50.4i ;3	
DAddr.11: E173, v50.12i ;3	
DAddr.12: E74, v52.3i ;3	
DAddr.13: E174, v51.4i ;3	
DAddr.14: E75, v51.12i ;3	
DAddr.15: E175, v52.4i ;3	

GND:	u23.1i ;5		GND: #C78.2o, #C63.2o, #C47.2o
GND:	u23.19i ;5		GND: #C29.2o, #C24.2o, #C23.2o
GND:	u46.19i ;5		GND: #C16.2o
GND:	u46.1i ;5		InhibitCorrect: v38.19o ;10
GND:	u93.1i ;5		InhibitCorrect: v15.4i, v27.4i ;14
GND:	u93.19i ;5		InhibitCorrect: v14.4i, v16.4i
GND:	u70.19i ;5		
GND:	u70.1i ;5		LatchY.00: v54.6o, E136 ;2
GND:	v38.1i ;10		LatchY.00: v44.4i ;3
GND:	v39.1i ;10		LatchY.00: v21.3i ;4
GND:	v40.1i ;10		
GND:	u95.1i, u96.1i ;12		LatchY.01: v54.9o, E36 ;2
GND:	v28.13i ;13		LatchY.01: v58.4i ;3
GND:	v28.12i ;13		LatchY.01: v21.2i ;4
GND:	v28.11i ;13		
GND:	u97.16i ;16		LatchY.02: v54.12o ;2
GND:	v03.16i ;16		LatchY.02: v58.12i ;3
GND:	#C46.2o, #C42.2o, #C40.2o ;19		LatchY.02: #TP086.1i ;18
GND:	#C38.2o, #C36.2o, #C34.2o		
GND:	#C32.2o, #C30.2o, #C28.2o		LatchY.03: v54.15o ;2
GND:	#C26.2o, #C21.2o, #C19.2o		LatchY.03: v57.4i ;3
GND:	#C17.2o, #C15.2o, #C13.2o		LatchY.03: #TP087.1i ;18
GND:	#C11.2o, #C9.2o, #C7.2o		
GND:	#C5.2o, #C3.2o, #C1.2o		LatchY.05: v54.16o ;2
GND:	#C44.2o		LatchY.05: v57.12i ;3
GND:	#C92.2o, #C90.2o, #C87.2o ;19		LatchY.05: #TP088.1i ;18
GND:	#C85.2o, #C83.2o, #C81.2o		
GND:	#C79.2o, #C77.2o, #C75.2o		LatchY.06: v54.19o ;2
GND:	#C73.2o, #C71.2o, #C68.2o		LatchY.06: v43.4i ;3
GND:	#C66.2o, #C64.2o, #C62.2o		LatchY.06: #TP089.1i ;18
GND:	#C60.2o, #C58.2o, #C56.2o		
GND:	#C54.2o, #C52.2o, #C50.2o		LatchY.07: v53.2o ;2
GND:	#C48.2o		LatchY.07: v43.12i ;3
GND:	#C95.2o, #C94.2o, #C91.2o ;19		LatchY.07: #TP090.1i ;18
GND:	#C89.2o, #C86.2o, #C84.2o		
GND:	#C82.2o, #C80.2o, #C76.2o		LatchY.08: v09.18o, v53.5o ;2
GND:	#C74.2o, #C72.2o, #C70.2o		LatchY.08: v49.6i ;3
GND:	#C69.2o, #C67.2o, #C65.2o		LatchY.08: v44.6i ;3
GND:	#C61.2o, #C59.2o, #C57.2o		LatchY.08: #TP091.1i ;18
GND:	#C55.2o, #C53.2o, #C51.2o		
GND:	#C45.2o, #C43.2o, #C41.2o		LatchY.09: v09.16o, v53.6o ;2
GND:	#C39.2o, #C37.2o, #C35.2o		LatchY.09: v49.10i ;3
GND:	#C33.2o, #C31.2o, #C27.2o		LatchY.09: v58.6i ;3
GND:	#C25.2o, #C22.2o, #C20.2o		LatchY.09: #TP092.1i ;18
GND:	#C18.2o, #C14.2o, #C12.2o		
GND:	#C10.2o, #C8.2o, #C6.2o		LatchY.10: v09.14o, v53.9o ;2
GND:	#C4.2o, #C2.2o, #C49.2o		LatchY.10: v50.6i ;3
GND:	#C129.2o, #C128.2o, #C127.2o ;20		LatchY.10: v58.10i ;3
GND:	#C126.2o, #C125.2o, #C124.2o		LatchY.10: #TP093.1i ;18
GND:	#C123.2o, #C122.2o, #C121.2o		
GND:	#C120.2o, #C119.2o, #C118.2o		LatchY.11: v09.12o, v53.12o ;2
GND:	#C117.2o, #C116.2o, #C115.2o		LatchY.11: v50.10i ;3
GND:	#C114.2o, #C113.2o, #C112.2o		LatchY.11: v57.6i ;3
GND:	#C111.2o, #C110.2o, #C109.2o		LatchY.11: #TP094.1i ;18
GND:	#C108.2o, #C107.2o, #C106.2o		
GND:	#C105.2o, #C104.2o, #C103.2o		LatchY.13: v09.3o, v53.15o ;2
GND:	#C102.2o, #C101.2o, #C100.2o		LatchY.13: v51.6i ;3
GND:	#C99.2o, #C98.2o, #C97.2o		LatchY.13: v57.10i ;3
GND:	#C96.2o, #C93.2o, #C72.2o		

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS TITLE SCHEMATIC, MCC	DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
			SHEET	OF	

LatchY.13: #TP095.1i ;18
 LatchY.14: v09.5o, v53.16o ;2
 LatchY.14: v51.10i ;3
 LatchY.14: v43.6i ;3
 LatchY.14: #TP096.1i ;18
 LatchY.15: v09.7o, v53.19o ;2
 LatchY.15: v52.6i ;3
 LatchY.15: v43.10i ;3
 LatchY.15: #TP097.1i ;18
 LatchYH.6: v54.5o ;2
 LatchYH.6: v62.11i, v10.4i ;4
 LatchYH.7: v54.2o ;2
 LatchYH.7: v62.13i, v10.9i ;4
 LCAS: E106, v07.12i ;5
 LdMDR: v61.4o ;1
 LdMDR: v40.11i, v39.11i ;10
 LowAddr.00: v49.7o ;3
 LowAddr.00: u46.15i, u23.15i ;5
 LowAddr.00: u93.4i, u70.13i ;5
 LowAddr.01: v49.9o ;3
 LowAddr.01: u70.17i, u46.2i ;5
 LowAddr.01: u93.8i, u94.4i ;5
 LowAddr.02: v50.7o ;3
 LowAddr.02: u94.11i, u94.2i ;5
 LowAddr.02: u46.11i, u23.11i ;5
 LowAddr.03: v50.9o ;3
 LowAddr.03: u46.13i, u23.13i ;5
 LowAddr.03: u93.6i, u70.11i ;5
 LowAddr.04: v51.7o ;3
 LowAddr.04: u93.13i, u70.8i ;5
 LowAddr.04: u46.8i, u23.6i ;5
 LowAddr.05: v51.9o ;3
 LowAddr.05: u70.2i, u23.8i ;5
 LowAddr.05: u93.11i, u94.17i ;5
 LowAddr.06: v52.7o ;3
 LowAddr.06: u93.15i, u70.6i ;5
 LowAddr.06: u46.6i, u23.4i ;5
 LowWrite: v61.1o ;1
 LowWrite: u46.4i ;5
 LowWrite: u23.17i ;5
 LowWrite: u70.15i ;5
 LowWrite: u93.17i ;5
 LRAS': E105, v62.9i ;3
 LRAS: v62.8o, v31.1i ;3
 LRAS: u69.9i, u69.1i, u69.12i ;4
 LRAS: u69.4i
 M5V: E100, E200, #F1.2i ;17
 MapRef: E15, v07.2i ;1
 MCtl': E115, u94.13i ;10
 MCtl': v22.5i ;15
 MCycle: v13.1o ;1
 MCycle: v10.5i, v10.11i, v30.13i ;4
 MCycle: #TP085.1i ;18
 MDClk: v19.6o ;1
 MDClk: v26.11i ;13
 MDR': v61.5i, v19.8o, v01.2i ;1
 mem: E113, v19.11i ;1
 mem: v19.3i ;1
 mem: v23.9i ;1
 mem: v07.10i ;1
 MemCycle': v01.8o, v13.3i ;1
 MemCycle': v20.5i ;13
 MemData.00: u45.14o ;11
 MemData.00: u22.14o ;11
 MemData.00: u68.14o ;11
 MemData.00: u92.14o ;11
 MemData.00: v05.2i ;12
 MemData.00: u95.2i ;12
 MemData.00: u97.1i ;16
 MemData.00: #TP063.1i ;18
 MemData.01: u21.14o ;11
 MemData.01: u67.14o ;11
 MemData.01: u91.14o ;11
 MemData.01: u44.14o ;11
 MemData.01: v05.4i ;12
 MemData.01: u95.4i ;12
 MemData.01: u97.15o ;16
 MemData.01: #TP064.1i ;18
 MemData.02: u43.14o ;11
 MemData.02: u20.14o ;11
 MemData.02: u66.14o ;11
 MemData.02: u90.14o ;11
 MemData.02: v05.6i ;12
 MemData.02: u95.6i ;12
 MemData.02: u97.2i ;16
 MemData.02: #TP065.1i ;18
 MemData.03: u42.14o ;11
 MemData.03: u19.14o ;11
 MemData.03: u65.14o ;11
 MemData.03: u89.14o ;11

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	35	

MemData.03:	v05.8i	;12	MemData.10:	u35.14o	;11
MemData.03:	u95.8i	;12	MemData.10:	u12.14o	;11
MemData.03:	u97.14o	;16	MemData.10:	u58.14o	;11
MemData.03:	#TP066.1i	;18	MemData.10:	u82.14o	;11
MemData.04:	u41.14o	;11	MemData.10:	v04.6i	;12
MemData.04:	u18.14o	;11	MemData.10:	u96.6i	;12
MemData.04:	u64.14o	;11	MemData.10:	u97.6i	;16
MemData.04:	u88.14o	;11	MemData.10:	#TP073.1i	;18
MemData.04:	v05.17i	;12	MemData.11:	u34.14o	;11
MemData.04:	u95.17i	;12	MemData.11:	u11.14o	;11
MemData.04:	u97.3i	;16	MemData.11:	u57.14o	;11
MemData.04:	#TP067.1i	;18	MemData.11:	u81.14o	;11
MemData.05:	u40.14o	;11	MemData.11:	v04.8i	;12
MemData.05:	u17.14o	;11	MemData.11:	u96.8i	;12
MemData.05:	u63.14o	;11	MemData.11:	u97.10o	;16
MemData.05:	u87.14o	;11	MemData.11:	#TP074.1i	;18
MemData.05:	v05.15i	;12	MemData.12:	u33.14o	;11
MemData.05:	u95.15i	;12	MemData.12:	u10.14o	;11
MemData.05:	u97.13o	;16	MemData.12:	u56.14o	;11
MemData.05:	#TP068.1i	;18	MemData.12:	u80.14o	;11
MemData.06:	u39.14o	;11	MemData.12:	v04.17i	;12
MemData.06:	u16.14o	;11	MemData.12:	u96.17i	;12
MemData.06:	u62.14o	;11	MemData.12:	u97.7i	;16
MemData.06:	u86.14o	;11	MemData.12:	#TP075.1i	;18
MemData.06:	v05.13i	;12	MemData.13:	u32.14o	;11
MemData.06:	u95.13i	;12	MemData.13:	u09.14o	;11
MemData.06:	u97.4i	;16	MemData.13:	u55.14o	;11
MemData.06:	#TP069.1i	;18	MemData.13:	u79.14o	;11
MemData.07:	u38.14o	;11	MemData.13:	v04.15i	;12
MemData.07:	u15.14o	;11	MemData.13:	u96.15i	;12
MemData.07:	u61.14o	;11	MemData.13:	u97.9o	;16
MemData.07:	u85.14o	;11	MemData.13:	#TP076.1i	;18
MemData.07:	v05.11i	;12	MemData.14:	u31.14o	;11
MemData.07:	u95.11i	;12	MemData.14:	u08.14o	;11
MemData.07:	u97.12o	;16	MemData.14:	u54.14o	;11
MemData.07:	#TP070.1i	;18	MemData.14:	u78.14o	;11
MemData.08:	u37.14o	;11	MemData.14:	v04.13i	;12
MemData.08:	u14.14o	;11	MemData.14:	u96.13i	;12
MemData.08:	u60.14o	;11	MemData.14:	u97.8i	;16
MemData.08:	u84.14o	;11	MemData.14:	#TP077.1i	;18
MemData.08:	v04.2i	;12	MemData.15:	u30.14o	;11
MemData.08:	u96.2i	;12	MemData.15:	u07.14o	;11
MemData.08:	u97.5i	;16	MemData.15:	u53.14o	;11
MemData.08:	#TP071.1i	;18	MemData.15:	u77.14o	;11
MemData.09:	u36.14o	;11	MemData.15:	v04.11i	;12
MemData.09:	u13.14o	;11	MemData.15:	u96.11i	;12
MemData.09:	u59.14o	;11	MemData.15:	v03.15o	;16
MemData.09:	u83.14o	;11	MemData.15:	#TP078.1i	;18
MemData.09:	v04.4i	;12	MemData.16:	u29.14o	;11
MemData.09:	u96.4i	;12	MemData.16:	u06.14o	;11
MemData.09:	u97.11o	;16	MemData.16:	u52.14o	;11
MemData.09:	#TP072.1i	;18	MemData.16:	u76.14o	;11
			MemData.16:	v06.2i	;12

MemData.16:	v03.1i ;16	ppClk:	v61.6i, E9, v61.11i ;1
MemData.16:	#TP079.1i ;18	preClk:	v07.5i ;1
MemData.17:	u28.14o ;11	preClk:	v62.1i, v61.13o ;1
MemData.17:	u05.14o ;11	preClk:	v19.5i ;1
MemData.17:	u51.14o ;11	preClk:	v23.2i ;10
MemData.17:	u75.14o ;11	preClk:	v12.6i ;15
MemData.17:	v06.4i ;12	Pt.0:	E64, v12.3i ;15
MemData.17:	v03.14o ;16	Pt.1:	E164, v12.2i ;15
MemData.17:	#TP080.1i ;18	Pt.2:	E65, v12.1i ;15
MemData.18:	u27.14o ;11	PullupA:	v02.1i ;1
MemData.18:	u04.14o ;11	PullupA:	v01.1i ;1
MemData.18:	u50.14o ;11	PullupA:	v02.13i ;1
MemData.18:	u74.14o ;11	PullupA:	v01.13i ;1
MemData.18:	v06.6i ;12	PullupA:	u95.19i, u96.19i ;12
MemData.18:	v03.2i ;16	PullupA:	#R64.2i ;16
MemData.18:	#TP081.1i ;18	PullupB:	v01.4i ;1
MemData.19:	u26.14o ;11	PullupB:	#R63.2i ;16
MemData.19:	u03.14o ;11	PullupB:	#TP099.1i ;18
MemData.19:	u49.14o ;11	RAS':	E5, v62.5i ;3
MemData.19:	u73.14o ;11	RASA':	u22.4i ;6
MemData.19:	v06.8i ;12	RASA':	u21.4i ;6
MemData.19:	v03.13o ;16	RASA':	u20.4i ;6
MemData.19:	#TP082.1i ;18	RASA':	u19.4i ;6
MemData.20:	u25.14o ;11	RASA':	u18.4i ;6
MemData.20:	u02.14o ;11	RASA':	u17.4i ;6
MemData.20:	u48.14o ;11	RASA':	u16.4i ;6
MemData.20:	u72.14o ;11	RASA':	u15.4i ;6
MemData.20:	v06.17i ;12	RASA':	u14.4i ;6
MemData.20:	v03.3i ;16	RASA':	u13.4i ;6
MemData.20:	#TP083.1i ;18	RASA':	u12.4i ;6
MemData.21:	u24.14o ;11	RASA':	u11.4i ;6
MemData.21:	u01.14o ;11	RASA':	u10.4i ;6
MemData.21:	u47.14o ;11	RASA':	u09.4i ;6
MemData.21:	u71.14o ;11	RASA':	u08.4i ;6
MemData.21:	v06.11i ;12	RASA':	u07.4i ;6
MemData.21:	v03.12o ;16	RASA':	u06.4i ;6
MemData.21:	#TP084.1i ;18	RASA':	u05.4i ;6
MemErr':	v23.12i, v23.13i, v30.6o ;13	RASA':	u04.4i ;6
MemErr':	v12.4i, v12.5i ;15	RASA':	u03.4i ;6
MemErr:	v26.18i, v23.11o, E166 ;13	RASA':	u02.4i ;6
MRef':	v02.6o, E38 ;1	RASA':	u01.4i ;6
MRef':	v20.4i ;13	RASA':	#R3.2i ;16
MRef:	v13.2i, v02.5o ;1	RASA':	#TP004.1i ;18
MRef:	v57.2i, v58.2i, v44.2i ;3	RASAz':	u69.6o ;4
MRef:	v43.2i	RASAz':	#R3.1o ;16
P12V:	E1, E101, #F3.2i ;17	RASB':	u44.4i ;7
P5V:	E50, E51, E150, E151, #F2.2i ;17	RASB':	u45.4i ;7
		RASB':	u43.4i ;7
		RASB':	u42.4i ;7

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	37	

RASB': u38.4i ;7
 RASB': u39.4i ;7
 RASB': u41.4i ;7
 RASB': u40.4i ;7
 RASB': u36.4i ;7
 RASB': u37.4i ;7
 RASB': u35.4i ;7
 RASB': u34.4i ;7
 RASB': u30.4i ;7
 RASB': u31.4i ;7
 RASB': u33.4i ;7
 RASB': u32.4i ;7
 RASB': u28.4i ;7
 RASB': u29.4i ;7
 RASB': u27.4i ;7
 RASB': u26.4i ;7
 RASB': u25.4i ;7
 RASB': u24.4i ;7
 RASB': #R13.2i ;16
 RASB': #TP014.1i ;18
 RASBz': u69.11o ;4
 RASBz': #R13.1o ;16
 RASC': u68.4i ;8
 RASC': u64.4i ;8
 RASC': u60.4i ;8
 RASC': u56.4i ;8
 RASC': u52.4i ;8
 RASC': u48.4i ;8
 RASC': u47.4i ;8
 RASC': u51.4i ;8
 RASC': u55.4i ;8
 RASC': u59.4i ;8
 RASC': u63.4i ;8
 RASC': u67.4i ;8
 RASC': u66.4i ;8
 RASC': u62.4i ;8
 RASC': u58.4i ;8
 RASC': u54.4i ;8
 RASC': u50.4i ;8
 RASC': u49.4i ;8
 RASC': u53.4i ;8
 RASC': u57.4i ;8
 RASC': u61.4i ;8
 RASC': u65.4i ;8
 RASC': #R23.2i ;16
 RASC': #TP024.1i ;18
 RASCz': u69.3o ;4
 RASCz': #R23.1o ;16
 RASD': u92.4i ;9
 RASD': u91.4i ;9
 RASD': u90.4i ;9
 RASD': u89.4i ;9
 RASD': u85.4i ;9
 RASD': u86.4i ;9
 RASD': u87.4i ;9
 RASD': u88.4i ;9
 RASD': u84.4i ;9
 RASD': u83.4i ;9
 RASD': u82.4i ;9
 RASD': u81.4i ;9
 RASD': u77.4i ;9
 RASD': u78.4i ;9
 RASD': u79.4i ;9
 RASD': u80.4i ;9
 RASD': u76.4i ;9
 RASD': u75.4i ;9
 RASD': u74.4i ;9
 RASD': u73.4i ;9
 RASD': u71.4i ;9
 RASD': u72.4i ;9
 RASD': #R33.2i ;16
 RASD': #TP034.1i ;18
 RASDz': u69.8o ;4
 RASDz': #R33.1o ;16
 Refresh': v09.1i, u94.15i, E16 ;2
 Refresh': v09.19i
 Refresh: v19.2i ;1
 Refresh: u94.5o, v53.1i ;2
 RFCL: v20.9i, v20.10i ;2
 RFCL: #R65.2i ;16
 RFCL: #TP098.1i ;18
 SAddr.00: v44.7o, E32 ;3
 SAddr.01: v58.7o, E132 ;3
 SAddr.02: v58.9o, E33 ;3
 SAddr.03: v57.7o, E133 ;3
 SAddr.04: v57.9o, E34 ;3
 SAddr.05: v43.7o, E134 ;3
 SAddr.06: v43.9o, E35 ;3
 SDI.00: v40.2o, E96 ;10
 SDI.00: v37.1i ;10
 SDI.00: v36.1i ;10
 SDI.00: v32.1i ;10
 SDI.00: #R62.2i ;16
 SDI.00z: u22.2i, u68.2i, u92.2i ;11
 SDI.00z: u45.2i
 SDI.00z: #R62.1o ;16
 SDI.00z: #TP041.1i ;18
 SDI.01: v40.5o, E196 ;10
 SDI.01: v37.2i ;10
 SDI.01: v35.1i ;10

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217	SHEET REV. B
	TITLE	SCHEMATIC, MCC			

SDI.01: v32.2i ;10
 SDI.01: #R60.2i ;16

 SDI.01z: u21.2i, u67.2i, u91.2i ;11
 SDI.01z: u44.2i
 SDI.01z: #R60.1o ;16
 SDI.01z: #TP042.1i ;18

 SDI.02: v40.6o, E95 ;10
 SDI.02: v37.4i ;10
 SDI.02: v34.1i ;10
 SDI.02: v32.4i ;10
 SDI.02: #R58.2i ;16

 SDI.02z: u20.2i, u66.2i, u90.2i ;11
 SDI.02z: u43.2i
 SDI.02z: #R58.1o ;16
 SDI.02z: #TP043.1i ;18

 SDI.03: v40.9o, E195 ;10
 SDI.03: v37.8i ;10
 SDI.03: v33.1i ;10
 SDI.03: v32.8i ;10
 SDI.03: #R56.2i ;16

 SDI.03z: u19.2i, u65.2i, u89.2i ;11
 SDI.03z: u42.2i
 SDI.03z: #R56.1o ;16
 SDI.03z: #TP044.1i ;18

 SDI.04: v40.12o, E94 ;10
 SDI.04: v36.2i ;10
 SDI.04: v35.2i ;10
 SDI.04: v32.9i ;10
 SDI.04: #R54.2i ;16

 SDI.04z: u18.2i, u64.2i, u88.2i ;11
 SDI.04z: u41.2i
 SDI.04z: #R54.1o ;16
 SDI.04z: #TP045.1i ;18

 SDI.05: v40.15o, E194 ;10
 SDI.05: v36.4i ;10
 SDI.05: v34.2i ;10
 SDI.05: v32.10i ;10
 SDI.05: #R52.2i ;16

 SDI.05z: u17.2i, u63.2i, u87.2i ;11
 SDI.05z: u40.2i
 SDI.05z: #R52.1o ;16
 SDI.05z: #TP046.1i ;18

 SDI.06: v40.16o, E93 ;10
 SDI.06: v35.4i ;10
 SDI.06: v34.4i ;10
 SDI.06: v33.2i ;10
 SDI.06: #R50.2i ;16

 SDI.06z: u16.2i, u62.2i, u86.2i ;11

SDI.06z: u39.2i
 SDI.06z: #R50.1o ;16
 SDI.06z: #TP047.1i ;18

 SDI.07: v40.19o, E193 ;10
 SDI.07: v36.8i ;10
 SDI.07: v34.8i ;10
 SDI.07: v33.4i ;10
 SDI.07: #R48.2i ;16

 SDI.07z: u15.2i, u61.2i, u85.2i ;11
 SDI.07z: u38.2i
 SDI.07z: #R48.1o ;16
 SDI.07z: #TP048.1i ;18

 SDI.08: v39.2o, E92 ;10
 SDI.08: v36.9i ;10
 SDI.08: v35.8i ;10
 SDI.08: v33.8i ;10
 SDI.08: #R42.2i ;16

 SDI.08z: u14.2i, u60.2i, u84.2i ;11
 SDI.08z: u37.2i
 SDI.08z: #R42.1o ;16
 SDI.08z: #TP049.1i ;18

 SDI.09: v39.5o, E192 ;10
 SDI.09: v36.10i ;10
 SDI.09: v35.9i ;10
 SDI.09: v34.9i ;10
 SDI.09: #R44.2i ;16

 SDI.09z: u13.2i, u59.2i, u83.2i ;11
 SDI.09z: u36.2i
 SDI.09z: #R44.1o ;16
 SDI.09z: #TP050.1i ;18

 SDI.10: v39.6o, E91 ;10
 SDI.10: v37.9i ;10
 SDI.10: v34.10i ;10
 SDI.10: v33.9i ;10
 SDI.10: #R46.2i ;16

 SDI.10z: u12.2i, u58.2i, u82.2i ;11
 SDI.10z: u35.2i
 SDI.10z: #R46.1o ;16
 SDI.10z: #TP051.1i ;18

 SDI.11: v39.9o, E191 ;10
 SDI.11: v37.10i ;10
 SDI.11: v35.10i ;10
 SDI.11: v33.10i ;10
 SDI.11: #R41.2i ;16

 SDI.11z: u11.2i, u57.2i, u81.2i ;11
 SDI.11z: u34.2i
 SDI.11z: #R41.1o ;16
 SDI.11z: #TP052.1i ;18

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		
	TITLE	DWG NO. 156P11217	SHEET REV. B
	SCHEMATIC, MCC	DWG SIZE A4	SHEET 39 OF

SDI.12: v39.12o, E89 ;10
 SDI.12: v37.11i ;10
 SDI.12: v35.11i ;10
 SDI.12: v34.11i ;10
 SDI.12: #R43.2i ;16

 SDI.12z: u10.2i, u56.2i, u80.2i ;11
 SDI.12z: u33.2i
 SDI.12z: #R43.1o ;16
 SDI.12z: #TP053.1i ;18

 SDI.13: v39.15o, E189 ;10
 SDI.13: v37.12i ;10
 SDI.13: v36.11i ;10
 SDI.13: v33.11i ;10
 SDI.13: #R45.2i ;16

 SDI.13z: u09.2i, u55.2i, u79.2i ;11
 SDI.13z: u32.2i
 SDI.13z: #R45.1o ;16
 SDI.13z: #TP054.1i ;18

 SDI.14: v39.16o, E88 ;10
 SDI.14: v35.12i ;10
 SDI.14: v34.12i ;10
 SDI.14: v32.11i ;10
 SDI.14: #R47.2i ;16

 SDI.14z: u08.2i, u54.2i, u78.2i ;11
 SDI.14z: u31.2i
 SDI.14z: #R47.1o ;16
 SDI.14z: #TP055.1i ;18

 SDI.15: v39.19o, E188 ;10
 SDI.15: v36.12i ;10
 SDI.15: v33.12i ;10
 SDI.15: v32.12i ;10
 SDI.15: #R49.2i ;16

 SDI.15z: u07.2i, u53.2i, u77.2i ;11
 SDI.15z: u30.2i
 SDI.15z: #R49.1o ;16
 SDI.15z: #TP056.1i ;18

 SDI.16: v37.5o, E87 ;10
 SDI.16: #R51.2i ;16

 SDI.16z: u06.2i, u52.2i, u76.2i ;11
 SDI.16z: u29.2i
 SDI.16z: #R51.1o ;16
 SDI.16z: #TP057.1i ;18

 SDI.17: v36.5o, E187 ;10
 SDI.17: #R53.2i ;16

 SDI.17z: u05.2i, u51.2i, u75.2i ;11
 SDI.17z: u28.2i
 SDI.17z: #R53.1o ;16
 SDI.17z: #TP058.1i ;18

SDI.18: v35.5o, E86 ;10
 SDI.18: #R55.2i ;16

 SDI.18z: u04.2i, u50.2i, u74.2i ;11
 SDI.18z: u27.2i
 SDI.18z: #R55.1o ;16
 SDI.18z: #TP059.1i ;18

 SDI.19: v34.5o, E186 ;10
 SDI.19: #R57.2i ;16

 SDI.19z: u03.2i, u49.2i, u73.2i ;11
 SDI.19z: u26.2i
 SDI.19z: #R57.1o ;16
 SDI.19z: #TP060.1i ;18

 SDI.20: v33.6o, E85 ;10
 SDI.20: #R59.2i ;16

 SDI.20z: u02.2i, u48.2i, u72.2i ;11
 SDI.20z: u25.2i
 SDI.20z: #R59.1o ;16
 SDI.20z: #TP061.1i ;18

 SDI.21: v32.6o, E185 ;10
 SDI.21: #R61.2i ;16

 SDI.21z: u01.2i, u47.2i, u71.2i ;11
 SDI.21z: u24.2i
 SDI.21z: #R61.1o ;16
 SDI.21z: #TP062.1i ;18

SDO.00: v05.18o, E18 ;12
 SDO.00: v60.1i ;13
 SDO.00: v59.1i ;13
 SDO.00: v17.2i ;13
 SDO.00: v24.2i ;14

SDO.01: v05.16o, E118 ;12
 SDO.01: v60.2i ;13
 SDO.01: v46.1i ;13
 SDO.01: v17.4i ;13
 SDO.01: v24.5i ;14

SDO.02: v05.14o, E19 ;12
 SDO.02: v60.4i ;13
 SDO.02: v45.1i ;13
 SDO.02: v17.8i ;13
 SDO.02: v24.10i ;14

SDO.03: v05.12o, E119 ;12
 SDO.03: v60.8i ;13
 SDO.03: v29.1i ;13
 SDO.03: v24.13i ;14

SDO.04: v05.3o, E21 ;12
 SDO.04: v59.2i ;13
 SDO.04: v46.2i ;13

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	40	

SDO.04: v17.9i ;13	SDO.14: v04.7o, E26 ;12
SDO.04: v25.2i ;14	SDO.14: v46.12i ;13
SDO.05: v05.5o, E121 ;12	SDO.14: v45.12i ;13
SDO.05: v59.4i ;13	SDO.14: v17.11i ;13
SDO.05: v45.2i ;13	SDO.14: v42.10i ;14
SDO.05: v17.10i ;13	SDO.15: v04.9o, E126 ;12
SDO.05: v25.5i ;14	SDO.15: v59.12i ;13
SDO.06: v05.7o, E22 ;12	SDO.15: v29.12i ;13
SDO.06: v46.4i ;13	SDO.15: v42.13i ;14
SDO.06: v45.4i ;13	SDO.16: v06.18o, E27 ;12
SDO.06: v29.2i ;13	SDO.16: v60.13i ;13
SDO.06: v25.10i ;14	SDO.16: v28.4i ;13
SDO.07: v05.9o, E122 ;12	SDO.17: v06.16o, E127 ;12
SDO.07: v59.8i ;13	SDO.17: v59.13i ;13
SDO.07: v45.8i ;13	SDO.17: v28.8i ;13
SDO.07: v29.4i ;13	SDO.18: v06.14o, E28 ;12
SDO.07: v25.13i ;14	SDO.18: v46.13i ;13
SDO.08: v04.18o, E23 ;12	SDO.18: v28.9i ;13
SDO.08: v59.9i ;13	SDO.19: v06.12o, E128 ;12
SDO.08: v46.8i ;13	SDO.19: v45.13i ;13
SDO.08: v29.8i ;13	SDO.19: v28.10i ;13
SDO.08: v41.2i ;14	SDO.20: v06.3o, E29 ;12
SDO.09: v04.16o, E123 ;12	SDO.20: v29.13i ;13
SDO.09: v59.10i ;13	SDO.21: v06.9o, E129 ;12
SDO.09: v46.9i ;13	SDO.21: v17.12i ;13
SDO.09: v45.9i ;13	SingErr: v30.1i, v26.17i, v18.8o ;13
SDO.09: v28.1i ;13	
SDO.09: v41.5i ;14	
SDO.10: v04.14o, E24 ;12	SyndA': v18.1i, v60.6o ;13
SDO.10: v60.9i ;13	SyndA': v15.6i ;14
SDO.10: v45.10i ;13	SyndA': v16.6i ;14
SDO.10: v29.9i ;13	SyndA: v26.3i, v60.5o ;13
SDO.10: v41.10i ;14	SyndA: v27.6i ;14
SDO.11: v04.12o, E124 ;12	SyndA: v14.6i ;14
SDO.11: v60.10i ;13	SyndB': v18.2i, v59.6o ;13
SDO.11: v46.10i ;13	SyndB': v15.5i ;14
SDO.11: v29.10i ;13	SyndB': v14.5i ;14
SDO.11: v41.13i ;14	SyndB: v26.4i, v59.5o ;13
SDO.12: v04.3o, E25 ;12	SyndB: v16.5i ;14
SDO.12: v60.11i ;13	SyndB: v27.5i ;14
SDO.12: v46.11i ;13	SyndC: v26.7i, v46.5o ;13
SDO.12: v45.11i ;13	SyndC: v14.3i ;14
SDO.12: v28.2i ;13	SyndC: v27.3i ;14
SDO.12: v42.2i ;14	SyndC: v15.3i ;14
SDO.13: v04.5o, E125 ;12	SyndC: v16.3i ;14
SDO.13: v60.12i ;13	SyndD: v26.8i, v45.5o ;13
SDO.13: v59.11i ;13	SyndD: v16.2i ;14
SDO.13: v29.11i ;13	
SDO.13: v42.5i ;14	

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	41	

SyndD: v15.2i ;14	WriteA': u06.3i ;6
SyndD: v27.2i ;14	WriteA': u05.3i ;6
SyndD: v14.2i ;14	WriteA': u04.3i ;6
SyndE: v26.13i, v17.1i, v29.6o ;13	WriteA': u03.3i ;6
SyndE: v16.1i ;14	WriteA': u02.3i ;6
SyndE: v15.1i ;14	WriteA': u01.3i ;6
SyndE: v27.1i ;14	WriteA': #R2.2i ;16
SyndE: v14.1i ;14	WriteA': #TP002.1i ;18
SyndF': v17.5o, v18.12i, v18.11i ;13	WriteAz': u23.3o ;5
SyndF': v18.6i, v30.2i	WriteAz': #R2.1o ;16
SyndF: v17.6o, v26.14i ;13	WriteB': u44.3i ;7
VCC: #C101.1i, #C102.1i, #C103.1i ;20	WriteB': u45.3i ;7
VCC: #C104.1i, #C105.1i, #C106.1i	WriteB': u43.3i ;7
VCC: #C107.1i, #C108.1i, #C109.1i	WriteB': u42.3i ;7
VCC: #C110.1i, #C111.1i, #C112.1i	WriteB': u38.3i ;7
VCC: #C113.1i, #C114.1i, #C16.1i	WriteB': u39.3i ;7
VCC: #C23.1i, #C24.1i, #C29.1i	WriteB': u41.3i ;7
VCC: #C47.1i, #C63.1i, #C78.1i	WriteB': u40.3i ;7
VCC: #C72.1i, #C93.1i, #C96.1i	WriteB': u36.3i ;7
VCC: #C97.1i, #C98.1i, #C99.1i	WriteB': u37.3i ;7
VCC: #C100.1i, #C115.1i, #C116.1i	WriteB': u35.3i ;7
VCC: #C117.1i, #C118.1i, #C119.1i	WriteB': u34.3i ;7
VCC: #C120.1i, #C121.1i, #C122.1i	WriteB': u30.3i ;7
VCC: #C123.1i, #C124.1i, #C125.1i	WriteB': u31.3i ;7
VCC: #C126.1i, #C127.1i, #C128.1i	WriteB': u33.3i ;7
VCC: #C129.1i	WriteB': u32.3i ;7
Wait: E17, v61.12i ;1	WriteB': u28.3i ;7
WPulse1: v07.1i ;1	WriteB': u29.3i ;7
WPulse1: v19.1i ;1	WriteB': u27.3i ;7
WPulse1: v07.9i ;1	WriteB': u26.3i ;7
WPulse1: v13.10o ;1	WriteB': u25.3i ;7
WPulse1: #R12.2i ;16	WriteB': u24.3i ;7
WPulse1: #TP012.1i ;18	WriteB': #R12.1o ;16
WPulse: v23.4i ;1	WriteBz': u46.16o ;5
WPulse: E7, v13.5i ;1	WriteBz': #R12.1o ;16
Write': v61.2i, v23.6o, E138 ;1	WriteC': u68.3i ;8
WriteA': u22.3i ;6	WriteC': u64.3i ;8
WriteA': u21.3i ;6	WriteC': u60.3i ;8
WriteA': u20.3i ;6	WriteC': u56.3i ;8
WriteA': u19.3i ;6	WriteC': u52.3i ;8
WriteA': u18.3i ;6	WriteC': u48.3i ;8
WriteA': u17.3i ;6	WriteC': u47.3i ;8
WriteA': u16.3i ;6	WriteC': u51.3i ;8
WriteA': u15.3i ;6	WriteC': u55.3i ;8
WriteA': u14.3i ;6	WriteC': u59.3i ;8
WriteA': u13.3i ;6	WriteC': u63.3i ;8
WriteA': u12.3i ;6	WriteC': u67.3i ;8
WriteA': u11.3i ;6	WriteC': u66.3i ;8
WriteA': u10.3i ;6	WriteC': u62.3i ;8
WriteA': u09.3i ;6	WriteC': u58.3i ;8
WriteA': u08.3i ;6	WriteC': u54.3i ;8
WriteA': u07.3i ;6	WriteC': u50.3i ;8
	WriteC': u49.3i ;8
	WriteC': u53.3i ;8

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG	DWG NO.	156P11217	SHEET REV.
		SIZE	SHEET	42 OF	
	TITLE SCHEMATIC, MCC	A4			B

WriteC': u57.3i ;8	X.07: v56.9o, E144 ;14
WriteC': u61.3i ;8	X.08: v55.18o, E45 ;14
WriteC': u65.3i ;8	X.08: v00.18o ;15
WriteC': #R22.2i ;16	
WriteC': #TP022.1i ;18	X.09: v55.3o, E145 ;14
WriteCz': u70.5o ;5	X.09: v00.3o ;15
WriteCz': #R22.1o ;16	X.10: v55.16o, E46 ;14
WrittenD': u92.3i ;9	X.10: v00.16o ;15
WrittenD': u88.3i ;9	X.11: v55.5o, E146 ;14
WrittenD': u84.3i ;9	X.11: v00.5o ;15
WrittenD': u80.3i ;9	X.12: v55.14o, E47 ;14
WrittenD': u76.3i ;9	X.12: v00.14o ;15
WrittenD': u72.3i ;9	X.13: v55.7o, E147 ;14
WrittenD': u71.3i ;9	X.13: v00.7o ;15
WrittenD': u75.3i ;9	X.14: v55.12o, E48 ;14
WrittenD': u79.3i ;9	X.14: v00.12o ;15
WrittenD': u83.3i ;9	X.15: v55.9o, E148 ;14
WrittenD': u87.3i ;9	X.15: v00.9o ;15
WrittenD': u91.3i ;9	Y.00: v54.7i ;2
WrittenD': u90.3i ;9	Y.00: E49, v40.3i ;10
WrittenD': u86.3i ;9	Y.01: v54.8i ;2
WrittenD': u82.3i ;9	Y.01: E149, v40.4i ;10
WrittenD': u78.3i ;9	Y.02: v54.13i ;2
WrittenD': u74.3i ;9	Y.02: v49.5i ;3
WrittenD': u73.3i ;9	Y.02: v44.5i ;3
WrittenD': u77.3i ;9	Y.02: E52, v40.7i ;10
WrittenD': u81.3i ;9	
WrittenD': u85.3i ;9	
WrittenD': u89.3i ;9	
WrittenD': #R32.2i ;16	
WrittenD': #TP032.1i ;18	
WriteDz': u93.3o ;5	Y.03: v54.14i ;2
WriteDz': #R32.1o ;16	Y.03: v49.11i ;3
X.00: v26.2o ;13	Y.03: v58.5i ;3
X.00: v56.18o, E41 ;14	Y.03: E152, v40.8i ;10
X.01: v26.5o ;13	Y.04: v43.13i ;3
X.01: v56.3o, E141 ;14	Y.04: v50.5i ;3
X.02: v26.6o ;13	Y.04: v58.11i ;3
X.02: v56.16o, E42 ;14	Y.04: E53, v40.13i ;10
X.03: v26.9o ;13	Y.04: v22.6i ;15
X.03: v56.5o, E142 ;14	Y.05: v54.17i ;2
X.04: v26.12o ;13	Y.05: v50.11i ;3
X.04: v56.14o, E43 ;14	Y.05: v57.5i ;3
X.05: v26.15o ;13	Y.05: E153, v40.14i ;10
X.05: v56.7o, E143 ;14	Y.05: v22.3i ;15
X.06: v26.16o ;13	Y.06: v54.18i ;2
X.06: v56.12o, E44 ;14	Y.06: v51.5i ;3
X.07: v26.19o ;13	Y.06: v57.11i ;3
	Y.06: E54, v40.17i ;10
	Y.06: v22.2i ;15

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	43	

Y.07:	v53.3i ;2	ZGND: E20, E10, E110, E120, E130
Y.07:	v51.11i ;3	ZGND: E140, E160, E170, E180, E190
Y.07:	v43.5i ;3	ZGND: #C136.1i, #C133.1i, #C95.1i
Y.07:	E154, v40.18i ;10	ZGND: #C94.1i, #C131.1i, #C132.1i
Y.07:	v22.1i ;15	ZGND: #C135.1i, #C130.1i, #C134.1i
ZGND:	#CR1.1o ;17	
Y.08:	v53.4i ;2	ZM5V: #CR1.2i ;17
Y.08:	v38.3i ;10	ZM5V: #F1.1o, #C130.2i, #C134.2i ;17
Y.08:	E55, v39.3i ;10	ZM5V: #C44.1i, #C1.1i, #C3.1i ;19
Y.09:	v53.7i ;2	ZM5V: #C5.1i, #C7.1i, #C9.1i
Y.09:	v38.4i ;10	ZM5V: #C11.1i, #C13.1i, #C15.1i
Y.09:	E155, v39.4i ;10	ZM5V: #C17.1i, #C19.1i, #C21.1i
Y.10:	v53.8i ;2	ZM5V: #C26.1i, #C28.1i, #C30.1i
Y.10:	v38.7i ;10	ZM5V: #C32.1i, #C34.1i, #C36.1i
Y.10:	E56, v39.7i ;10	ZM5V: #C38.1i, #C40.1i, #C42.1i
Y.11:	v53.13i ;2	ZM5V: #C46.1i
Y.11:	v38.8i ;10	ZM5V: #C48.1i, #C50.1i, #C52.1i ;19
Y.11:	E156, v39.8i ;10	ZM5V: #C54.1i, #C56.1i, #C58.1i
Y.12:	v52.5i ;3	ZM5V: #C60.1i, #C62.1i, #C64.1i
Y.12:	v43.11i ;3	ZM5V: #C66.1i, #C68.1i, #C71.1i
Y.12:	v38.13i ;10	ZM5V: #C73.1i, #C75.1i, #C77.1i
Y.12:	E57, v39.13i ;10	ZM5V: #C79.1i, #C81.1i, #C83.1i
Y.12:	#C85.1i, #C87.1i, #C90.1i	ZM5V: #C92.1i
Y.13:	v53.14i ;2	ZP12V: #F3.1o, #C133.2i, #C95.2i ;17
Y.13:	v38.14i ;10	ZP12V: #C94.2i, #C136.2i
Y.13:	E157, v39.14i ;10	ZP12V: #C53.1i, #C55.1i, #C57.1i ;19
Y.14:	v53.17i ;2	ZP12V: #C59.1i, #C61.1i, #C65.1i
Y.14:	v38.17i ;10	ZP12V: #C67.1i, #C69.1i, #C70.1i
Y.14:	E58, v39.17i ;10	ZP12V: #C72.1i, #C74.1i, #C76.1i
Y.15:	v53.18i ;2	ZP12V: #C80.1i, #C82.1i, #C84.1i
Y.15:	v38.18i ;10	ZP12V: #C86.1i, #C89.1i, #C91.1i
Y.15:	E158, v39.18i ;10	ZP12V: #C94.1i, #C95.1i, #C2.1i
Y.15:	#C4.1i, #C6.1i, #C8.1i	ZP12V: #C10.1i, #C12.1i, #C14.1i
YH.2:	E61 ;2	ZP12V: #C18.1i, #C20.1i, #C22.1i
YH.2:	v44.3i ;3	ZP12V: #C25.1i, #C27.1i, #C31.1i
YH.2:	#C33.1i, #C35.1i, #C37.1i	ZP12V: #C39.1i, #C41.1i, #C43.1i
YH.2:	#C45.1i, #C49.1i, #C51.1i	ZP12V: #C45.1i, #C49.1i, #C51.1i
YH.3:	E161 ;2	ZP5V: #R64.1o ;16
YH.3:	v58.3i ;3	ZP5V: #R63.1o ;16
YH.4:	E62 ;2	ZP5V: #R65.1o ;16
YH.4:	v58.13i ;3	ZP5V: #F2.1o, #C132.2i, #C131.2i ;17
YH.4:	#C135.2i	
YH.5:	E162 ;2	↔MD': v23.8o ;1
YH.5:	v57.3i ;3	↔MD': v20.2i, v20.1i ;13
YH.6:	E63, v54.4i ;2	↔MD': v55.1i, v56.19i, v56.1i ;14
YH.6:	v57.13i ;3	↔MD': v55.19i
YH.7:	E163, v54.3i ;2	↔MD: v20.3o, v30.4i ;13
YH.7:	v43.3i ;3	↔MStatus': v26.1i ;13
ZGND:	E90, E80, E70, E60, E40, E30 ;17	↔MStatus': v00.1i, E114, v00.19i ;15

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11217		SHEET REV. B
	TITLE	SCHEMATIC, MCC		SHEET	44	




TABLE OF CONTENTS

SHEET




- 0.4 MEMORY STORAGE CARD BLOCK DIAGRAM
1. BANK SELECTION, CAS' AND RAS' DRIVERS
 2. ADDRESS DRIVERS: BANK A, B, C, D
 3. ADDRESS DRIVERS: BANK E, F, G, H
 4. BANK A: AADDR.00'-06', CASA', RASA', WRITEA'
 5. BANK B: BADDR.00'-06', CASB', RASB', WRITEB'
 6. BANK C: CADDR.00'-06', CASC', RASC', WRITEC'
 7. BANK D: DADDR.00'-06', CASD', RASD', WRITED'
 8. BANK E: EADDR.00'-06', CASE', RASE', WRITEE'
 9. BANK F: FADDR.00'-06', CASF', RASF', WRITEF'
 10. BANK G: GADDR.00'-06', CASG', RASG', WRITEG'
 11. BANK H: HADDR.00'-06', CASH', RASH', WRITEH'
 12. DATA SECTION: BANK A, B, C, D
 13. DATA SECTION: BANK E, F, G, H
 14. DATA INPUT BUFFERS
 15. DATA OUTPUT BUFFERS
 16. RESISTORS
 17. RESISTORS AND R-DIPS
 18. CAPS, DIODES, AND FUSES
 19. TEST POINTS
 20. FILTER CAPS
 21. FILTER CAPS
 22. FILTER CAPS
 23. TEST POINT LISTING
 24. TEST POINT, EDGE CONNECTOR, AND SIGNAL LISTINGS
 - 25.-51. SIGNAL LISTING

MSC-0.3.SIL

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11186	SHEET REV. B
	TITLE SCHEMATIC, MSC		SHEET 0.3 OF	



[Note : XX = 00 Thru 07]




NOTE : NUMBER IN LOWER RIGHT






CORNER OF BOX IS PAGE





NUMBER OF LOGIC DRAWING

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE	DWG NO. 156P11186	SHEET REV.
	TITLE SCHEMATIC, MSC	A4	0.4 OF	B















































XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE	DWG NO. 156P11186	SHEET REV.
TITLE	SCHEMATIC, MSC	A4	SHEET 01 OF	B







































































XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11186	SHEET REV. B
	TITLE SCHEMATIC, MSC		SHEET 03 OF	






















































































Bank A

Bank B

Bank C


Bank D

PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS

XEROX

TITLE SCHEMATIC, MSC

DWG SIZE A4	DWG NO. 156P11186	SHEET REV. B
SHEET 12 OF		



Bank E





Bank F




Bank G

Bank H

XEROX




PROPRIETARY NOTE ON COVER SHEET A APPLIES TO ALL SHEETS
TITLE SCHEMATIC, MSCDWG NO. 156P11186
DWG SIZE A4 SHEET 13 OF 13
SHEET REV. B







AAddr.05'	2· #R2	1	AAddr.05z'		CAddr.00'	2· #R27	1	CAddr.00z'		FAddr.06'	2· #R56	1	FAddr.06z'
AAddr.01'	2· #R1	1	AAddr.01z'									1RT	
AAddr.04'	2· #R4	1	AAddr.04z'		WriteC'	2· #R29	1	WriteCz'		FAddr.03'	2· #R55	1	FAddr.03z'
AAddr.02'	2· #R3	1	AAddr.02z'									1RT	
AAddr.06'	2· #R6	1	AAddr.06z'		CASC'	2· #R30	1	CASCz'		RASF'	2· #R58	1	RASFz'
												1RT	
AAddr.03'	2· #R5	1	AAddr.03z'		DAddr.05'	2· #R32	1	DAddr.05z'		FAddr.00'	2· #R57	1	FAddr.00z'
RASA'	2· #R8	1	RASAz'		DAddr.01'	2· #R31	1	DAddr.01z'		WriteF'	2· #R59	1	WriteFz'
AAddr.00'	2· #R7	1	AAddr.00z'		DAddr.04'	2· #R34	1	DAddr.04z'		CASF'	2· #R60	1	CASFz'
					DAddr.02'	2· #R33	1	DAddr.02z'		GAddr.05'	2· #R62	1	GAddr.05z'
					DAddr.06'	2· #R36	1	DAddr.06z'		GAddr.01'	2· #R61	1	GAddr.01z'
					DAddr.03'	2· #R35	1	DAddr.03z'		GAddr.04'	2· #R64	1	GAddr.04z'
					RASD'	2· #R38	1	RASDz'		GAddr.02'	2· #R63	1	GAddr.02z'
					DAddr.00'	2· #R37	1	DAddr.00z'		GAddr.06'	2· #R66	1	GAddr.06z'
					WriteD'	2· #R39	1	WriteDz'		GAddr.03'	2· #R65	1	GAddr.03z'
					CASD'	2· #R40	1	CASDz'		RASG'	2· #R68	1	RASGz'
					EAddr.05'	2· #R42	1	EAddr.05z'		GAddr.00'	2· #R67	1	GAddr.00z'
					EAddr.01'	2· #R41	1	EAddr.01z'		WriteG'	2· #R69	1	WriteGz'
					EAddr.04'	2· #R44	1	EAddr.04z'		CASG'	2· #R70	1	CASGz'
					EAddr.02'	2· #R43	1	EAddr.02z'		HAddr.05'	2· #R72	1	HAddr.05z'
					EAddr.06'	2· #R46	1	EAddr.06z'		HAddr.01'	2· #R71	1	HAddr.01z'
					EAddr.03'	2· #R45	1	EAddr.03z'		HAddr.04'	2· #R74	1	HAddr.04z'
					RASE'	2· #R48	1	RASEz'		HAddr.02'	2· #R73	1	HAddr.02z'
					EAddr.00'	2· #R47	1	EAddr.00z'		HAddr.06'	2· #R76	1	HAddr.06z'
					WriteE'	2· #R49	1	WriteEz'		HAddr.03'	2· #R75	1	HAddr.03z'
					CASE'	2· #R50	1	CASEz'		RASH'	2· #R78	1	RASHz'
					FAddr.05'	2· #R52	1	FAddr.05z'		HAddr.00'	2· #R77	1	HAddr.00z'
					FAddr.01'	2· #R51	1	FAddr.01z'		WriteH'	2· #R79	1	WriteHz'
					FAddr.04'	2· #R54	1	FAddr.04z'		CASH'	2· #R80	1	CASHz'
					FAddr.02'	2· #R53	1	FAddr.02z'					

SDI.00' 2. #R81 1 SDI.00z'
 1RT
 SDI.01' 2. #R82 1 SDI.01z'
 1RT
 SDI.02' 2. #R83 1 SDI.02z'
 1RT
 SDI.03' 2. #R84 1 SDI.03z'
 1RT
 SDI.04' 2. #R85 1 SDI.04z'
 1RT
 SDI.05' 2. #R86 1 SDI.05z'
 1RT
 SDI.06' 2. #R87 1 SDI.06z'
 1RT
 SDI.07' 2. #R88 1 SDI.07z'
 1RT
 SDI.08' 2. #R89 1 SDI.08z'
 1RT
 SDI.09' 2. #R90 1 SDI.09z'
 1RT
 SDI.10' 2. #R91 1 SDI.10z'
 1RT
 SDI.11' 2. #R92 1 SDI.11z'
 1RT
 SDI.12' 2. #R93 1 SDI.12z'
 1RT
 SDI.13' 2. #R94 1 SDI.13z'
 1RT
 SDI.14' 2. #R95 1 SDI.14z'
 1RT
 SDI.15' 2. #R96 1 SDI.15z'
 1RT
 SDI.16' 2. #R97 1 SDI.16z'
 1RT
 SDI.17' 2. #R98 1 SDI.17z'
 1RT
 SDI.18' 2. #R99 1 SDI.18z'
 1RT
 SDI.19' 2. #R100 1 SDI.19z'
 1RT
 SDI.20' 2. #R101 1 SDI.20z'
 1RT
 SDI.21' 2. #R102 1 SDI.21z'
 1RT



GND 16 v94x GND 16 v93x





XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11186	SHEET REV. B
	TITLE SCHEMATIC, MSC		SHEET 18 OF	

<u>SDI.07'</u>	1	ti # TP081
<u>SDI.06'</u>	1	ti # TP082
<u>SDI.05'</u>	1	ti # TP083
<u>SDI.04'</u>	1	ti # TP084
<u>SDI.03'</u>	1	ti # TP085
<u>SDI.02'</u>	1	ti # TP086
<u>SDI.01'</u>	1	ti # TP087
<u>SDI.00'</u>	1	ti # TP088

<u>AAddr.00'</u>	1	ti # TP001
<u>RASA'</u>	1	ti # TP002
<u>AAddr.03'</u>	1	ti # TP003
<u>AAddr.06'</u>	1	ti # TP004
<u>AAddr.02'</u>	1	ti # TP005
<u>AAddr.04'</u>	1	ti # TP006
<u>AAddr.01'</u>	1	ti # TP007
<u>AAddr.05'</u>	1	ti # TP008

<u>EAddr.00'</u>	1	ti # TP041
<u>RASE'</u>	1	ti # TP042
<u>EAddr.03'</u>	1	ti # TP043
<u>EAddr.06'</u>	1	ti # TP044
<u>EAddr.02'</u>	1	ti # TP045
<u>EAddr.04'</u>	1	ti # TP046
<u>EAddr.01'</u>	1	ti # TP047
<u>EAddr.05'</u>	1	ti # TP048

<u>SDI.15'</u>	1	ti # TP089
<u>SDI.14'</u>	1	ti # TP090
<u>SDI.13'</u>	1	ti # TP091
<u>SDI.12'</u>	1	ti # TP092
<u>SDI.11'</u>	1	ti # TP093
<u>SDI.10'</u>	1	ti # TP094
<u>SDI.09'</u>	1	ti # TP095
<u>SDI.08'</u>	1	ti # TP096

<u>BAddr.03'</u>	1	ti # TP009
<u>BAddr.06'</u>	1	ti # TP010
<u>BAddr.02'</u>	1	ti # TP011
<u>BAddr.04'</u>	1	ti # TP012
<u>BAddr.01'</u>	1	ti # TP013
<u>BAddr.05'</u>	1	ti # TP014
<u>CASA'</u>	1	ti # TP015
<u>WriteA'</u>	1	ti # TP016

<u>FAddr.03'</u>	1	ti # TP049
<u>FAddr.06'</u>	1	ti # TP050
<u>FAddr.02'</u>	1	ti # TP051
<u>FAddr.04'</u>	1	ti # TP052
<u>FAddr.01'</u>	1	ti # TP053
<u>FAddr.05'</u>	1	ti # TP054
<u>CASE'</u>	1	ti # TP055
<u>WriteE'</u>	1	ti # TP056

<u>SDI.21'</u>	1	ti # TP097
<u>SDI.20'</u>	1	ti # TP098
<u>SDI.19'</u>	1	ti # TP099
<u>SDI.18'</u>	1	ti # TP100
<u>SDI.17'</u>	1	ti # TP101
<u>SDI.16'</u>	1	ti # TP102

<u>CAddr.02'</u>	1	ti # TP017
<u>CAddr.04'</u>	1	ti # TP018
<u>CAddr.01'</u>	1	ti # TP019
<u>CAddr.05'</u>	1	ti # TP020
<u>CASB'</u>	1	ti # TP021
<u>WriteB'</u>	1	ti # TP022
<u>BAddr.00'</u>	1	ti # TP023
<u>RASB'</u>	1	ti # TP024

<u>GAddr.02'</u>	1	ti # TP057
<u>GAddr.04'</u>	1	ti # TP058
<u>GAddr.01'</u>	1	ti # TP059
<u>GAddr.05'</u>	1	ti # TP060
<u>CASF'</u>	1	ti # TP061
<u>WriteF'</u>	1	ti # TP062
<u>FAddr.00'</u>	1	ti # TP063
<u>RASF'</u>	1	ti # TP064

<u>MemData.00'</u>	1	ti # TP103
<u>MemData.01'</u>	1	ti # TP104
<u>MemData.02'</u>	1	ti # TP105
<u>MemData.03'</u>	1	ti # TP106
<u>MemData.04'</u>	1	ti # TP107
<u>MemData.05'</u>	1	ti # TP108
<u>MemData.06'</u>	1	ti # TP109
<u>MemData.07'</u>	1	ti # TP110

<u>DAddr.01'</u>	1	ti # TP025
<u>DAddr.05'</u>	1	ti # TP026
<u>CASC'</u>	1	ti # TP027
<u>WriteC'</u>	1	ti # TP028
<u>CAddr.00'</u>	1	ti # TP029
<u>RASC'</u>	1	ti # TP029
<u>CAddr.03'</u>	1	ti # TP030
<u>CAddr.06'</u>	1	ti # TP031

<u>HAddr.01'</u>	1	ti # TP065
<u>HAddr.05'</u>	1	ti # TP066
<u>CASG'</u>	1	ti # TP067
<u>WriteG'</u>	1	ti # TP068
<u>GAddr.00'</u>	1	ti # TP069
<u>RASG'</u>	1	ti # TP070
<u>GAddr.03'</u>	1	ti # TP071
<u>GAddr.06'</u>	1	ti # TP072

<u>MemData.08'</u>	1	ti # TP111
<u>MemData.09'</u>	1	ti # TP112
<u>MemData.10'</u>	1	ti # TP113
<u>MemData.11'</u>	1	ti # TP114
<u>MemData.12'</u>	1	ti # TP115
<u>MemData.13'</u>	1	ti # TP116
<u>MemData.14'</u>	1	ti # TP117
<u>MemData.15'</u>	1	ti # TP118

<u>CASD'</u>	1	ti # TP033
<u>WriteD'</u>	1	ti # TP034
<u>DAddr.00'</u>	1	ti # TP035
<u>RASD'</u>	1	ti # TP036
<u>DAddr.03'</u>	1	ti # TP037
<u>DAddr.06'</u>	1	ti # TP038
<u>DAddr.02'</u>	1	ti # TP039
<u>DAddr.04'</u>	1	ti # TP040

<u>CASH'</u>	1	ti # TP073
<u>WriteH'</u>	1	ti # TP074
<u>HAddr.00'</u>	1	ti # TP075
<u>RASH'</u>	1	ti # TP076
<u>HAddr.03'</u>	1	ti # TP077
<u>HAddr.06'</u>	1	ti # TP078
<u>HAddr.02'</u>	1	ti # TP079
<u>HAddr.04'</u>	1	ti # TP080

<u>MemData.16'</u>	1	ti # TP119
<u>MemData.17'</u>	1	ti # TP120
<u>MemData.18'</u>	1	ti # TP121
<u>MemData.19'</u>	1	ti # TP122
<u>MemData.20'</u>	1	ti # TP123
<u>MemData.21'</u>	1	ti # TP124

1 #C2 ₂ 1LFT .	1 #C43 ₂ 1LFT .	1 #C86 ₂ 1LFT .	1 #C126 ₂ 1LFT .
1 #C4 ₂ 1LFT .	1 #C45 ₂ 1LFT .	1 #C88 ₂ 1LFT .	1 #C128 ₂ 1LFT .
1 #C6 ₂ 1LFT .	1 #C47 ₂ 1LFT .	1 #C90 ₂ 1LFT .	1 #C130 ₂ 1LFT .
1 #C8 ₂ 1LFT .	1 #C49 ₂ 1LFT .	1 #C91 ₂ 1LFT .	1 #C132 ₂ 1LFT .
1 #C9 ₂ 1LFT .	1 #C52 ₂ 1LFT .	1 #C93 ₂ 1LFT .	1 #C135 ₂ 1LFT .
1 #C11 ₂ 1LFT .	1 #C54 ₂ 1LFT .	1 #C95 ₂ 1LFT .	1 #C137 ₂ 1LFT .
1 #C13 ₂ 1LFT .	1 #C56 ₂ 1LFT .	1 #C97 ₂ 1LFT .	1 #C139 ₂ 1LFT .
1 #C15 ₂ 1LFT .	1 #C58 ₂ 1LFT .	1 #C100 ₂ 1LFT .	1 #C140 ₂ 1LFT .
1 #C18 ₂ 1LFT .	1 #C59 ₂ 1LFT .	1 #C102 ₂ 1LFT .	1 #C142 ₂ 1LFT .
1 #C20 ₂ 1LFT .	1 #C61 ₂ 1LFT .	1 #C104 ₂ 1LFT .	1 #C144 ₂ 1LFT .
1 #C22 ₂ 1LFT .	1 #C63 ₂ 1LFT .	1 #C106 ₂ 1LFT .	1 #C146 ₂ 1LFT .
1 #C24 ₂ 1LFT .	1 #C65 ₂ 1LFT .	1 #C108 ₂ 1LFT .	1 #C148 ₂ 1LFT .
1 #C25 ₂ 1LFT .	1 #C68 ₂ 1LFT .	1 #C110 ₂ 1LFT .	1 #C150 ₂ 1LFT .
1 #C27 ₂ 1LFT .	1 #C70 ₂ 1LFT .	1 #C112 ₂ 1LFT .	1 #C153 ₂ 1LFT .
1 #C29 ₂ 1LFT .	1 #C72 ₂ 1LFT .	1 #C114 ₂ 1LFT .	1 #C155 ₂ 1LFT .
1 #C31 ₂ 1LFT .	1 #C74 ₂ 1LFT .	1 #C116 ₂ 1LFT .	1 #C156 ₂ 1LFT .
1 #C34 ₂ 1LFT .	1 #C75 ₂ 1LFT .	1 #C119 ₂ 1LFT .	1 #C158 ₂ 1LFT .
1 #C36 ₂ 1LFT .	1 #C77 ₂ 1LFT .	1 #C121 ₂ 1LFT .	1 #C160 ₂ 1LFT .
1 #C38 ₂ 1LFT .	1 #C79 ₂ 1LFT .	1 #C123 ₂ 1LFT .	1 #C162 ₂ 1LFT .
1 #C40 ₂ 1LFT .	1 #C84 ₂ 1LFT .	1 #C124 ₂ 1LFT .	1 #C166 ₂ 1LFT .
GND			


NOTE: ALL CAPACITORS ARE CERAMIC FILTER CAPS, PART # 102P20600

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE	DWG NO. 156P11186	SHEET REV.
TITLE	SCHEMATIC, MSC	A4	20	OF
				B

1 #C1 ₂ 1LFT .	1 #C46 ₂ 1LFT .	1 #C89 ₂ 1LFT .	1 #C138 ₂ 1LFT .
1 #C3 ₂ 1LFT .	1 #C48 ₂ 1LFT .	1 #C92 ₂ 1LFT .	1 #C142 ₂ 1LFT .
1 #C5 ₂ 1LFT .	1 #C50 ₂ 1LFT .	1 #C94 ₂ 1LFT .	1 #C143 ₂ 1LFT .
1 #C7 ₂ 1LFT .	1 #C51 ₂ 1LFT .	1 #C96 ₂ 1LFT .	1 #C145 ₂ 1LFT .
1 #C180 ₂ 1LFT .	1 #C53 ₂ 1LFT .	1 #C99 ₂ 1LFT .	1 #C147 ₂ 1LFT .
1 #C10 ₂ 1LFT .	1 #C55 ₂ 1LFT .	1 #C101 ₂ 1LFT .	1 #C148 ₂ 1LFT .
1 #C12 ₂ 1LFT .	1 #C57 ₂ 1LFT .	1 #C103 ₂ 1LFT .	1 #C150 ₂ 1LFT .
1 #C14 ₂ 1LFT .	1 #C60 ₂ 1LFT .	1 #C105 ₂ 1LFT .	1 #C152 ₂ 1LFT .
1 #C16 ₂ 1LFT .	1 #C62 ₂ 1LFT .	1 #C109 ₂ 1LFT .	1 #C154 ₂ 1LFT .
1 #C17 ₂ 1LFT .	1 #C64 ₂ 1LFT .	1 #C111 ₂ 1LFT .	1 #C157 ₂ 1LFT .
1 #C19 ₂ 1LFT .	1 #C66 ₂ 1LFT .	1 #C113 ₂ 1LFT .	1 #C159 ₂ 1LFT .
1 #C21 ₂ 1LFT .	1 #C69 ₂ 1LFT .	1 #C115 ₂ 1LFT .	1 #C161 ₂ 1LFT .
1 #C23 ₂ 1LFT .	1 #C73 ₂ 1LFT .	1 #C116 ₂ 1LFT .	1 #C163 ₂ 1LFT .
1 #C26 ₂ 1LFT .	1 #C76 ₂ 1LFT .	1 #C118 ₂ 1LFT .	1 #C165 ₂ 1LFT .
1 #C28 ₂ 1LFT .	1 #C78 ₂ 1LFT .	1 #C120 ₂ 1LFT .	1 #C167 ₂ 1LFT .
1 #C30 ₂ 1LFT .	1 #C80 ₂ 1LFT .	1 #C122 ₂ 1LFT .	1 #C169 ₂ 1LFT .
1 #C32 ₂ 1LFT .	1 #C82 ₂ 1LFT .	1 #C131 ₂ 1LFT .	1 #C171 ₂ 1LFT .
1 #C33 ₂ 1LFT .	1 #C83 ₂ 1LFT .	1 #C132 ₂ 1LFT .	1 #C174 ₂ 1LFT .
1 #C37 ₂ 1LFT .	1 #C85 ₂ 1LFT .	1 #C134 ₂ 1LFT .	1 #C176 ₂ 1LFT .
1 #C44 ₂ 1LFT .	1 #C87 ₂ 1LFT .	1 #C136 ₂ 1LFT .	1 #C178 ₂ 1LFT .
GND			

NOTE: ALL CAPACITORS ARE CERAMIC FILTER CAPS, PART # 102P20600

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11186	SHEET REV.
	TITLE SCHEMATIC, MSC			21 OF



NOTE: ALL CAPACITORS ARE CERAMIC FILTER CAPS, PART # 102P20600

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS TITLE SCHEMATIC, MSC	DWG SIZE	DWG NO. 156P11186	SHEET REV.
		A4	SHEET 22 OF	B

Comments:

- 1) Designator notation notes: u1-99 = U1-99, v0-99 = U100-199, w0-99 = U200-299
- 2) The last item on lines below, preceded by a semicolon (;), is the schematic page number on which the test point, connector or signal information originates.
- 3) Line with no page number was a continuation of the previous line.

#TP001	.1i AAddr.00'	:20	#TP051	.1i FAddr.02'	:20
#TP002	.1i RASA'	:20	#TP052	.1i FAddr.04'	:20
#TP003	.1i AAddr.03'	:20	#TP053	.1i FAddr.01'	:20
#TP004	.1i AAddr.06'	:20	#TP054	.1i FAddr.05'	:20
#TP005	.1i AAddr.02'	:20	#TP055	.1i CASE'	:20
#TP006	.1i AAddr.04'	:20	#TP056	.1i WriteE'	:20
#TP007	.1i AAddr.01'	:20	#TP057	.1i GAddr.02'	:20
#TP008	.1i AAddr.05'	:20	#TP058	.1i GAddr.04'	:20
#TP009	.1i BAddr.03'	:20	#TP059	.1i GAddr.01'	:20
#TP010	.1i BAddr.06'	:20	#TP060	.1i GAddr.05'	:20
#TP011	.1i BAddr.02'	:20	#TP061	.1i CASF'	:20
#TP012	.1i BAddr.04'	:20	#TP062	.1i WriteF'	:20
#TP013	.1i BAddr.01'	:20	#TP063	.1i FAddr.00'	:20
#TP014	.1i BAddr.05'	:20	#TP064	.1i RASF'	:20
#TP015	.1i CASA'	:20	#TP065	.1i HAddr.01'	:20
#TP016	.1i WriteA'	:20	#TP066	.1i HAddr.05'	:20
#TP017	.1i CAddr.02'	:20	#TP067	.1i CASG'	:20
#TP018	.1i CAddr.04'	:20	#TP068	.1i WriteG'	:20
#TP019	.1i CAddr.01'	:20	#TP069	.1i GAddr.00'	:20
#TP020	.1i CAddr.05'	:20	#TP070	.1i RASG'	:20
#TP021	.1i CASB'	:20	#TP071	.1i GAddr.03'	:20
#TP022	.1i WriteB'	:20	#TP072	.1i GAddr.06'	:20
#TP023	.1i BAddr.00'	:20	#TP073	.1i CASH'	:20
#TP024	.1i RASB'	:20	#TP074	.1i WriteH'	:20
#TP025	.1i DAddr.01'	:20	#TP075	.1i HAddr.00'	:20
#TP026	.1i DAddr.05'	:20	#TP076	.1i RASH'	:20
#TP027	.1i CASC'	:20	#TP077	.1i HAddr.03'	:20
#TP028	.1i WriteC'	:20	#TP078	.1i HAddr.06'	:20
#TP029	.1i CAddr.00'	:20	#TP079	.1i HAddr.02'	:20
#TP030	.1i RASC'	:20	#TP080	.1i HAddr.04'	:20
#TP031	.1i CAddr.03'	:20	#TP081	.1i SDI.07'	:20
#TP032	.1i CAddr.06'	:20	#TP082	.1i SDI.06'	:20
#TP033	.1i CASD'	:20	#TP083	.1i SDI.05'	:20
#TP034	.1i WriteD'	:20	#TP084	.1i SDI.04'	:20
#TP035	.1i DAddr.00'	:20	#TP085	.1i SDI.03'	:20
#TP036	.1i RASD'	:20	#TP086	.1i SDI.02'	:20
#TP037	.1i DAddr.03'	:20	#TP087	.1i SDI.01'	:20
#TP038	.1i DAddr.06'	:20	#TP088	.1i SDI.00'	:20
#TP039	.1i DAddr.02'	:20	#TP089	.1i SDI.15'	:20
#TP040	.1i DAddr.04'	:20	#TP090	.1i SDI.14'	:20
#TP041	.1i EAddr.00'	:20	#TP091	.1i SDI.13'	:20
#TP042	.1i RASE'	:20	#TP092	.1i SDI.12'	:20
#TP043	.1i EAddr.03'	:20	#TP093	.1i SDI.11'	:20
#TP044	.1i EAddr.06'	:20	#TP094	.1i SDI.10'	:20
#TP045	.1i EAddr.02'	:20	#TP095	.1i SDI.09'	:20
#TP046	.1i EAddr.04'	:20	#TP096	.1i SDI.08'	:20
#TP047	.1i EAddr.01'	:20	#TP097	.1i SDI.21'	:20
#TP048	.1i EAddr.05'	:20	#TP098	.1i SDI.20'	:20
#TP049	.1i FAddr.03'	:20	#TP099	.1i SDI.19'	:20
#TP050	.1i FAddr.06'	:20	#TP100	.1i SDI.18'	:20
			#TP101	.1i SDI.17'	:20
			#TP102	.1i SDI.16'	:20

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE	DWG NO. 156P11186		SHEET REV.
	TITLE	SCHEMATIC, MSC		SHEET	23	

#TP103	.1i MemData.00'	;20	E089	SDI.12	;15
#TP104	.1i MemData.01'	;20	E090	ZGND	;19
#TP105	.1i MemData.02'	;20	E091	SDI.10	;15
#TP106	.1i MemData.03'	;20	E092	SDI.08	;15
#TP107	.1i MemData.04'	;20	E093	SDI.06	;15
#TP108	.1i MemData.05'	;20	E094	SDI.04	;15
#TP109	.1i MemData.06'	;20	E095	SDI.02	;15
#TP110	.1i MemData.07'	;20	E096	SDI.00	;15
#TP111	.1i MemData.08'	;20	E100	M5V	;19
#TP112	.1i MemData.09'	;20	E101	P12V	;19
#TP113	.1i MemData.10'	;20	E105	LRAS'	;18
#TP114	.1i MemData.11'	;20	E106	LCAS	;18
#TP115	.1i MemData.12'	;20	E110	ZGND	;19
#TP116	.1i MemData.13'	;20	E116	CRefresh'	;02
#TP117	.1i MemData.14'	;20	E118	SDO.01	;16
#TP118	.1i MemData.15'	;20	E119	SDO.03	;16
#TP119	.1i MemData.16'	;20	E120	ZGND	;19
#TP120	.1i MemData.17'	;20	E121	SDO.05	;16
#TP121	.1i MemData.18'	;20	E122	SDO.07	;16
#TP122	.1i MemData.19'	;20	E123	SDO.09	;16
#TP123	.1i MemData.20'	;20	E124	SDO.11	;16
#TP124	.1i MemData.21'	;20	E125	SDO.13	;16
			E126	SDO.15	;16
E001	P12V	;19	E127	SDO.17	;16
E005	RAS'	;02	E128	SDO.19	;16
E006	CAS	;02	E129	SDO.21	;16
E009	ppc1k	;18	E130	ZGND	;19
E010	ZGND	;19	E132	SAddr.01	;03
E012	Bank0'	;16	E133	SAddr.03	;03
E018	SDO.00	;16	E134	SAddr.05	;03
E019	SDO.02	;16	E136	LatchY.00	;02
E020	ZGND	;19	E137	Bank2'	;02
E021	SDO.04	;16	E138	Write'	;03
E022	SDO.06	;16	E140	ZGND	;19
E023	SDO.08	;16	E150	P5V	;19
E024	SDO.10	;16	E151	P5V	;19
E025	SDO.12	;16	E160	ZGND	;19
E026	SDO.14	;16	E170	ZGND	;19
E027	SDO.16	;16	E180	ZGND	;19
E028	SDO.18	;16	E185	SDI.21	;15
E029	SDO.20	;16	E186	SDI.19	;15
E030	ZGND	;19	E187	SDI.17	;15
E032	SAddr.00	;03	E188	SDI.15	;15
E033	SAddr.02	;03	E189	SDI.13	;15
E034	SAddr.04	;03	E190	ZGND	;19
E035	SAddr.06	;03	E191	SDI.11	;15
E036	LatchY.01	;02	E192	SDI.09	;15
E037	Bank1'	;02	E193	SDI.07	;15
E038	MRef'	;02	E194	SDI.05	;15
E040	ZGND	;19	E195	SDI.03	;15
E050	P5V	;19	E196	SDI.01	;15
E051	P5V	;19	E200	M5V	;19
E060	ZGND	;19			
E070	ZGND	;19			
E080	ZGND	;19	AAddr.00': u01.13i	;05	
E085	SDI.20	;15	AAddr.00': u09.13i	;05	
E086	SDI.18	;15	AAddr.00': u17.13i	;05	
E087	SDI.16	;15	AAddr.00': u25.13i	;05	
E088	SDI.14	;15	AAddr.00': u33.13i	;05	

PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE	DWG NO. 156P11186		SHEET REV.
XEROX	TITLE SCHEMATIC, MSC	A4	SHEET 24	OF	B

AAddr.00': u41.13i ;05	AAddr.02': u65.11i ;05
AAddr.00': u49.13i ;05	AAddr.02': u73.11i ;05
AAddr.00': u57.13i ;05	AAddr.02': u81.11i ;05
AAddr.00': u65.13i ;05	AAddr.02': u89.11i ;05
AAddr.00': u73.13i ;05	AAddr.02': u97.11i ;05
AAddr.00': u81.13i ;05	AAddr.02': v05.11i ;05
AAddr.00': u89.13i ;05	AAddr.02': v13.11i ;05
AAddr.00': u97.13i ;05	AAddr.02': v21.11i ;05
AAddr.00': v05.13i ;05	AAddr.02': v29.11i ;05
AAddr.00': v13.13i ;05	AAddr.02': v37.11i ;05
AAddr.00': v21.13i ;05	AAddr.02': v45.11i ;05
AAddr.00': v29.13i ;05	AAddr.02': v53.11i ;05
AAddr.00': v37.13i ;05	AAddr.02': v61.11i ;05
AAddr.00': v45.13i ;05	AAddr.02': v69.11i ;05
AAddr.00': v53.13i ;05	AAddr.02': #R3.2i ;17
AAddr.00': v61.13i ;05	AAddr.02': #TP005.1i ;20
AAddr.00': v69.13i ;05	
AAddr.00': #R7.2i ;17	AAddr.02z': v77.14o ;03
AAddr.00': #TP001.1i ;20	AAddr.02z': #R3.1o ;17
AAddr.00z': v77.18o ;03	AAddr.03': u01.12i ;05
AAddr.00z': #R7.1o ;17	AAddr.03': u09.12i ;05
 	AAddr.03': u17.12i ;05
AAddr.01': u01.10i ;05	AAddr.03': u25.12i ;05
AAddr.01': u09.10i ;05	AAddr.03': u33.12i ;05
AAddr.01': u17.10i ;05	AAddr.03': u41.12i ;05
AAddr.01': u25.10i ;05	AAddr.03': u49.12i ;05
AAddr.01': u33.10i ;05	AAddr.03': u57.12i ;05
AAddr.01': u41.10i ;05	AAddr.03': u65.12i ;05
AAddr.01': u49.10i ;05	AAddr.03': u73.12i ;05
AAddr.01': u57.10i ;05	AAddr.03': u81.12i ;05
AAddr.01': u65.10i ;05	AAddr.03': u89.12i ;05
AAddr.01': u73.10i ;05	AAddr.03': u97.12i ;05
AAddr.01': u81.10i ;05	AAddr.03': v05.12i ;05
AAddr.01': u89.10i ;05	AAddr.03': v13.12i ;05
AAddr.01': u97.10i ;05	AAddr.03': v21.12i ;05
AAddr.01': v05.10i ;05	AAddr.03': v29.12i ;05
AAddr.01': v13.10i ;05	AAddr.03': v37.12i ;05
AAddr.01': v21.10i ;05	AAddr.03': v45.12i ;05
AAddr.01': v29.10i ;05	AAddr.03': v53.12i ;05
AAddr.01': v37.10i ;05	AAddr.03': v61.12i ;05
AAddr.01': v45.10i ;05	AAddr.03': v69.12i ;05
AAddr.01': v53.10i ;05	AAddr.03': #R5.2i ;17
AAddr.01': v61.10i ;05	AAddr.03': #TP003.1i ;20
AAddr.01': v69.10i ;05	
AAddr.01': #R1.2i ;17	AAddr.03z': v77.16o ;03
AAddr.01': #TP007.1i ;20	AAddr.03z': #R5.1o ;17
AAddr.01z': v77.12o ;03	AAddr.04': u01.6i ;05
AAddr.01z': #R1.1o ;17	AAddr.04': u09.6i ;05
 	AAddr.04': u17.6i ;05
AAddr.02': u01.11i ;05	AAddr.04': u25.6i ;05
AAddr.02': u09.11i ;05	AAddr.04': u33.6i ;05
AAddr.02': u17.11i ;05	AAddr.04': u41.6i ;05
AAddr.02': u25.11i ;05	AAddr.04': u49.6i ;05
AAddr.02': u33.11i ;05	AAddr.04': u57.6i ;05
AAddr.02': u41.11i ;05	AAddr.04': u65.6i ;05
AAddr.02': u49.11i ;05	AAddr.04': u73.6i ;05
AAddr.02': u57.11i ;05	AAddr.04': u81.6i ;05

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11186	SHEET REV. B
	TITLE SCHEMATIC, MSC		SHEET 25 OF	

AAddr.04': u89.6i ;05	AAddr.06': v13.5i ;05
AAddr.04': u97.6i ;05	AAddr.06': v21.5i ;05
AAddr.04': v05.6i ;05	AAddr.06': v29.5i ;05
AAddr.04': v13.6i ;05	AAddr.06': v37.5i ;05
AAddr.04': v21.6i ;05	AAddr.06': v45.5i ;05
AAddr.04': v29.6i ;05	AAddr.06': v53.5i ;05
AAddr.04': v37.6i ;05	AAddr.06': v61.5i ;05
AAddr.04': v45.6i ;05	AAddr.06': v69.5i ;05
AAddr.04': v53.6i ;05	AAddr.06': #R6.2i ;17
AAddr.04': v61.6i ;05	AAddr.06': #TP004.1i ;20
AAddr.04': v69.6i ;05	
AAddr.04': #R4.2i ;17	AAddr.06z': v77.5o ;03 ,
AAddr.04': #TP006.1i ;20	AAddr.06z': #R6.1o ;17
AAddr.04z': v77.7o ;03	aRAS: v90.4o, v78.9i, v78.5i ;02
AAddr.04z': #R4.1o ;17	aRAS: v78.12i, v78.2i
AAddr.05': u01.7i ;05	aWrite: v90.6o ;03
AAddr.05': u09.7i ;05	aWrite: v77.17i ;03
AAddr.05': u17.7i ;05	aWrite: v84.8i ;03
AAddr.05': u25.7i ;05	aWrite: v79.11i ;03
AAddr.05': u33.7i ;05	aWrite: v85.6i ;03
AAddr.05': u41.7i ;05	aWrite: v80.13i ;04
AAddr.05': u49.7i ;05	aWrite: v86.4i ;04
AAddr.05': u57.7i ;05	aWrite: v87.15i ;04
AAddr.05': u65.7i ;05	aWrite: v82.2i ;04
AAddr.05': u73.7i ;05	
AAddr.05': u81.7i ;05	BAddr.00': u02.13i ;06
AAddr.05': u89.7i ;05	BAddr.00': u34.13i ;06
AAddr.05': u97.7i ;05	BAddr.00': u66.13i ;06
AAddr.05': v05.7i ;05	BAddr.00': u98.13i ;06
AAddr.05': v13.7i ;05	BAddr.00': v30.13i ;06
AAddr.05': v21.7i ;05	BAddr.00': v62.13i ;06
AAddr.05': v29.7i ;05	BAddr.00': v70.13i ;06
AAddr.05': v37.7i ;05	BAddr.00': v38.13i ;06
AAddr.05': v45.7i ;05	BAddr.00': v06.13i ;06
AAddr.05': v53.7i ;05	BAddr.00': u74.13i ;06
AAddr.05': v61.7i ;05	BAddr.00': u42.13i ;06
AAddr.05': v69.7i ;05	BAddr.00': u10.13i ;06
AAddr.05': #R2.2i ;17	BAddr.00': u18.13i ;06
AAddr.05': #TP008.1i ;20	BAddr.00': u50.13i ;06
 	BAddr.00': u82.13i ;06
AAddr.05z': v77.9o ;03	BAddr.00': v14.13i ;06
AAddr.05z': #R2.1o ;17	BAddr.00': v46.13i ;06
 	BAddr.00': v54.13i ;06
AAddr.06': u01.5i ;05	BAddr.00': v22.13i ;06
AAddr.06': u09.5i ;05	BAddr.00': u90.13i ;06
AAddr.06': u17.5i ;05	BAddr.00': u58.13i ;06
AAddr.06': u25.5i ;05	BAddr.00': u26.13i ;06
AAddr.06': u33.5i ;05	BAddr.00': #R17.2i ;17
AAddr.06': u41.5i ;05	BAddr.00': #TP023.1i ;20
AAddr.06': u49.5i ;05	
AAddr.06': u57.5i ;05	BAddr.00z': v83.3o ;03
AAddr.06': u65.5i ;05	BAddr.00z': #R17.1o ;17
AAddr.06': u73.5i ;05	
AAddr.06': u81.5i ;05	BAddr.01': u02.10i ;06
AAddr.06': u89.5i ;05	BAddr.01': u34.10i ;06
AAddr.06': u97.5i ;05	BAddr.01': u66.10i ;06
AAddr.06': v05.5i ;05	BAddr.01': u98.10i ;06

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	26	

BAddr.01': v30.110i ;06
 BAddr.01': v62.110i ;06
 BAddr.01': v70.110i ;06
 BAddr.01': v38.110i ;06
 BAddr.01': v06.110i ;06
 BAddr.01': u74.110i ;06
 BAddr.01': u42.110i ;06
 BAddr.01': u10.110i ;06
 BAddr.01': u18.110i ;06
 BAddr.01': u50.110i ;06
 BAddr.01': u82.110i ;06
 BAddr.01': v14.110i ;06
 BAddr.01': v46.110i ;06
 BAddr.01': v54.110i ;06
 BAddr.01': v22.110i ;06
 BAddr.01': u90.110i ;06
 BAddr.01': u58.110i ;06
 BAddr.01': u26.110i ;06
 BAddr.01': #R11.2i ;17
 BAddr.01': #TP011.1i ;20

 BAddr.01z': v23.9o ;03
 BAddr.01z': #R11.1o ;17

 BAddr.02': u02.11i ;06
 BAddr.02': u34.11i ;06
 BAddr.02': u66.11i ;06
 BAddr.02': u98.11i ;06
 BAddr.02': v30.11i ;06
 BAddr.02': v62.11i ;06
 BAddr.02': v70.11i ;06
 BAddr.02': v38.11i ;06
 BAddr.02': v06.11i ;06
 BAddr.02': u74.11i ;06
 BAddr.02': u42.11i ;06
 BAddr.02': u10.11i ;06
 BAddr.02': u18.11i ;06
 BAddr.02': u50.11i ;06
 BAddr.02': u82.11i ;06
 BAddr.02': v14.11i ;06
 BAddr.02': v46.11i ;06
 BAddr.02': v54.11i ;06
 BAddr.02': v22.11i ;06
 BAddr.02': u90.11i ;06
 BAddr.02': u58.11i ;06
 BAddr.02': u26.11i ;06
 BAddr.02': #R13.2i ;17
 BAddr.02': #TP011.1i ;20

 BAddr.02z': v83.7o ;03
 BAddr.02z': #R13.1o ;17

 BAddr.03': u02.12i ;06
 BAddr.03': u34.12i ;06
 BAddr.03': u66.12i ;06
 BAddr.03': u98.12i ;06
 BAddr.03': v30.12i ;06
 BAddr.03': v62.12i ;06
 BAddr.03': v70.12i ;06

 BAddr.03': v38.12i ;06
 BAddr.03': u06.12i ;06
 BAddr.03': u74.12i ;06
 BAddr.03': u42.12i ;06
 BAddr.03': u10.12i ;06
 BAddr.03': u18.12i ;06
 BAddr.03': u50.12i ;06
 BAddr.03': u82.12i ;06
 BAddr.03': v14.12i ;06
 BAddr.03': v46.12i ;06
 BAddr.03': v54.12i ;06
 BAddr.03': v22.12i ;06
 BAddr.03': u90.12i ;06
 BAddr.03': u58.12i ;06
 BAddr.03': u26.12i ;06
 BAddr.03': #R15.2i ;17
 BAddr.03': #TP009.1i ;20

 BAddr.03z': v83.5o ;03
 BAddr.03z': #R15.1o ;17

 BAddr.04': u02.6i ;06
 BAddr.04': u34.6i ;06
 BAddr.04': u66.6i ;06
 BAddr.04': u98.6i ;06
 BAddr.04': v30.6i ;06
 BAddr.04': v62.6i ;06
 BAddr.04': v70.6i ;06
 BAddr.04': v38.6i ;06
 BAddr.04': v06.6i ;06
 BAddr.04': u74.6i ;06
 BAddr.04': u42.6i ;06
 BAddr.04': u10.6i ;06
 BAddr.04': u18.6i ;06
 BAddr.04': u50.6i ;06
 BAddr.04': u82.6i ;06
 BAddr.04': v14.6i ;06
 BAddr.04': v46.6i ;06
 BAddr.04': v54.6i ;06
 BAddr.04': v22.6i ;06
 BAddr.04': u90.6i ;06
 BAddr.04': u58.6i ;06
 BAddr.04': u26.6i ;06
 BAddr.04': #R14.2i ;17
 BAddr.04': #TP012.1i ;20

 BAddr.04z': v83.16o ;03
 BAddr.04z': #R14.1o ;17

 BAddr.05': u02.7i ;06
 BAddr.05': u34.7i ;06
 BAddr.05': u66.7i ;06
 BAddr.05': u98.7i ;06
 BAddr.05': v30.7i ;06
 BAddr.05': v62.7i ;06
 BAddr.05': v70.7i ;06
 BAddr.05': v38.7i ;06
 BAddr.05': v06.7i ;06
 BAddr.05': u74.7i ;06

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO. 156P11186	SHEET REV. B
	TITLE SCHEMATIC, MSC		SHEET 27 OF	

```

BAddr.05": u42.7i ;06
BAddr.05": u10.7i ;06
BAddr.05": u18.7i ;06
BAddr.05": u50.7i ;06
BAddr.05": u82.7i ;06
BAddr.05": v14.7i ;06
BAddr.05": v46.7i ;06
BAddr.05": v54.7i ;06
BAddr.05": v22.7i ;06
BAddr.05": u90.7i ;06
BAddr.05": u58.7i ;06
BAddr.05": u26.7i ;06
BAddr.05": #R12.2i ;17
BAddr.05": #TP014.1i ;20

BAddr.05z": v83.14o ;03
BAddr.05z": #R12.1o ;17

BAddr.06": u02.5i ;06
BAddr.06": u34.5i ;06
BAddr.06": u66.5i ;06
BAddr.06": u98.5i ;06
BAddr.06": v30.5i ;06
BAddr.06": v62.5i ;06
BAddr.06": v70.5i ;06
BAddr.06": v38.5i ;06
BAddr.06": v06.5i ;06
BAddr.06": u74.5i ;06
BAddr.06": u42.5i ;06
BAddr.06": u10.5i ;06
BAddr.06": u18.5i ;06
BAddr.06": u50.5i ;06
BAddr.06": u82.5i ;06
BAddr.06": v14.5i ;06
BAddr.06": v46.5i ;06
BAddr.06": v54.5i ;06
BAddr.06": v22.5i ;06
BAddr.06": u90.5i ;06
BAddr.06": u58.5i ;06
BAddr.06": u26.5i ;06
BAddr.06": #R16.2i ;17
BAddr.06": #TP010.1i ;20

BAddr.06z": v83.18o ;03
BAddr.06z": #R16.1o ;17

Bank0": E12, v90.13i ;16
Bank0": w00.12o ;18

Bank0: w01.1i, w02.1i, w02.19i ;16
Bank0: w01.19i, v92.19i, v90.12o
Bank0: v92.1i

Bank1": E37, v99.15i ;02

Bank2": E137, v99.1i ;02

bRAS: v90.2o, v81.9i, v81.5i ;02
bRAS: v81.12i, v81.2i

CAddr.00": u03.13i ;07
CAddr.00": u35.13i ;07
CAddr.00": u67.13i ;07
CAddr.00": u99.13i ;07
CAddr.00": v31.13i ;07
CAddr.00": v63.13i ;07
CAddr.00": v71.13i ;07
CAddr.00": v39.13i ;07
CAddr.00": v07.13i ;07
CAddr.00": u75.13i ;07
CAddr.00": u43.13i ;07
CAddr.00": u11.13i ;07
CAddr.00": u19.13i ;07
CAddr.00": u51.13i ;07
CAddr.00": u83.13i ;07
CAddr.00": v15.13i ;07
CAddr.00": v47.13i ;07
CAddr.00": v23.13i ;07
CAddr.00": u91.13i ;07
CAddr.00": u59.13i ;07
CAddr.00": u27.13i ;07
CAddr.00": v55.13i ;07
CAddr.00": #R27.2i ;17
CAddr.00": #TP029.1i ;20

CAddr.00z": v79.12o ;03
CAddr.00z": #R27.1o ;17

CAddr.01": u03.10i ;07
CAddr.01": u35.10i ;07
CAddr.01": u67.10i ;07
CAddr.01": u99.10i ;07
CAddr.01": v31.10i ;07
CAddr.01": v63.10i ;07
CAddr.01": v71.10i ;07
CAddr.01": v39.10i ;07
CAddr.01": v07.10i ;07
CAddr.01": u75.10i ;07
CAddr.01": u43.10i ;07
CAddr.01": u11.10i ;07
CAddr.01": u19.10i ;07
CAddr.01": u51.10i ;07
CAddr.01": u83.10i ;07
CAddr.01": v15.10i ;07
CAddr.01": v47.10i ;07
CAddr.01": v23.10i ;07
CAddr.01": u91.10i ;07
CAddr.01": u59.10i ;07
CAddr.01": u27.10i ;07
CAddr.01": v55.10i ;07
CAddr.01": #R21.2i ;17
CAddr.01": #TP019.1i ;20

CAddr.01z": v84.14o ;03
CAddr.01z": #R21.1o ;17

CAddr.02": u03.11i ;07
CAddr.02": u35.11i ;07

```

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	28	

CAddr.C2': u67.11i ;07	CAddr.04': v63.6i ;07
CAddr.C2': u99.11i ;07	CAddr.04': v71.6i ;07
CAddr.C2': v31.11i ;07	CAddr.04': v39.6i ;07
CAddr.02': v63.11i ;07	CAddr.04': v07.6i ;07
CAddr.02': v71.11i ;07	CAddr.04': u75.6i ;07
CAddr.02': v39.11i ;07	CAddr.04': u43.6i ;07
CAddr.02': v07.11i ;07	CAddr.04': u11.6i ;07
CAddr.02': u75.11i ;07	CAddr.04': u19.6i ;07
CAddr.02': u43.11i ;07	CAddr.04': u51.6i ;07
CAddr.02': u11.11i ;07	CAddr.04': u83.6i ;07
CAddr.02': u19.11i ;07	CAddr.04': v15.6i ;07
CAddr.02': u51.11i ;07	CAddr.04': v47.6i ;07
CAddr.02': u83.11i ;07	CAddr.04': v23.6i ;07
CAddr.02': v15.11i ;07	CAddr.04': u91.6i ;07
CAddr.02': v47.11i ;07	CAddr.04': u59.6i ;07
CAddr.02': v23.11i ;07	CAddr.04': u27.6i ;07
CAddr.02': u91.11i ;07	CAddr.04': v55.6i ;07
CAddr.02': u59.11i ;07	CAddr.04': #R24.2i ;17
CAddr.02': u27.11i ;07	CAddr.04': #TP018.1i ;20
CAddr.02': v55.11i ;07	
CAddr.02': #R23.2i ;17	CAddr.04z': v84.5o ;03
CAddr.02': #TP017.1i ;20	CAddr.04z': #R24.1o ;17
CAddr.02z': v84.16o ;03	CAddr.05': u03.7i ;07
CAddr.02z': #R23.1o ;17	CAddr.05': u35.7i ;07
 	CAddr.05': u67.7i ;07
CAddr.03': u03.12i ;07	CAddr.05': u99.7i ;07
CAddr.03': u35.12i ;07	CAddr.05': v31.7i ;07
CAddr.03': u67.12i ;07	CAddr.05': v63.7i ;07
CAddr.03': u99.12i ;07	CAddr.05': v71.7i ;07
CAddr.03': v31.12i ;07	CAddr.05': v39.7i ;07
CAddr.03': v63.12i ;07	CAddr.05': v07.7i ;07
CAddr.03': v71.12i ;07	CAddr.05': u75.7i ;07
CAddr.03': v39.12i ;07	CAddr.05': u43.7i ;07
CAddr.03': v07.12i ;07	CAddr.05': u11.7i ;07
CAddr.03': u75.12i ;07	CAddr.05': u19.7i ;07
CAddr.03': u43.12i ;07	CAddr.05': u51.7i ;07
CAddr.03': u11.12i ;07	CAddr.05': u83.7i ;07
CAddr.03': u19.12i ;07	CAddr.05': v15.7i ;07
CAddr.03': u51.12i ;07	CAddr.05': v47.7i ;07
CAddr.03': u83.12i ;07	CAddr.05': v23.7i ;07
CAddr.03': v15.12i ;07	CAddr.05': u91.7i ;07
CAddr.03': v47.12i ;07	CAddr.05': u59.7i ;07
CAddr.03': v23.12i ;07	CAddr.05': u27.7i ;07
CAddr.03': u91.12i ;07	CAddr.05': v55.7i ;07
CAddr.03': u59.12i ;07	CAddr.05': #R22.2i ;17
CAddr.03': u27.12i ;07	CAddr.05': #TP020.1i ;20
CAddr.03': v55.12i ;07	
CAddr.03': #R25.2i ;17	CAddr.05z': v84.7o ;03
CAddr.03': #TP031.1i ;20	CAddr.05z': #R22.1o ;17
CAddr.03z': v84.18o ;03	CAddr.06': u03.5i ;07
CAddr.03z': #R25.1o ;17	CAddr.06': u35.5i ;07
 	CAddr.06': u67.5i ;07
CAddr.04': u03.6i ;07	CAddr.06': u99.5i ;07
CAddr.04': u35.6i ;07	CAddr.06': v31.5i ;07
CAddr.04': u67.6i ;07	CAddr.06': v63.5i ;07
CAddr.04': u99.6i ;07	CAddr.06': v71.5i ;07
CAddr.04': v31.6i ;07	CAddr.06': v39.5i ;07

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG	DWG NO. 156P11186		SHEET
		SIZE A4	SHEET 29	OF	REV. B

CAddr.06': v07.5i	:07	CASB': u58.15i	:06
CAddr.06': u75.5i	:07	CASB': u66.15i	:06
CAddr.06': u43.5i	:07	CASB': u74.15i	:06
CAddr.06': u11.5i	:07	CASB': u82.15i	:06
CAddr.06': u19.5i	:07	CASB': u90.15i	:06
CAddr.06': u51.5i	:07	CASB': u98.15i	:06
CAddr.06': u83.5i	:07	CASB': v06.15i	:06
CAddr.06': v15.5i	:07	CASB': v14.15i	:06
CAddr.06': v47.5i	:07	CASB': v22.15i	:06
CAddr.06': v23.5i	:07	CASB': v30.15i	:06
CAddr.06': u91.5i	:07	CASB': v38.15i	:06
CAddr.06': u59.5i	:07	CASB': v46.15i	:06
CAddr.06': u27.5i	:07	CASB': v54.15i	:06
CAddr.06': v55.5i	:07	CASB': v62.15i	:06
CAddr.06': #R26.2i	;17	CASB': v70.15i	:06
CAddr.06': #TP032.1i	;20	CASB': #R20.2i	;17
		CASB': #TP021.1i	;20
CAddr.06z': v84.3o	:03		
CAddr.06z': #R26.1o	;17	CASBz': v84.9o	:02
		CASBz': #R20.1o	;17
CAS: E6, v89.12i	;02		
CAS: w00.9o	;18	CASC': u03.15i	:07
CAS: #R106.1i, #R105.2i	;18	CASC': u11.15i	:07
CASA': u01.15i	;05	CASC': u19.15i	:07
CASA': u09.15i	;05	CASC': u27.15i	:07
CASA': u17.15i	;05	CASC': u35.15i	:07
CASA': u25.15i	;05	CASC': u43.15i	:07
CASA': u33.15i	;05	CASC': u51.15i	:07
CASA': u41.15i	;05	CASC': u59.15i	:07
CASA': u49.15i	;05	CASC': u67.15i	:07
CASA': u57.15i	;05	CASC': u75.15i	:07
CASA': u65.15i	;05	CASC': u83.15i	:07
CASA': u73.15i	;05	CASC': u91.15i	:07
CASA': u81.15i	;05	CASC': u99.15i	:07
CASA': u89.15i	;05	CASC': v07.15i	:07
CASA': u97.15i	;05	CASC': v15.15i	:07
CASA': v05.15i	;05	CASC': v23.15i	:07
CASA': v13.15i	;05	CASC': v31.15i	:07
CASA': v21.15i	;05	CASC': v39.15i	:07
CASA': v29.15i	;05	CASC': v47.15i	:07
CASA': v37.15i	;05	CASC': v55.15i	:07
CASA': v45.15i	;05	CASC': v63.15i	:07
CASA': v53.15i	;05	CASC': v71.15i	:07
CASA': v61.15i	;05	CASC': #R30.2i	;17
CASA': v69.15i	;05	CASC': #TP027.1i	;20
CASA': #R10.2i	;17	CASCz': v79.14o	:02
CASA': #TP015.1i	;20	CASCz': #R30.1o	;17
CASAZ': v83.12o	;02	CASD': u04.15i	:08
CASAZ': #R10.1o	;17	CASD': u12.15i	:08
CASB': u02.15i	;06	CASD': u20.15i	:08
CASB': u10.15i	;06	CASD': u28.15i	:08
CASB': u18.15i	;06	CASD': u36.15i	:08
CASB': u26.15i	;06	CASD': u44.15i	:08
CASB': u34.15i	;06	CASD': u52.15i	:08
CASB': u42.15i	;06	CASD': u60.15i	:08
CASB': u50.15i	;06	CASD': u68.15i	:08
		CASD': u76.15i	:08

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	30	

CASD': u84.15i ;08	CASF': u54.15i ;10
CASD': u92.15i ;08	CASF': u86.15i ;10
CASD': v00.15i ;08	CASF': v18.15i ;10
CASD': v08.15i ;08	CASF': v50.15i ;10
CASD': v16.15i ;08	CASF': v58.15i ;10
CASD': v24.15i ;08	CASF': v26.15i ;10
CASD': v32.15i ;08	CASF': u94.15i ;10
CASD': v40.15i ;08	CASF': u62.15i ;10
CASD': v48.15i ;08	CASF': u30.15i ;10
CASD': v56.15i ;08	CASF': #R60.2i ;17
CASD': v64.15i ;08	CASF': #TP061.1i ;20
CASD': v72.15i ;08	
CASD': #R40.2i ;17	CASFz': v86.5o ;02
CASD': #TP033.1i ;20	CASFz': #R60.1o ;17
CASDz': v85.7o ;02	CASG': v59.15i ;11
CASDz': #R40.1o ;17	CASG': v27.15i ;11
CASE': u05.15i ;09	CASG': u95.15i ;11
CASE': u13.15i ;09	CASG': u63.15i ;11
CASE': u21.15i ;09	CASG': u31.15i ;11
CASE': u29.15i ;09	CASG': u23.15i ;11
CASE': u37.15i ;09	CASG': u15.15i ;11
CASE': u69.15i ;09	CASG': u07.15i ;11
CASE': v01.15i ;09	CASG': u39.15i ;11
CASE': v33.15i ;09	CASG': u71.15i ;11
CASE': v65.15i ;09	CASG': v03.15i ;11
CASE': v73.15i ;09	CASG': v35.15i ;11
CASE': v41.15i ;09	CASG': v67.15i ;11
CASE': v09.15i ;09	CASG': v75.15i ;11
CASE': u77.15i ;09	CASG': v43.15i ;11
CASE': u45.15i ;09	CASG': v11.15i ;11
CASE': u53.15i ;09	CASG': u79.15i ;11
CASE': u85.15i ;09	CASG': u47.15i ;11
CASE': v17.15i ;09	CASG': u55.15i ;11
CASE': v49.15i ;09	CASG': u87.15i ;11
CASE': v57.15i ;09	CASG': v19.15i ;11
CASE': v25.15i ;09	CASG': v51.15i ;11
CASE': u93.15i ;09	CASG': #R70.2i ;17
CASE': u61.15i ;09	CASG': #TP067.1i ;20
CASE': #R50.2i ;17	
CASE': #TP055.1i ;20	CASGz': v87.18o ;02
	CASGz': #R70.1o ;17
CASEz': v80.16o ;02	CASH': u08.15i ;12
CASEz': #R50.1o ;17	CASH': u40.15i ;12
CASF': u06.15i ;10	CASH': u72.15i ;12
CASF': u38.15i ;10	CASH': v04.15i ;12
CASF': u70.15i ;10	CASH': v36.15i ;12
CASF': v02.15i ;10	CASH': v68.15i ;12
CASF': v34.15i ;10	CASH': v76.15i ;12
CASF': v66.15i ;10	CASH': v44.15i ;12
CASF': v74.15i ;10	CASH': v12.15i ;12
CASF': v42.15i ;10	CASH': u80.15i ;12
CASF': v10.15i ;10	CASH': u48.15i ;12
CASF': u78.15i ;10	CASH': u16.15i ;12
CASF': u46.15i ;10	CASH': u24.15i ;12
CASF': u14.15i ;10	CASH': u56.15i ;12
CASF': u22.15i ;10	CASH': u88.15i ;12
	CASH': v20.15i ;12

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS			DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC			SHEET	31	

```

CASH': v52.15i ;12          DAddr.01': u68.10i ;08
CASH': v60.15i ;12          DAddr.01': v00.10i ;08
CASH': v28.15i ;12          DAddr.01': v32.10i ;08
CASH': u96.15i ;12          DAddr.01': v64.10i ;08
CASH': u64.15i ;12          DAddr.01': v72.10i ;08
CASH': u32.15i ;12          DAddr.01': v40.10i ;08
CASH': #R80.2i ;17          DAddr.01': v08.10i ;08
CASH': #TP073.1i ;20        DAddr.01': u76.10i ;08
                            DAddr.01': u44.10i ;08
CASHz': v82.3o ;02          DAddr.01': u12.10i ;08
CASHz': #R80.1o ;17          DAddr.01': u20.10i ;08
                            DAddr.01': u52.10i ;08
CASRef': v89.11o, v89.2i, v89.1i ;02  DAddr.01': u84.10i ;08
                                         DAddr.01': v16.10i ;08
CASRef: v89.3o, v85.13i, v79.6i ;02  DAddr.01': v48.10i ;08
CASRef: v84.11i, v83.8i, v80.4i    DAddr.01': v56.10i ;08
CASRef: v86.15i, v87.2i, v82.17i   DAddr.01': v24.10i ;08
                                         DAddr.01': u92.10i ;08
CRefresh': E116, v90.9i ;02       DAddr.01': u60.10i ;08
CRefresh': w00.10o ;18          DAddr.01': u28.10i ;08
                                DAddr.01': #R31.2i ;17
CRefresh: v90.8o, v90.11i ;02    DAddr.01': #TP025.1i ;20
                                DAddr.01z': v79.7o ;03
CRefresha': v89.13i, v90.10o ;02  DAddr.01z': #R31.1o ;17
CRefresha': v91.2i, v91.13i      DAddr.02': u04.11i ;08
CRefresha': v91.5i, v91.10i      DAddr.02': u36.11i ;08
CRefresha': v89.5i, v89.10i      DAddr.02': u68.11i ;08
CRefresha': v88.5i, v88.11i      DAddr.02': v00.11i ;08
                                DAddr.02': v32.11i ;08
DAddr.00': u04.13i ;08          DAddr.02': v64.11i ;08
DAddr.00': u36.13i ;08          DAddr.02': v72.11i ;08
DAddr.00': u68.13i ;08          DAddr.02': v40.11i ;08
DAddr.00': v00.13i ;08          DAddr.02': v08.11i ;08
DAddr.00': v32.13i ;08          DAddr.02': u76.11i ;08
DAddr.00': v64.13i ;08          DAddr.02': u44.11i ;08
DAddr.00': v72.13i ;08          DAddr.02': u12.11i ;08
DAddr.00': v40.13i ;08          DAddr.02': u20.11i ;08
DAddr.00': v08.13i ;08          DAddr.02': u52.11i ;08
DAddr.00': u76.13i ;08          DAddr.02': u84.11i ;08
DAddr.00': u44.13i ;08          DAddr.02': v16.11i ;08
DAddr.00': u12.13i ;08          DAddr.02': v48.11i ;08
DAddr.00': u20.13i ;08          DAddr.02': v56.11i ;08
DAddr.00': u52.13i ;08          DAddr.02': v24.11i ;08
DAddr.00': u84.13i ;08          DAddr.02': u92.11i ;08
DAddr.00': v16.13i ;08          DAddr.02': u60.11i ;08
DAddr.00': v48.13i ;08          DAddr.02': u28.11i ;08
DAddr.00': v56.13i ;08          DAddr.02': #R33.2i ;17
DAddr.00': v24.13i ;08          DAddr.02': #TP039.1i ;20
DAddr.00': u92.13i ;08          DAddr.02z': v79.5o ;03
DAddr.00': u60.13i ;08          DAddr.02z': #R33.1o ;17
DAddr.00': u28.13i ;08
DAddr.00': #R37.2i ;17
DAddr.00': #TP035.1i ;20
                                DAddr.03': u04.12i ;08
DAddr.00z': v85.9o ;03          DAddr.03': u36.12i ;08
DAddr.00z': #R37.1o ;17        DAddr.03': u68.12i ;08
                                DAddr.03': v00.12i ;08
DAddr.01': u04.10i ;08          DAddr.03': v32.12i ;08
DAddr.01': u36.10i ;08

```

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	32	

DAddr.03': v64.12i ;08
 DAddr.03': v72.12i ;08
 DAddr.03': v40.12i ;08
 DAddr.03': v08.12i ;08
 DAddr.03': u76.12i ;08
 DAddr.03': u44.12i ;08
 DAddr.03': u12.12i ;08
 DAddr.03': u20.12i ;08
 DAddr.03': u52.12i ;08
 DAddr.03': u84.12i ;08
 DAddr.03': v16.12i ;08
 DAddr.03': v48.12i ;08
 DAddr.03': v56.12i ;08
 DAddr.03': v24.12i ;08
 DAddr.03': u92.12i ;08
 DAddr.03': u60.12i ;08
 DAddr.03': u28.12i ;08
 DAddr.03': #R35.2i ;17
 DAddr.03': #TP037.1i ;20

DAddr.03z': v79.3o ;03
 DAddr.03z': #R35.1o ;17

DAddr.04': u04.6i ;08
 DAddr.04': u36.6i ;08
 DAddr.04': u68.6i ;08
 DAddr.04': v00.6i ;08
 DAddr.04': v32.6i ;08
 DAddr.04': v64.6i ;08
 DAddr.04': v72.6i ;08
 DAddr.04': v40.6i ;08
 DAddr.04': v08.6i ;08
 DAddr.04': u76.6i ;08
 DAddr.04': u44.6i ;08
 DAddr.04': u12.6i ;08
 DAddr.04': u20.6i ;08
 DAddr.04': u52.6i ;08
 DAddr.04': u84.6i ;08
 DAddr.04': v16.6i ;08
 DAddr.04': v48.6i ;08
 DAddr.04': v56.6i ;08
 DAddr.04': v24.6i ;08
 DAddr.04': u92.6i ;08
 DAddr.04': u60.6i ;08
 DAddr.04': u28.6i ;08
 DAddr.04': #R34.2i ;17
 DAddr.04': #TP040.1i ;20

DAddr.04z': v79.18o ;03
 DAddr.04z': #R34.1o ;17

DAddr.05': u04.7i ;08
 DAddr.05': u36.7i ;08
 DAddr.05': u68.7i ;08
 DAddr.05': v00.7i ;08
 DAddr.05': v32.7i ;08
 DAddr.05': v64.7i ;08
 DAddr.05': v72.7i ;08
 DAddr.05': v40.7i ;08

DAddr.05': v08.7i ;08
 DAddr.05': u76.7i ;08
 DAddr.05': u44.7i ;08
 DAddr.05': u12.7i ;08
 DAddr.05': u20.7i ;08
 DAddr.05': u52.7i ;08
 DAddr.05': u84.7i ;08
 DAddr.05': v16.7i ;08
 DAddr.05': v48.7i ;08
 DAddr.05': v56.7i ;08
 DAddr.05': v24.7i ;08
 DAddr.05': u92.7i ;08
 DAddr.05': u60.7i ;08
 DAddr.05': u28.7i ;08
 DAddr.05': #R32.2i ;17
 DAddr.05': #TP026.1i ;20

DAddr.05z': v79.16o ;03
 DAddr.05z': #R32.1o ;17

DAddr.06': u04.5i ;08
 DAddr.06': u36.5i ;08
 DAddr.06': u68.5i ;08
 DAddr.06': v00.5i ;08
 DAddr.06': v32.5i ;08
 DAddr.06': v64.5i ;08
 DAddr.06': v72.5i ;08
 DAddr.06': v40.5i ;08
 DAddr.06': v08.5i ;08
 DAddr.06': u76.5i ;08
 DAddr.06': u44.5i ;08
 DAddr.06': u12.5i ;08
 DAddr.06': u20.5i ;08
 DAddr.06': u52.5i ;08
 DAddr.06': u84.5i ;08
 DAddr.06': v16.5i ;08
 DAddr.06': v48.5i ;08
 DAddr.06': v56.5i ;08
 DAddr.06': v24.5i ;08
 DAddr.06': u92.5i ;08
 DAddr.06': u60.5i ;08
 DAddr.06': u28.5i ;08
 DAddr.06': #R36.2i ;17
 DAddr.06': #TP038.1i ;20

DAddr.06z': v85.12o ;03
 DAddr.06z': #R36.1o ;17

EAddr.00': u05.13i ;09
 EAddr.00': u37.13i ;09
 EAddr.00': u69.13i ;09
 EAddr.00': v01.13i ;09
 EAddr.00': v33.13i ;09
 EAddr.00': v65.13i ;09
 EAddr.00': v73.13i ;09
 EAddr.00': v41.13i ;09
 EAddr.00': v09.13i ;09
 EAddr.00': u77.13i ;09
 EAddr.00': u45.13i ;09

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE A4	DWG NO.	156P11186	SHEET REV. B
	TITLE		SHEET	33 OF	

EAddr.00': u13.13i ;09
 EAddr.00': u21.13i ;09
 EAddr.00': u53.13i ;09
 EAddr.00': u85.13i ;09
 EAddr.00': v17.13i ;09
 EAddr.00': v49.13i ;09
 EAddr.00': v25.13i ;09
 EAddr.00': u93.13i ;09
 EAddr.00': u61.13i ;09
 EAddr.00': u29.13i ;09
 EAddr.00': v57.13i ;09
 EAddr.00': #R47.2i ;17
 EAddr.00': #TP041.1i ;20

EAddr.00z': v80.14o ;04
 EAddr.00z': #R47.1o ;17

EAddr.01': u05.10i ;09
 EAddr.01': u37.10i ;09
 EAddr.01': u69.10i ;09
 EAddr.01': v01.10i ;09
 EAddr.01': v33.10i ;09
 EAddr.01': v65.10i ;09
 EAddr.01': v73.10i ;09
 EAddr.01': v41.10i ;09
 EAddr.01': v09.10i ;09
 EAddr.01': u77.10i ;09
 EAddr.01': u45.10i ;09
 EAddr.01': u13.10i ;09
 EAddr.01': u21.10i ;09
 EAddr.01': u53.10i ;09
 EAddr.01': u85.10i ;09
 EAddr.01': v17.10i ;09
 EAddr.01': v49.10i ;09
 EAddr.01': v25.10i ;09
 EAddr.01': u93.10i ;09
 EAddr.01': u61.10i ;09
 EAddr.01': u29.10i ;09
 EAddr.01': v57.10i ;09
 EAddr.01': #R41.2i ;17
 EAddr.01': #TP047.1i ;20

EAddr.01z': v85.16o ;04
 EAddr.01z': #R41.1o ;17

EAddr.02': u05.11i ;09
 EAddr.02': u37.11i ;09
 EAddr.02': u69.11i ;09
 EAddr.02': v01.11i ;09
 EAddr.02': v33.11i ;09
 EAddr.02': v65.11i ;09
 EAddr.02': v73.11i ;09
 EAddr.02': v41.11i ;09
 EAddr.02': v09.11i ;09
 EAddr.02': u77.11i ;09
 EAddr.02': u45.11i ;09
 EAddr.02': u13.11i ;09
 EAddr.02': u21.11i ;09
 EAddr.02': u53.11i ;09

EAddr.02': u85.11i ;09
 EAddr.02': v17.11i ;09
 EAddr.02': v49.11i ;09
 EAddr.02': v25.11i ;09
 EAddr.02': u93.11i ;09
 EAddr.02': u61.11i ;09
 EAddr.02': u29.11i ;09
 EAddr.02': v57.11i ;09
 EAddr.02': #R43.2i ;17
 EAddr.02': #TP045.1i ;20

EAddr.02z': v85.18o ;04
 EAddr.02z': #R43.1o ;17

EAddr.03': u05.12i ;09
 EAddr.03': u37.12i ;09
 EAddr.03': u69.12i ;09
 EAddr.03': v01.12i ;09
 EAddr.03': v33.12i ;09
 EAddr.03': v65.12i ;09
 EAddr.03': v73.12i ;09
 EAddr.03': v41.12i ;09
 EAddr.03': v09.12i ;09
 EAddr.03': u77.12i ;09
 EAddr.03': u45.12i ;09
 EAddr.03': u13.12i ;09
 EAddr.03': u21.12i ;09
 EAddr.03': u53.12i ;09
 EAddr.03': u85.12i ;09
 EAddr.03': v17.12i ;09
 EAddr.03': v49.12i ;09
 EAddr.03': v25.12i ;09
 EAddr.03': u93.12i ;09
 EAddr.03': u61.12i ;09
 EAddr.03': u29.12i ;09
 EAddr.03': v57.12i ;09
 EAddr.03': #R45.2i ;17
 EAddr.03': #TP043.1i ;20

EAddr.03z': v80.12o ;04
 EAddr.03z': #R45.1o ;17

EAddr.04': u05.6i ;09
 EAddr.04': u37.6i ;09
 EAddr.04': u69.6i ;09
 EAddr.04': v01.6i ;09
 EAddr.04': v33.6i ;09
 EAddr.04': v65.6i ;09
 EAddr.04': v73.6i ;09
 EAddr.04': v41.6i ;09
 EAddr.04': v09.6i ;09
 EAddr.04': u77.6i ;09
 EAddr.04': u45.6i ;09
 EAddr.04': u13.6i ;09
 EAddr.04': u21.6i ;09
 EAddr.04': u53.6i ;09
 EAddr.04': u85.6i ;09
 EAddr.04': v17.6i ;09
 EAddr.04': v49.6i ;09

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS			DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC			SHEET	34	

EAddr.04': v25.6i ;09	EAddr.06': u29.5i ;09
EAddr.04': u93.6i ;09	EAddr.06': v57.5i ;09
EAddr.04': u61.6i ;09	EAddr.06': #R46.2i ;17
EAddr.04': u29.6i ;09	EAddr.06': #TP044.1i ;20
EAddr.04': v57.6i ;09	
EAddr.04': #R44.2i ;17	EAddr.06z': v80.9o ;04
EAddr.04': #TP046.1i ;20	EAddr.06z': #R46.1o ;17
EAddr.04z': v85.3o ;04	FAddr.00': u06.13i ;10
EAddr.04z': #R44.1o ;17	FAddr.00': u38.13i ;10
 	FAddr.00': u70.13i ;10
EAddr.05': u05.7i ;09	FAddr.00': v02.13i ;10
EAddr.05': u37.7i ;09	FAddr.00': v34.13i ;10
EAddr.05': u69.7i ;09	FAddr.00': v66.13i ;10
EAddr.05': v01.7i ;09	FAddr.00': v74.13i ;10
EAddr.05': v33.7i ;09	FAddr.00': v42.13i ;10
EAddr.05': v65.7i ;09	FAddr.00': v10.13i ;10
EAddr.05': v73.7i ;09	FAddr.00': u78.13i ;10
EAddr.05': v41.7i ;09	FAddr.00': u46.13i ;10
EAddr.05': v09.7i ;09	FAddr.00': u14.13i ;10
EAddr.05': u77.7i ;09	FAddr.00': u22.13i ;10
EAddr.05': u45.7i ;09	FAddr.00': u54.13i ;10
EAddr.05': u13.7i ;09	FAddr.00': u86.13i ;10
EAddr.05': u21.7i ;09	FAddr.00': v18.13i ;10
EAddr.05': u53.7i ;09	FAddr.00': v50.13i ;10
EAddr.05': u85.7i ;09	FAddr.00': v58.13i ;10
EAddr.05': v17.7i ;09	FAddr.00': v26.13i ;10
EAddr.05': v49.7i ;09	FAddr.00': u94.13i ;10
EAddr.05': v25.7i ;09	FAddr.00': u62.13i ;10
EAddr.05': u93.7i ;09	FAddr.00': u30.13i ;10
EAddr.05': u61.7i ;09	FAddr.00': #R57.2i ;17
EAddr.05': u29.7i ;09	FAddr.00': #TP063.1i ;20
EAddr.05': v57.7i ;09	
EAddr.05': #R42.2i ;17	
EAddr.05': #TP048.1i ;20	FAddr.00z': v86.7o ;04
 	FAddr.00z': #R57.1o ;17
EAddr.05z': v85.5o ;04	
EAddr.05z': #R42.1o ;17	
EAddr.06': u05.5i ;09	FAddr.01': u06.10i ;10
EAddr.06': u37.5i ;09	FAddr.01': u38.10i ;10
EAddr.06': u69.5i ;09	FAddr.01': u70.10i ;10
EAddr.06': v01.5i ;09	FAddr.01': v02.10i ;10
EAddr.06': v33.5i ;09	FAddr.01': v34.10i ;10
EAddr.06': v65.5i ;09	FAddr.01': v66.10i ;10
EAddr.06': v73.5i ;09	FAddr.01': v74.10i ;10
EAddr.06': v41.5i ;09	FAddr.01': v42.10i ;10
EAddr.06': v09.5i ;09	FAddr.01': v10.10i ;10
EAddr.06': u77.5i ;09	FAddr.01': u78.10i ;10
EAddr.06': u45.5i ;09	FAddr.01': u46.10i ;10
EAddr.06': u13.5i ;09	FAddr.01': u14.10i ;10
EAddr.06': u21.5i ;09	FAddr.01': u22.10i ;10
EAddr.06': u53.5i ;09	FAddr.01': u54.10i ;10
EAddr.06': u85.5i ;09	FAddr.01': u86.10i ;10
EAddr.06': v17.5i ;09	FAddr.01': v18.10i ;10
EAddr.06': v49.5i ;09	FAddr.01': v50.10i ;10
EAddr.06': v25.5i ;09	FAddr.01': v58.10i ;10
EAddr.06': u93.5i ;09	FAddr.01': v26.10i ;10
EAddr.06': u61.5i ;09	FAddr.01': u94.10i ;10
	FAddr.01': u62.10i ;10
	FAddr.01': u30.10i ;10
	FAddr.01': #R51.2i ;17

FAddr.01': #TP053.1i ;20
 FAddr.01z': v80.5o ;04
 FAddr.01z': #R51.1o ;17

 FAddr.02': u06.11i ;10
 FAddr.02': u38.11i ;10
 FAddr.02': u70.11i ;10
 FAddr.02': v02.11i ;10
 FAddr.02': v34.11i ;10
 FAddr.02': v66.11i ;10
 FAddr.02': v74.11i ;10
 FAddr.02': v42.11i ;10
 FAddr.02': v10.11i ;10
 FAddr.02': u78.11i ;10
 FAddr.02': u46.11i ;10
 FAddr.02': u14.11i ;10
 FAddr.02': u22.11i ;10
 FAddr.02': u54.11i ;10
 FAddr.02': u86.11i ;10
 FAddr.02': v18.11i ;10
 FAddr.02': v50.11i ;10
 FAddr.02': v58.11i ;10
 FAddr.02': v26.11i ;10
 FAddr.02': u94.11i ;10
 FAddr.02': u62.11i ;10
 FAddr.02': u30.11i ;10
 FAddr.02': #R53.2i ;17
 FAddr.02': #TP051.1i ;20

 FAddr.02z': v80.3o ;04
 FAddr.02z': #R53.1o ;17

 FAddr.03': u06.12i ;10
 FAddr.03': u38.12i ;10
 FAddr.03': u70.12i ;10
 FAddr.03': v02.12i ;10
 FAddr.03': v34.12i ;10
 FAddr.03': v66.12i ;10
 FAddr.03': v74.12i ;10
 FAddr.03': v42.12i ;10
 FAddr.03': v10.12i ;10
 FAddr.03': u78.12i ;10
 FAddr.03': u46.12i ;10
 FAddr.03': u14.12i ;10
 FAddr.03': u22.12i ;10
 FAddr.03': u54.12i ;10
 FAddr.03': u86.12i ;10
 FAddr.03': v18.12i ;10
 FAddr.03': v50.12i ;10
 FAddr.03': v58.12i ;10
 FAddr.03': v26.12i ;10
 FAddr.03': u94.12i ;10
 FAddr.03': u62.12i ;10
 FAddr.03': u30.12i ;10
 FAddr.03': #R55.2i ;17
 FAddr.03': #TP049.1i ;20

 FAddr.03z': v86.9o ;04

FAddr.03z': #R55.1o ;17

 FAddr.04': u06.6i ;10
 FAddr.04': u38.6i ;10
 FAddr.04': u70.6i ;10
 FAddr.04': v02.6i ;10
 FAddr.04': v34.6i ;10
 FAddr.04': v66.6i ;10
 FAddr.04': v74.6i ;10
 FAddr.04': v42.6i ;10
 FAddr.04': v10.6i ;10
 FAddr.04': u78.6i ;10
 FAddr.04': u46.6i ;10
 FAddr.04': u14.6i ;10
 FAddr.04': u22.6i ;10
 FAddr.04': u54.6i ;10
 FAddr.04': u86.6i ;10
 FAddr.04': v18.6i ;10
 FAddr.04': v50.6i ;10
 FAddr.04': v58.6i ;10
 FAddr.04': v26.6i ;10
 FAddr.04': u94.6i ;10
 FAddr.04': u62.6i ;10
 FAddr.04': u30.6i ;10
 FAddr.04': #R54.2i ;17
 FAddr.04': #TP052.1i ;20

 FAddr.04z': v86.12o ;04
 FAddr.04z': #R54.1o ;17

 FAddr.05': u06.7i ;10
 FAddr.05': u38.7i ;10
 FAddr.05': u70.7i ;10
 FAddr.05': v02.7i ;10
 FAddr.05': v34.7i ;10
 FAddr.05': v66.7i ;10
 FAddr.05': v74.7i ;10
 FAddr.05': v42.7i ;10
 FAddr.05': v10.7i ;10
 FAddr.05': u78.7i ;10
 FAddr.05': u46.7i ;10
 FAddr.05': u14.7i ;10
 FAddr.05': u22.7i ;10
 FAddr.05': u54.7i ;10
 FAddr.05': u86.7i ;10
 FAddr.05': v18.7i ;10
 FAddr.05': v50.7i ;10
 FAddr.05': v58.7i ;10
 FAddr.05': v26.7i ;10
 FAddr.05': u94.7i ;10
 FAddr.05': u62.7i ;10
 FAddr.05': u30.7i ;10
 FAddr.05': #R52.2i ;17
 FAddr.05': #TP054.1i ;20

 FAddr.05z': v80.18o ;04
 FAddr.05z': #R52.1o ;17

 FAddr.06': u06.5i ;10

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	36	

FAddr.06': u38.5i	;10	GAddr.01': v35.10i	;11
FAddr.06': u70.5i	;10	GAddr.01': v67.10i	;11
FAddr.06': v02.5i	;10	GAddr.01': v75.10i	;11
FAddr.06': v34.5i	;10	GAddr.01': v43.10i	;11
FAddr.06': v66.5i	;10	GAddr.01': v11.10i	;11
FAddr.06': v74.5i	;10	GAddr.01': u79.10i	;11
FAddr.06': v42.5i	;10	GAddr.01': u47.10i	;11
FAddr.06': v10.5i	;10	GAddr.01': u15.10i	;11
FAddr.06': u78.5i	;10	GAddr.01': u23.10i	;11
FAddr.06': u46.5i	;10	GAddr.01': u55.10i	;11
FAddr.06': u14.5i	;10	GAddr.01': u87.10i	;11
FAddr.06': u22.5i	;10	GAddr.01': v19.10i	;11
FAddr.06': u54.5i	;10	GAddr.01': v51.10i	;11
FAddr.06': u86.5i	;10	GAddr.01': v59.10i	;11
FAddr.06': v18.5i	;10	GAddr.01': v27.10i	;11
FAddr.06': v50.5i	;10	GAddr.01': u95.10i	;11
FAddr.06': v58.5i	;10	GAddr.01': u63.10i	;11
FAddr.06': v26.5i	;10	GAddr.01': u31.10i	;11
FAddr.06': u94.5i	;10	GAddr.01': #R61.2i	;17
FAddr.06': u62.5i	;10	GAddr.01': #TP059.1i	;20
FAddr.06': u30.5i	;10		
FAddr.06': #R56.2i	;17	GAddr.01z': v86.18o	;04
FAddr.06': #TP050.1i	;20	GAddr.01z': #R61.1o	;17
FAddr.06z': v86.14o	;04	GAddr.02': u07.11i	;11
FAddr.06z': #R56.1o	;17	GAddr.02': u39.11i	;11
		GAddr.02': u71.11i	;11
GAddr.00': u07.13i	;11	GAddr.02': v03.11i	;11
GAddr.00': u39.13i	;11	GAddr.02': v35.11i	;11
GAddr.00': u71.13i	;11	GAddr.02': v67.11i	;11
GAddr.00': v03.13i	;11	GAddr.02': v75.11i	;11
GAddr.00': v35.13i	;11	GAddr.02': v43.11i	;11
GAddr.00': v67.13i	;11	GAddr.02': v11.11i	;11
GAddr.00': v75.13i	;11	GAddr.02': u79.11i	;11
GAddr.00': v43.13i	;11	GAddr.02': u47.11i	;11
GAddr.00': v11.13i	;11	GAddr.02': u15.11i	;11
GAddr.00': u79.13i	;11	GAddr.02': u23.11i	;11
GAddr.00': u47.13i	;11	GAddr.02': u55.11i	;11
GAddr.00': u15.13i	;11	GAddr.02': u87.11i	;11
GAddr.00': u23.13i	;11	GAddr.02': v19.11i	;11
GAddr.00': u55.13i	;11	GAddr.02': v51.11i	;11
GAddr.00': u87.13i	;11	GAddr.02': v59.11i	;11
GAddr.00': v19.13i	;11	GAddr.02': v27.11i	;11
GAddr.00': v51.13i	;11	GAddr.02': u95.11i	;11
GAddr.00': v59.13i	;11	GAddr.02': u63.11i	;11
GAddr.00': v27.13i	;11	GAddr.02': u31.11i	;11
GAddr.00': u95.13i	;11	GAddr.02': #R63.2i	;17
GAddr.00': u63.13i	;11	GAddr.02': #TP057.1i	;20
GAddr.00': u31.13i	;11		
GAddr.00': #R67.2i	;17	GAddr.02z': v87.12o	;04
GAddr.00': #TP069.1i	;20	GAddr.02z': #R63.1o	;17
GAddr.00z': v87.16o	;04	GAddr.03': u07.12i	;11
GAddr.00z': #R67.1o	;17	GAddr.03': u39.12i	;11
		GAddr.03': u71.12i	;11
GAddr.01': u07.10i	;11	GAddr.03': v03.12i	;11
GAddr.01': u39.10i	;11	GAddr.03': v35.12i	;11
GAddr.01': u71.10i	;11	GAddr.03': v67.12i	;11
GAddr.01': v03.10i	;11	GAddr.03': v75.12i	;11

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	37	

GAddr.03': v43.12i ;11
 GAddr.03': v11.12i ;11
 GAddr.03': u79.12i ;11
 GAddr.03': u47.12i ;11
 GAddr.03': u15.12i ;11
 GAddr.03': u23.12i ;11
 GAddr.03': u55.12i ;11
 GAddr.03': u87.12i ;11
 GAddr.03': v19.12i ;11
 GAddr.03': v51.12i ;11
 GAddr.03': v59.12i ;11
 GAddr.03': v27.12i ;11
 GAddr.03': u95.12i ;11
 GAddr.03': u63.12i ;11
 GAddr.03': u31.12i ;11
 GAddr.03': #R65.2i ;17
 GAddr.03': #TP071.1i ;20

GAddr.03z': v87.14o ;04
 GAddr.03z': #R65.1o ;17

GAddr.04': u07.6i ;11
 GAddr.04': u39.6i ;11
 GAddr.04': u71.6i ;11
 GAddr.04': v03.6i ;11
 GAddr.04': v35.6i ;11
 GAddr.04': v67.6i ;11
 GAddr.04': v75.6i ;11
 GAddr.04': v43.6i ;11
 GAddr.04': v11.6i ;11
 GAddr.04': u79.6i ;11
 GAddr.04': u47.6i ;11
 GAddr.04': u15.6i ;11
 GAddr.04': u23.6i ;11
 GAddr.04': u55.6i ;11
 GAddr.04': u87.6i ;11
 GAddr.04': v19.6i ;11
 GAddr.04': v51.6i ;11
 GAddr.04': v59.6i ;11
 GAddr.04': v27.6i ;11
 GAddr.04': u95.6i ;11
 GAddr.04': u63.6i ;11
 GAddr.04': u31.6i ;11
 GAddr.04': #R64.2i ;17
 GAddr.04': #TP058.1i ;20

GAddr.04z': v87.9o ;04
 GAddr.04z': #R64.1o ;17

GAddr.05': u07.7i ;11
 GAddr.05': u39.7i ;11
 GAddr.05': u71.7i ;11
 GAddr.05': v03.7i ;11
 GAddr.05': v35.7i ;11
 GAddr.05': v67.7i ;11
 GAddr.05': v75.7i ;11
 GAddr.05': v43.7i ;11
 GAddr.05': v11.7i ;11
 GAddr.05': u79.7i ;11

GAddr.05': u47.7i ;11
 GAddr.05': u15.7i ;11
 GAddr.05': u23.7i ;11
 GAddr.05': u55.7i ;11
 GAddr.05': u87.7i ;11
 GAddr.05': v19.7i ;11
 GAddr.05': v51.7i ;11
 GAddr.05': v59.7i ;11
 GAddr.05': v27.7i ;11
 GAddr.05': u95.7i ;11
 GAddr.05': u63.7i ;11
 GAddr.05': u31.7i ;11
 GAddr.05': #R62.2i ;17
 GAddr.05': #TP060.1i ;20

GAddr.05z': v86.3o ;04
 GAddr.05z': #R62.1o ;17

GAddr.06': u07.5i ;11
 GAddr.06': u39.5i ;11
 GAddr.06': u71.5i ;11
 GAddr.06': v03.5i ;11
 GAddr.06': v35.5i ;11
 GAddr.06': v67.5i ;11
 GAddr.06': v75.5i ;11
 GAddr.06': v43.5i ;11
 GAddr.06': v11.5i ;11
 GAddr.06': u79.5i ;11
 GAddr.06': u47.5i ;11
 GAddr.06': u15.5i ;11
 GAddr.06': u23.5i ;11
 GAddr.06': u55.5i ;11
 GAddr.06': u87.5i ;11
 GAddr.06': v19.5i ;11
 GAddr.06': v51.5i ;11
 GAddr.06': v59.5i ;11
 GAddr.06': v27.5i ;11
 GAddr.06': u95.5i ;11
 GAddr.06': u63.5i ;11
 GAddr.06': u31.5i ;11
 GAddr.06': #R66.2i ;17
 GAddr.06': #TP072.1i ;20

GAddr.06z': v87.7o ;04
 GAddr.06z': #R66.1o ;17

GND: v77.1i ;02
 GND: v77.19i ;02
 GND: v84.1i ;03
 GND: v83.1i ;03
 GND: v79.1i ;03
 GND: v85.1i ;03
 GND: v83.19i ;03
 GND: v84.19i ;03
 GND: v85.19i ;03
 GND: v79.19i ;03
 GND: v87.1i ;04
 GND: v82.1i ;04
 GND: v86.1i ;04

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	38	

v8			GND:	#C171.2o, #C169.2o, #C167.2o
v6			GND:	#C165.2o, #C163.2o, #C161.2o
v5			GND:	#C159.2o, #C157.2o, #C154.2o
v4			GND:	#C152.2o, #C150.2o, #C148.2o
	13i ;15		GND:	#C147.2o, #C145.2o, #C143.2o
	8i ;16		GND:	#C141.2o, #C138.2o
			GND:	#C179.2o, #C177.2o, #C175.2o ;23
			GND:	#C173.2o, #C172.2o, #C170.2o
			GND:	#C168.2o, #C81.2o
			GND:	#C186.2o, #C185.2o, #C184.2o ;23
			GND:	#C183.2o, #C182.2o, #C181.2o
			GND:	#C129.2o, #C127.2o, #C125.2o
			GND:	#C98.2o, #C71.2o, #C67.2o
			GND:	#C39.2o, #C35.2o
			GND:	#C201.2o, #C200.2o, #C199.2o ;23
			GND:	#C194.2o, #C198.2o, #C197.2o
			GND:	#C196.2o, #C195.2o, #C192.2o
			GND:	#C191.2o, #C190.2o, #C189.2o
			GND:	#C188.2o
			HAddr.00': u08.13i ;12	
			HAddr.00': u40.13i ;12	
			HAddr.00': u72.13i ;12	
			HAddr.00': v04.13i ;12	
			HAddr.00': v36.13i ;12	
			HAddr.00': v68.13i ;12	
			HAddr.00': v76.13i ;12	
			HAddr.00': v44.13i ;12	
			HAddr.00': v12.13i ;12	
			HAddr.00': u80.13i ;12	
			HAddr.00': u48.13i ;12	
			HAddr.00': u16.13i ;12	
			HAddr.00': u24.13i ;12	
			HAddr.00': u56.13i ;12	
			HAddr.00': u88.13i ;12	
			HAddr.00': v20.13i ;12	
			HAddr.00': v52.13i ;12	
			HAddr.00': v60.13i ;12	
			HAddr.00': v28.13i ;12	
			HAddr.00': u96.13i ;12	
			HAddr.00': u64.13i ;12	
			HAddr.00': u32.13i ;12	
			HAddr.00': #R77.2i ;17	
			HAddr.00': #TP075.1i ;20	
			HAddr.00z': v82.5o ;04	
			HAddr.00z': #R77.1o ;17	
			HAddr.01': u08.10i ;12	
			HAddr.01': u40.10i ;12	
			HAddr.01': u72.10i ;12	
			HAddr.01': v04.10i ;12	
			HAddr.01': v36.10i ;12	
			HAddr.01': v68.10i ;12	
			HAddr.01': v76.10i ;12	
			HAddr.01': v44.10i ;12	
			HAddr.01': v12.10i ;12	
			HAddr.01': u80.10i ;12	
			HAddr.01': u48.10i ;12	

HAddr.01': u1E..10i ;12	HAddr.03': u88.12i ;12
HAddr.01': u2E..10i ;12	HAddr.03': v20.12i ;12
HAddr.01': u5E..10i ;12	HAddr.03': v52.12i ;12
HAddr.01': u8E..10i ;12	HAddr.03': v60.12i ;12
HAddr.01': v2E..10i ;12	HAddr.03': v28.12i ;12
HAddr.01': v5E..10i ;12	HAddr.03': u96.12i ;12
HAddr.01': v6E..10i ;12	HAddr.03': u64.12i ;12
HAddr.01': v2E..10i ;12	HAddr.03': u32.12i ;12
HAddr.01': u9E..10i ;12	HAddr.03': #R75.2i ;17
HAddr.01': u64..10i ;12	HAddr.03': #TP077.1i ;20
HAddr.01': u3E..10i ;12	
HAddr.01': #R7E..2i ;17	
HAddr.01': #TP155.1i ;20	HAddr.03z': v82.7o ;04
	HAddr.03z': #R75.1o ;17
HAddr.01z': wE7.3o ;04	HAddr.04': u08.6i ;12
HAddr.01z': #R71.1o ;17	HAddr.04': u40.6i ;12
HAddr.02': u08..11i ;12	HAddr.04': u72.6i ;12
HAddr.02': u4C..11i ;12	HAddr.04': v04.6i ;12
HAddr.02': u72..11i ;12	HAddr.04': v36.6i ;12
HAddr.02': v04..11i ;12	HAddr.04': v68.6i ;12
HAddr.02': v36..11i ;12	HAddr.04': v76.6i ;12
HAddr.02': v68..11i ;12	HAddr.04': v44.6i ;12
HAddr.02': v76..11i ;12	HAddr.04': v12.6i ;12
HAddr.02': v44..11i ;12	HAddr.04': u80.6i ;12
HAddr.02': v12..11i ;12	HAddr.04': u48.6i ;12
HAddr.02': u80..11i ;12	HAddr.04': u16.6i ;12
HAddr.02': u48..11i ;12	HAddr.04': u24.6i ;12
HAddr.02': u16..11i ;12	HAddr.04': u56.6i ;12
HAddr.02': u24..11i ;12	HAddr.04': u88.6i ;12
HAddr.02': u56..11i ;12	HAddr.04': v20.6i ;12
HAddr.02': u88..11i ;12	HAddr.04': v52.6i ;12
HAddr.02': v20..11i ;12	HAddr.04': v60.6i ;12
HAddr.02': v52..11i ;12	HAddr.04': v28.6i ;12
HAddr.02': v60..11i ;12	HAddr.04': u96.6i ;12
HAddr.02': v28..11i ;12	HAddr.04': u64.6i ;12
HAddr.02': u96..11i ;12	HAddr.04': u32.6i ;12
HAddr.02': u64..11i ;12	HAddr.04': #R74.2i ;17
HAddr.02': u32..11i ;12	HAddr.04': #TP080.1i ;20
HAddr.02': #R73..2i ;17	
HAddr.02': #TP079.1i ;20	HAddr.04z': v82.14o ;04
	HAddr.04z': #R74.1o ;17
HAddr.02z': v82.9o ;04	HAddr.05': u08.7i ;12
HAddr.02z': #R73.1o ;17	HAddr.05': u40.7i ;12
HAddr.03': u08.12i ;12	HAddr.05': u72.7i ;12
HAddr.03': u40.12i ;12	HAddr.05': v04.7i ;12
HAddr.03': u72.12i ;12	HAddr.05': v36.7i ;12
HAddr.03': v04.12i ;12	HAddr.05': v68.7i ;12
HAddr.03': v36.12i ;12	HAddr.05': v76.7i ;12
HAddr.03': v68.12i ;12	HAddr.05': v44.7i ;12
HAddr.03': v76.12i ;12	HAddr.05': v12.7i ;12
HAddr.03': v44.12i ;12	HAddr.05': u80.7i ;12
HAddr.03': v12.12i ;12	HAddr.05': u48.7i ;12
HAddr.03': u80.12i ;12	HAddr.05': u16.7i ;12
HAddr.03': u48.12i ;12	HAddr.05': u24.7i ;12
HAddr.03': u16.12i ;12	HAddr.05': u56.7i ;12
HAddr.03': u24.12i ;12	HAddr.05': u88.7i ;12
HAddr.03': u56.12i ;12	HAddr.05': v20.7i ;12
	HAddr.05': v52.7i ;12

KEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	40	

HAddr.05': v60.7i ;12	LCAS: E106, #R110.1i, #R109.2i ;18
HAddr.05': v28.7i ;12	LRAS': E105, #R108.1i, #R107.2i ;18
HAddr.05': u96.7i ;12	M5V: E100, E200, #F1.1i ;19
HAddr.05': u64.7i ;12	
HAddr.05': u32.7i ;12	
HAddr.05': #R72.2i ;17	
HAddr.05': #TP066.1i ;20	MemData.00': u01.14o ;13
	MemData.00': u02.14o ;13
HAddr.05z': v82.12o ;04	MemData.00': u03.14o ;13
HAddr.05z': #R72.1o ;17	MemData.00': u04.14o ;13
	MemData.00': u05.14o ;14
HAddr.06': u08.5i ;12	MemData.00': u06.14o ;14
HAddr.06': u40.5i ;12	MemData.00': u07.14o ;14
HAddr.06': u72.5i ;12	MemData.00': u08.14o ;14
HAddr.06': v04.5i ;12	MemData.00': w02.2i ;16
HAddr.06': v36.5i ;12	MemData.00': v94.1i ;18
HAddr.06': v68.5i ;12	MemData.00': #TP103.1i ;20
HAddr.06': v76.5i ;12	
HAddr.06': v44.5i ;12	MemData.01': u09.14o ;13
HAddr.06': v12.5i ;12	MemData.01': u10.14o ;13
HAddr.06': u80.5i ;12	MemData.01': u11.14o ;13
HAddr.06': u48.5i ;12	MemData.01': u12.14o ;13
HAddr.06': u16.5i ;12	MemData.01': u13.14o ;14
HAddr.06': u24.5i ;12	MemData.01': u14.14o ;14
HAddr.06': u56.5i ;12	MemData.01': u15.14o ;14
HAddr.06': u88.5i ;12	MemData.01': u16.14o ;14
HAddr.06': v20.5i ;12	MemData.01': w02.17i ;16
HAddr.06': v52.5i ;12	MemData.01': v94.15o ;18
HAddr.06': v60.5i ;12	MemData.01': #TP104.1i ;20
HAddr.06': v28.5i ;12	
HAddr.06': u96.5i ;12	MemData.02': u17.14o ;13
HAddr.06': u64.5i ;12	MemData.02': u18.14o ;13
HAddr.06': u32.5i ;12	MemData.02': u19.14o ;13
HAddr.06': #R76.2i ;17	MemData.02': u20.14o ;13
HAddr.06': #TP078.1i ;20	MemData.02': u21.14o ;14
	MemData.02': u22.14o ;14
HAddr.06z': v82.16o ;04	MemData.02': u23.14o ;14
HAddr.06z': #R76.1o ;17	MemData.02': u24.14o ;14
	MemData.02': w02.4i ;16
LatA': v99.12o, v88.10i ;02	MemData.02': v94.2i ;18
	MemData.02': #TP105.1i ;20
LatB': v99.11o, v88.4i, v88.3i ;02	
LatC': v99.10o, v89.9i ;02	MemData.03': u25.14o ;13
	MemData.03': u26.14o ;13
LatchY.00: v99.3i, E136, v99.13i ;02	MemData.03': u27.14o ;13
	MemData.03': u28.14o ;13
LatchY.01: v99.2i, E36, v99.14i ;02	MemData.03': u29.14o ;14
	MemData.03': u30.14o ;14
LatD': v99.9o, v89.4i ;02	MemData.03': u31.14o ;14
	MemData.03': u32.14o ;14
LatE': v99.4o, v91.9i ;02	MemData.03': w02.15i ;16
	MemData.03': v94.14o ;18
LatF': v99.5o, v91.4i ;02	MemData.03': #TP106.1i ;20
LatG': v99.6o, v91.12i ;02	MemData.04': u33.14o ;13
	MemData.04': u34.14o ;13
LatH': v99.7o, v91.1i ;02	MemData.04': u35.14o ;13
	MemData.04': u36.14o ;13
	MemData.04': u37.14o ;14

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	41	

MemData.04': ~~u77.140~~ ;14
 MemData.04': ~~u78.140~~ ;14
 MemData.04': ~~u79.140~~ ;14
 MemData.04': ~~u80.140~~ ;14
 mData.04': ~~w01.17i~~ ;16
 MemData.04': ~~v94.11o~~ ;18
 MemData.04': ~~#TP112.1i~~ ;20

 MemData.05': ~~u77.140~~ ;13
 MemData.05': ~~u78.140~~ ;13
 MemData.05': ~~u79.140~~ ;13
 MemData.05': ~~u80.140~~ ;13
 MemData.05': ~~u81.140~~ ;14
 MemData.05': ~~u82.140~~ ;14
 MemData.05': ~~u83.140~~ ;14
 MemData.05': ~~u84.140~~ ;14
 MemData.05': ~~u85.140~~ ;14
 MemData.05': ~~u86.140~~ ;14
 MemData.05': ~~u87.140~~ ;14
 MemData.05': ~~u88.140~~ ;14
 MemData.05': ~~w01.4i~~ ;16
 MemData.05': ~~v94.6i~~ ;18
 MemData.05': ~~#TP113.1i~~ ;20

 MemData.CE': ~~u77.140~~ ;13
 MemData.CE': ~~u78.140~~ ;13
 MemData.CE': ~~u79.140~~ ;13
 MemData.CE': ~~u80.140~~ ;13
 MemData.CE': ~~u81.140~~ ;14
 MemData.CE': ~~u82.140~~ ;14
 MemData.CE': ~~u83.140~~ ;14
 MemData.CE': ~~u84.140~~ ;14
 MemData.CE': ~~u85.140~~ ;14
 MemData.CE': ~~u86.140~~ ;14
 MemData.CE': ~~u87.140~~ ;14
 MemData.CE': ~~u88.140~~ ;14
 MemData.CE': ~~w01.15i~~ ;16
 MemData.CE': ~~v94.10o~~ ;18
 MemData.CE': ~~#TP114.1i~~ ;20

 MemData.C7': ~~u77.140~~ ;13
 MemData.C7': ~~u78.140~~ ;13
 MemData.C7': ~~u79.140~~ ;13
 MemData.C7': ~~u80.140~~ ;13
 MemData.C7': ~~u81.140~~ ;14
 MemData.C7': ~~u82.140~~ ;14
 MemData.C7': ~~u83.140~~ ;14
 MemData.C7': ~~u84.140~~ ;14
 MemData.C7': ~~u85.140~~ ;14
 MemData.C7': ~~u86.140~~ ;14
 MemData.C7': ~~u87.140~~ ;14
 MemData.C7': ~~u88.140~~ ;14
 MemData.C7': ~~w01.11i~~ ;16
 MemData.C7': ~~v94.12o~~ ;18
 MemData.C7': ~~#TP110.1i~~ ;20

 MemData.08': ~~u65.140~~ ;13
 MemData.08': ~~u66.140~~ ;13
 MemData.08': ~~u67.140~~ ;13
 MemData.08': ~~u68.140~~ ;13
 MemData.08': ~~u69.140~~ ;14
 MemData.08': ~~u70.140~~ ;14
 MemData.08': ~~u71.140~~ ;14
 MemData.08': ~~u72.140~~ ;14
 MemData.08': ~~w01.2i~~ ;16
 MemData.08': ~~v94.5i~~ ;18
 MemData.08': ~~#TP111.1i~~ ;20

 MemData.09': ~~u73.140~~ ;13
 MemData.09': ~~u74.140~~ ;13
 MemData.09': ~~u75.140~~ ;13
 MemData.09': ~~u76.140~~ ;13

MemData.09': ~~u77.140~~ ;14
 MemData.09': ~~u78.140~~ ;14
 MemData.09': ~~u79.140~~ ;14
 MemData.09': ~~u80.140~~ ;14
 MemData.09': ~~w01.17i~~ ;16
 MemData.09': ~~v94.11o~~ ;18
 MemData.09': ~~#TP112.1i~~ ;20

 MemData.10': ~~u81.140~~ ;13
 MemData.10': ~~u82.140~~ ;13
 MemData.10': ~~u83.140~~ ;13
 MemData.10': ~~u84.140~~ ;13
 MemData.10': ~~u85.140~~ ;14
 MemData.10': ~~u86.140~~ ;14
 MemData.10': ~~u87.140~~ ;14
 MemData.10': ~~u88.140~~ ;14
 MemData.10': ~~w01.4i~~ ;16
 MemData.10': ~~v94.6i~~ ;18
 MemData.10': ~~#TP113.1i~~ ;20

 MemData.11': ~~u89.140~~ ;13
 MemData.11': ~~u90.140~~ ;13
 MemData.11': ~~u91.140~~ ;13
 MemData.11': ~~u92.140~~ ;13
 MemData.11': ~~u93.140~~ ;14
 MemData.11': ~~u94.140~~ ;14
 MemData.11': ~~u95.140~~ ;14
 MemData.11': ~~u96.140~~ ;14
 MemData.11': ~~w01.15i~~ ;16
 MemData.11': ~~v94.10o~~ ;18
 MemData.11': ~~#TP114.1i~~ ;20

 MemData.12': ~~u97.140~~ ;13
 MemData.12': ~~u98.140~~ ;13
 MemData.12': ~~u99.140~~ ;13
 MemData.12': ~~v00.14o~~ ;13
 MemData.12': ~~v01.14o~~ ;14
 MemData.12': ~~v02.14o~~ ;14
 MemData.12': ~~v03.14o~~ ;14
 MemData.12': ~~v04.14o~~ ;14
 MemData.12': ~~w01.6i~~ ;16
 MemData.12': ~~v94.7i~~ ;18
 MemData.12': ~~#TP115.1i~~ ;20

 MemData.13': ~~v05.14o~~ ;13
 MemData.13': ~~v06.14o~~ ;13
 MemData.13': ~~v07.14o~~ ;13
 MemData.13': ~~v08.14o~~ ;13
 MemData.13': ~~v09.14o~~ ;14
 MemData.13': ~~v10.14o~~ ;14
 MemData.13': ~~v11.14o~~ ;14
 MemData.13': ~~v12.14o~~ ;14
 MemData.13': ~~w01.13i~~ ;16
 MemData.13': ~~v94.9o~~ ;18
 MemData.13': ~~#TP116.1i~~ ;20

 MemData.14': ~~v13.14o~~ ;13
 MemData.14': ~~v14.14o~~ ;13
 MemData.14': ~~v15.14o~~ ;13

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE	DWG NO. 156P11186	SHEET REV.
	TITLE	SCHEMATIC, MSC	A4	42 OF	B

MemData.14': v16.14o ;13	MemData.19': v55.14o ;13
MemData.14': v17.14o ;14	MemData.19': v56.14o ;13
MemData.14': v18.14o ;14	MemData.19': v57.14o ;14
MemData.14': v19.14o ;14	MemData.19': v58.14o ;14
MemData.14': v20.14o ;14	MemData.19': v59.14o ;14
MemData.14': w01.8i ;16	MemData.19': v60.14o ;14
MemData.14': v94.8i ;18	MemData.19': v92.15i ;16
MemData.14': #TP117.1i ;20	MemData.19': v93.13o ;18
MemData.15': v21.14o ;13	MemData.19': #TP122.1i ;20
MemData.15': v22.14o ;13	MemData.20': v61.14o ;13
MemData.15': v23.14o ;13	MemData.20': v62.14o ;13
MemData.15': v24.14o ;13	MemData.20': v63.14o ;13
MemData.15': v25.14o ;14	MemData.20': v64.14o ;13
MemData.15': v26.14o ;14	MemData.20': v65.14o ;14
MemData.15': v27.14o ;14	MemData.20': v66.14o ;14
MemData.15': v28.14o ;14	MemData.20': v67.14o ;14
MemData.15': w01.11i ;16	MemData.20': v68.14o ;14
MemData.15': v93.15o ;18	MemData.20': v92.6i ;16
MemData.15': #TP118.1i ;20	MemData.20': v93.3i ;18
MemData.16': v29.14o ;13	MemData.20': #TP123.1i ;20
MemData.16': v30.14o ;13	MemData.21': v69.14o ;13
MemData.16': v31.14o ;13	MemData.21': v70.14o ;13
MemData.16': v32.14o ;13	MemData.21': v71.14o ;13
MemData.16': v33.14o ;14	MemData.21': v72.14o ;13
MemData.16': v34.14o ;14	MemData.21': v73.14o ;14
MemData.16': v35.14o ;14	MemData.21': v74.14o ;14
MemData.16': v36.14o ;14	MemData.21': v75.14o ;14
MemData.16': v92.2i ;16	MemData.21': v76.14o ;14
MemData.16': v93.1i ;18	MemData.21': v92.13i ;16
MemData.16': #TP119.1i ;20	MemData.21': v93.12o ;18
MemData.17': v37.14o ;13	MemData.21': #TP124.1i ;20
MemData.17': v38.14o ;13	MRef': E38, v88.9i ;02
MemData.17': v39.14o ;13	P12V: E1, E101, #F3.1i ;19
MemData.17': v40.14o ;13	P5V: E50, E51, E150, E151, #F2.1i ;19
MemData.17': v41.14o ;14	ppClk: E9, #R112.1i, #R111.2i ;18
MemData.17': v42.14o ;14	RAS': E5, v90.1i, v90.3i ;02
MemData.17': v43.14o ;14	RAS': #R104.1i, #R103.2i ;18
MemData.17': v44.14o ;14	
MemData.17': v92.17i ;16	
MemData.17': v93.14o ;18	
MemData.17': #TP120.1i ;20	
MemData.18': v45.14o ;13	RASA': u01.4i ;05
MemData.18': v46.14o ;13	RASA': u09.4i ;05
MemData.18': v47.14o ;13	RASA': u17.4i ;05
MemData.18': v48.14o ;13	RASA': u25.4i ;05
MemData.18': v49.14o ;14	RASA': u33.4i ;05
MemData.18': v50.14o ;14	RASA': u41.4i ;05
MemData.18': v51.14o ;14	RASA': u49.4i ;05
MemData.18': v52.14o ;14	RASA': u57.4i ;05
MemData.18': v92.4i ;16	RASA': u65.4i ;05
MemData.18': v93.2i ;18	RASA': u73.4i ;05
MemData.18': #TP121.1i ;20	RASA': u81.4i ;05
MemData.19': v53.14o ;13	RASA': u89.4i ;05
MemData.19': v54.14o ;13	RASA': u97.4i ;05
	RASA': v05.4i ;05

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	43	

RASA': v13.4i ;05	RASC': v39.4i ;07
RASA': v21.4i ;05	RASC': v47.4i ;07
RASA': v29.4i ;05	RASC': v55.4i ;07
RASA': v37.4i ;05	RASC': v63.4i ;07
RASA': v45.4i ;05	RASC': v71.4i ;07
RASA': v53.4i ;05	RASC': #R28.2i ;17
RASA': v61.4i ;05	RASC': #TP030.1i ;20
RASA': v69.4i ;05	RASCz': v78.11o ;02
RASA': #R8.2i ;17	RASCz': #R28.1o ;17
RASA': #TP002.1i ;20	
RASAz': v78.8o ;02	RASD': u04.4i ;08
RASAz': #R8.1o ;17	RASD': u12.4i ;08
 	RASD': u20.4i ;08
RASB': u02.4i ;06	RASD': u28.4i ;08
RASB': u10.4i ;06	RASD': u36.4i ;08
RASB': u18.4i ;06	RASD': u44.4i ;08
RASB': u26.4i ;06	RASD': u52.4i ;08
RASB': u34.4i ;06	RASD': u60.4i ;08
RASB': u42.4i ;06	RASD': u68.4i ;08
RASB': u50.4i ;06	RASD': u76.4i ;08
RASB': u58.4i ;06	RASD': u84.4i ;08
RASB': u66.4i ;06	RASD': u92.4i ;08
RASB': u74.4i ;06	RASD': v00.4i ;08
RASB': u82.4i ;06	RASD': v08.4i ;08
RASB': u90.4i ;06	RASD': v16.4i ;08
RASB': u98.4i ;06	RASD': v24.4i ;08
RASB': v06.4i ;06	RASD': v32.4i ;08
RASB': v14.4i ;06	RASD': v40.4i ;08
RASB': v22.4i ;06	RASD': v48.4i ;08
RASB': v30.4i ;06	RASD': v56.4i ;08
RASB': v38.4i ;06	RASD': v64.4i ;08
RASB': v46.4i ;06	RASD': v72.4i ;08
RASB': v54.4i ;06	RASD': #R38.2i ;17
RASB': v62.4i ;06	RASD': #TP036.1i ;20
RASB': v70.4i ;06	
RASB': #R18.2i ;17	RASDz': v78.3o ;02
RASB': #TP024.1i ;20	RASDz': #R38.1o ;17
RASBz': v78.6o ;02	RASE': u05.4i ;09
RASBz': #R18.1o ;17	RASE': u13.4i ;09
 	RASE': u21.4i ;09
RASC': u03.4i ;07	RASE': u29.4i ;09
RASC': u11.4i ;07	RASE': u37.4i ;09
RASC': u19.4i ;07	RASE': u69.4i ;09
RASC': u27.4i ;07	RASE': v01.4i ;09
RASC': u35.4i ;07	RASE': v33.4i ;09
RASC': u43.4i ;07	RASE': v65.4i ;09
RASC': u51.4i ;07	RASE': v73.4i ;09
RASC': u59.4i ;07	RASE': v41.4i ;09
RASC': u67.4i ;07	RASE': v09.4i ;09
RASC': u75.4i ;07	RASE': u77.4i ;09
RASC': u83.4i ;07	RASE': u45.4i ;09
RASC': u91.4i ;07	RASE': u53.4i ;09
RASC': u99.4i ;07	RASE': u85.4i ;09
RASC': v07.4i ;07	RASE': v17.4i ;09
RASC': v15.4i ;07	RASE': v49.4i ;09
RASC': v23.4i ;07	RASE': v57.4i ;09
RASC': v31.4i ;07	RASE': v25.4i ;09

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET 44 OF		

RASE': u93.4i ;09
 RASE': u61.4i ;09
 RASE': #R48.2i ;17
 RASE': #TP042.1i ;20

RASEz': v81.8o ;02
 RASEz': #R48.1o ;17

RASF': u06.4i ;10
 RASF': u38.4i ;10
 RASF': u70.4i ;10
 RASF': v02.4i ;10
 RASF': v34.4i ;10
 RASF': v66.4i ;10
 RASF': v74.4i ;10
 RASF': v42.4i ;10
 RASF': v10.4i ;10
 RASF': u78.4i ;10
 RASF': u46.4i ;10
 RASF': u14.4i ;10
 RASF': u22.4i ;10
 RASF': u54.4i ;10
 RASF': u86.4i ;10
 RASF': v18.4i ;10
 RASF': v50.4i ;10
 RASF': v58.4i ;10
 RASF': v26.4i ;10
 RASF': u94.4i ;10
 RASF': u62.4i ;10
 RASF': u30.4i ;10
 RASF': #R58.2i ;17
 RASF': #TP064.1i ;20

RASFz': v81.6o ;02
 RASFz': #R58.1o ;17

RASG': v59.4i ;11
 RASG': v27.4i ;11
 RASG': u95.4i ;11
 RASG': u63.4i ;11
 RASG': u31.4i ;11
 RASG': u23.4i ;11
 RASG': u15.4i ;11
 RASG': u07.4i ;11
 RASG': u39.4i ;11
 RASG': u71.4i ;11
 RASG': v03.4i ;11
 RASG': v35.4i ;11
 RASG': v67.4i ;11
 RASG': v75.4i ;11
 RASG': v43.4i ;11
 RASG': v11.4i ;11
 RASG': u79.4i ;11
 RASG': u47.4i ;11
 RASG': u55.4i ;11
 RASG': u87.4i ;11
 RASG': v19.4i ;11
 RASG': v51.4i ;11
 RASG': #R68.2i ;17

RASG': #TP070.1i ;20

RASGz': v81.11o ;02
 RASGz': #R68.1o ;17

RASH': u08.4i ;12
 RASH': u40.4i ;12
 RASH': u72.4i ;12
 RASH': v04.4i ;12
 RASH': v36.4i ;12
 RASH': v68.4i ;12
 RASH': v76.4i ;12
 RASH': v44.4i ;12
 RASH': v12.4i ;12
 RASH': u80.4i ;12
 RASH': u48.4i ;12
 RASH': u16.4i ;12
 RASH': u24.4i ;12
 RASH': u56.4i ;12
 RASH': u88.4i ;12
 RASH': v20.4i ;12
 RASH': v52.4i ;12
 RASH': v60.4i ;12
 RASH': v28.4i ;12
 RASH': u96.4i ;12
 RASH': u64.4i ;12
 RASH': u32.4i ;12
 RASH': #R78.2i ;17
 RASH': #TP076.1i ;20

RASHz': v81.3o ;02
 RASHz': #R78.1o ;17

SAddr.00: E32, v83.17i, v77.2i ;03
 SAddr.00: v85.11i, v79.8i ;03
 SAddr.00: v82.15i, v87.4i ;04
 SAddr.00: v86.13i, v80.6i ;04
 SAddr.00: w00.2i ;18

SAddr.01: E132, v83.11i, v77.8i ;03
 SAddr.01: v79.13i, v84.6i ;03
 SAddr.01: v87.17i, v86.2i ;04
 SAddr.01: v80.15i, v85.4i ;04
 SAddr.01: w00.4i ;18

SAddr.02: E33, v83.13i, v77.6i ;03
 SAddr.02: v79.15i, v84.4i ;03
 SAddr.02: v82.11i, v87.8i ;04
 SAddr.02: v80.17i, v85.2i ;04
 SAddr.02: w00.13o ;18

SAddr.03: E133, v83.15i, v77.4i ;03
 SAddr.03: v79.17i, v84.2i ;03
 SAddr.03: v82.13i, v87.6i ;04
 SAddr.03: v86.11i, v80.8i ;04
 SAddr.03: w00.14o ;18

SAddr.04: E34, v83.4i, v77.13i ;03
 SAddr.04: v79.2i, v84.15i ;03

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	45	

SAddr.04:	v82.6i, v87.11i ;04	SDI.03:	E195, v95.3i ;15
SAddr.04:	v86.8i, v85.17i ;04	SDI.03z':	v95.4o ;15
SAddr.04:	w00.15o ;18	SDI.03z':	#R84.1o ;18
SAddr.05:	E134, v83.6i, v77.11i ;03	SDI.04':	u34.2i, u35.2i, u36.2i ;13
SAddr.05:	v79.4i, v84.13i ;03	SDI.04':	u33.2i
SAddr.05:	v82.8i, v86.17i ;04	SDI.04':	u38.2i, u39.2i, u40.2i ;14
SAddr.05:	v80.2i, v85.15i ;04	SDI.04':	u37.2i
SAddr.05:	w00.3i ;18	SDI.04':	#R85.2i ;18
SAddr.06:	E35, v83.2i, v77.15i ;03	SDI.04':	#TP084.1i ;20
SAddr.06:	v85.8i, v84.17i ;03	SDI.04:	E94, v95.13i ;15
SAddr.06:	v82.4i, v87.13i ;04	SDI.04z':	v95.12o ;15
SAddr.06:	v86.6i, v80.11i ;04	SDI.04z':	#R85.1o ;18
SAddr.06:	w00.1i ;18	SDI.05':	u42.2i, u43.2i, u44.2i ;13
SDI.00':	u02.2i, u03.2i, u04.2i ;13	SDI.05':	u41.2i
SDI.00':	u01.2i	SDI.05':	u46.2i, u47.2i, u48.2i ;14
SDI.00':	u06.2i, u07.2i, u08.2i ;14	SDI.05':	u45.2i
SDI.00':	u05.2i	SDI.05':	#R86.2i ;18
SDI.00':	#R81.2i ;18	SDI.05':	#TP083.1i ;20
SDI.00':	#TP088.1i ;20	SDI.05:	E194, v95.1i ;15
SDI.00:	E96, v95.9i ;15	SDI.05z':	v95.2o ;15
SDI.00z':	v95.8o ;15	SDI.05z':	#R86.1o ;18
SDI.00z':	#R81.1o ;18	SDI.06':	u50.2i, u51.2i, u52.2i ;13
SDI.01':	u10.2i, u11.2i, u12.2i ;13	SDI.06':	u49.2i
SDI.01':	u09.2i	SDI.06':	u54.2i, u55.2i, u56.2i ;14
SDI.01':	u14.2i, u15.2i, u16.2i ;14	SDI.06':	u53.2i
SDI.01':	u13.2i	SDI.06':	#R87.2i ;18
SDI.01':	#R82.2i ;18	SDI.06':	#TP082.1i ;20
SDI.01':	#TP087.1i ;20	SDI.06:	E93, v96.9i ;15
SDI.01:	E196, v95.5i ;15	SDI.06z':	v96.8o ;15
SDI.01z':	v95.6o ;15	SDI.06z':	#R87.1o ;18
SDI.01z':	#R82.1o ;18	SDI.07':	u58.2i, u59.2i, u60.2i ;13
SDI.02':	u18.2i, u19.2i, u20.2i ;13	SDI.07':	u57.2i
SDI.02':	u17.2i	SDI.07':	u62.2i, u63.2i, u64.2i ;14
SDI.02':	u22.2i, u23.2i, u24.2i ;14	SDI.07':	u61.2i
SDI.02':	u21.2i	SDI.07':	#R88.2i ;18
SDI.02':	#R83.2i ;18	SDI.07':	#TP081.1i ;20
SDI.02':	#TP086.1i ;20	SDI.07:	E193, v96.5i ;15
SDI.02:	E95, v95.11i ;15	SDI.07z':	v96.6o ;15
SDI.02z':	v95.10o ;15	SDI.07z':	#R88.1o ;18
SDI.02z':	#R83.1o ;18	SDI.08':	u66.2i, u67.2i, u68.2i ;13
SDI.03':	u26.2i, u27.2i, u28.2i ;13	SDI.08':	u65.2i
SDI.03':	u25.2i	SDI.08':	u70.2i, u71.2i, u72.2i ;14
SDI.03':	u30.2i, u31.2i, u32.2i ;14	SDI.08':	u69.2i
SDI.03':	u29.2i	SDI.08':	#R89.2i ;18
SDI.03':	#R84.2i ;18	SDI.08':	#TP096.1i ;20
SDI.03':	#TP085.1i ;20		

KEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		
	TITLE	DWG NO. 156P11186	SHEET REV.
	SCHEMATIC, MSC	DWG SIZE A4	46 OF B

SDI.08: E92, v96.11i ;15
 SDI.08z': v96.10o ;15
 SDI.08z': #R89.1o ;18
 SDI.09': u74.2i, u75.2i, u76.2i ;13
 SDI.09': u73.2i
 SDI.09': u78.2i, u79.2i, u80.2i ;14
 SDI.09': u77.2i
 SDI.09': #R90.2i ;18
 SDI.09': #TP095.1i ;20
 SDI.09: E192, v96.3i ;15
 SDI.09z': v96.4o ;15
 SDI.09z': #R90.1o ;18
 SDI.10': u82.2i, u83.2i, u84.2i ;13
 SDI.10': u81.2i
 SDI.10': u86.2i, u87.2i, u88.2i ;14
 SDI.10': u85.2i
 SDI.10': #R91.2i ;18
 SDI.10': #TP094.1i ;20
 SDI.10: E91, v96.13i ;15
 SDI.10z': v96.12o ;15
 SDI.10z': #R91.1o ;18
 SDI.11': u90.2i, u91.2i, u92.2i ;13
 SDI.11': u89.2i
 SDI.11': u94.2i, u95.2i, u96.2i ;14
 SDI.11': u93.2i
 SDI.11': #R92.2i ;18
 SDI.11': #TP093.1i ;20
 SDI.11: E191, v96.1i ;15
 SDI.11z': v96.2o ;15
 SDI.11z': #R92.1o ;18
 SDI.12': u98.2i, u99.2i, v00.2i ;13
 SDI.12': u97.2i
 SDI.12': v02.2i, v03.2i, v04.2i ;14
 SDI.12': v01.2i
 SDI.12': #R93.2i ;18
 SDI.12': #TP092.1i ;20
 SDI.12: E89, v97.9i ;15
 SDI.12z': v97.8o ;15
 SDI.12z': #R93.1o ;18
 SDI.13': v06.2i, v07.2i, v08.2i ;13
 SDI.13': v05.2i
 SDI.13': v10.2i, v11.2i, v12.2i ;14
 SDI.13': v09.2i
 SDI.13': #R94.2i ;18
 SDI.13': #TP091.1i ;20
 SDI.13: E189, v97.5i ;15
 SDI.13z': v97.6o ;15
 SDI.13z': #R94.1o ;18
 SDI.14': v14.2i, v15.2i, v16.2i ;13
 SDI.14': v13.2i
 SDI.14': v18.2i, v19.2i, v20.2i ;14
 SDI.14': v17.2i
 SDI.14': #R95.2i ;18
 SDI.14': #TP090.1i ;20
 SDI.14: E88, v97.11i ;15
 SDI.14z': v97.10o ;15
 SDI.14z': #R95.1o ;18
 SDI.15': v22.2i, v23.2i, v24.2i ;13
 SDI.15': v21.2i
 SDI.15': v26.2i, v27.2i, v28.2i ;14
 SDI.15': v25.2i
 SDI.15': #R96.2i ;18
 SDI.15': #TP089.1i ;20
 SDI.15: E188, v97.3i ;15
 SDI.15z': v97.4o ;15
 SDI.15z': #R96.1o ;18
 SDI.16': v30.2i, v31.2i, v32.2i ;13
 SDI.16': v29.2i
 SDI.16': v34.2i, v35.2i, v36.2i ;14
 SDI.16': v33.2i
 SDI.16': #R97.2i ;18
 SDI.16': #TP102.1i ;20
 SDI.16: E87, v97.13i ;15
 SDI.16z': v97.12o ;15
 SDI.16z': #R97.1o ;18
 SDI.17': v38.2i, v39.2i, v40.2i ;13
 SDI.17': v37.2i
 SDI.17': v42.2i, v43.2i, v44.2i ;14
 SDI.17': v41.2i
 SDI.17': #R98.2i ;18
 SDI.17': #TP101.1i ;20
 SDI.17: E187, v97.1i ;15
 SDI.17z': v97.2o ;15
 SDI.17z': #R98.1o ;18
 SDI.18': v46.2i, v47.2i, v48.2i ;13
 SDI.18': v45.2i
 SDI.18': v50.2i, v51.2i, v52.2i ;14
 SDI.18': v49.2i

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS	DWG SIZE	DWG NO. 156P11186		SHEET REV.
			A4	SHEET 47 OF	

SDI.18': #R99.2i ;18		SDO.08: w01.18o, E23 ;16
SDI.18': #TP100.1i ;20		SDO.09: w01.3o, E123 ;16
SDI.18: E86, v98.9i ;15		SDO.10: w01.16o, E24 ;16
SDI.18z': v98.8o ;15		SDO.11: w01.5o, E124 ;16
SDI.18z': #R99.1o ;18		SDO.12: w01.14o, E25 ;16
SDI.19': v54.2i, v55.2i, v56.2i ;13		SDO.13: w01.7o, E125 ;16
SDI.19': v53.2i		SDO.14: w01.12o, E26 ;16
SDI.19': v58.2i, v59.2i, v60.2i ;14		SDO.15: w01.9o, E126 ;16
SDI.19': v57.2i		SDO.16: v92.18o, E27 ;16
SDI.19': #R100.2i ;18		SDO.17: v92.3o, E127 ;16
SDI.19': #TP099.1i ;20		SDO.18: v92.16o, E28 ;16
SDI.19: E186, v98.5i ;15		SDO.19: v92.5o, E128 ;16
SDI.19z': v98.6o ;15		SDO.20: v92.14o, E29 ;16
SDI.19z': #R100.1o ;18		SDO.21: v92.7o, E129 ;16
SDI.20': v62.2i, v63.2i, v64.2i ;13		Se1A: v88.8o, v78.10i ;02
SDI.20': v61.2i		Se1B: v88.6o, v78.4i ;02
SDI.20': v66.2i, v67.2i, v68.2i ;14		Se1C: v89.8o, v78.13i ;02
SDI.20': v65.2i		Se1D: v89.6o, v78.1i ;02
SDI.20': #R101.2i ;18		Se1E: v91.8o, v81.10i ;02
SDI.20': #TP098.1i ;20		Se1F: v91.6o, v81.4i ;02
SDI.20: E85, v98.11i ;15		Se1G: v91.11o, v81.13i ;02
SDI.20z': v98.10o ;15		Se1H: v91.3o, v81.1i ;02
SDI.20z': #R101.1o ;18		VCC: #C35.1i, #C39.1i, #C67.1i ;23
SDI.21': v70.2i, v71.2i, v72.2i ;13		VCC: #C71.1i, #C98.1i, #C125.1i
SDI.21': v69.2i		VCC: #C127.1i, #C129.1i, #C181.1i
SDI.21': v74.2i, v75.2i, v76.2i ;14		VCC: #C182.1i, #C183.1i, #C184.1i
SDI.21': v73.2i		VCC: #C185.1i, #C186.1i, #C188.1i
SDI.21': #R102.2i ;18		VCC: #C189.1i, #C190.1i, #C191.1i
SDI.21': #TP097.1i ;20		VCC: #C192.1i, #C195.1i, #C196.1i
SDI.21: E185, v98.3i ;15		VCC: #C197.1i, #C198.1i, #C194.1i
SDI.21z': v98.4o ;15		VCC: #C199.1i, #C200.1i, #C201.1i
SDI.21z': #R102.1o ;18		Write': E138, v90.5i ;03
SDO.00: w02.18o, E18 ;16		Write': w00.6i ;18
SDO.01: w02.3o, E118 ;16		WriteA': u01.3i ;05
SDO.02: w02.16o, E19 ;16		
SDO.03: w02.5o, E119 ;16		
SDO.04: w02.14o, E21 ;16		
SDO.05: w02.7o, E121 ;16		
SDO.06: w02.12o, E22 ;16		
SDO.07: w02.9o, E122 ;16		

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	48	

WriteA': u09.3i ;05	WriteC': u35.3i ;07
WriteA': u17.3i ;05	WriteC': u43.3i ;07
WriteA': u25.3i ;05	WriteC': u51.3i ;07
WriteA': u33.3i ;05	WriteC': u59.3i ;07
WriteA': u41.3i ;05	WriteC': u67.3i ;07
WriteA': u49.3i ;05	WriteC': u75.3i ;07
WriteA': u57.3i ;05	WriteC': u83.3i ;07
WriteA': u65.3i ;05	WriteC': u91.3i ;07
WriteA': u73.3i ;05	WriteC': u99.3i ;07
WriteA': u81.3i ;05	WriteC': v07.3i ;07
WriteA': u89.3i ;05	WriteC': v15.3i ;07
WriteA': u97.3i ;05	WriteC': v23.3i ;07
WriteA': v05.3i ;05	WriteC': v31.3i ;07
WriteA': v13.3i ;05	WriteC': v39.3i ;07
WriteA': v21.3i ;05	WriteC': v47.3i ;07
WriteA': v29.3i ;05	WriteC': v55.3i ;07
WriteA': v37.3i ;05	WriteC': v63.3i ;07
WriteA': v45.3i ;05	WriteC': v71.3i ;07
WriteA': v53.3i ;05	WriteC': #R29.2i ;17
WriteA': v61.3i ;05	WriteC': #TP028.1i ;20
WriteA': v69.3i ;05	
WriteA': #R9.2i ;17	WriteCz': v79.9o ;03
WriteA': #TP016.1i ;20	WriteCz': #R29.1o ;17
WriteAz': v77.3o ;03	WriteD': u04.3i ;08
WriteAz': #R9.1o ;17	WriteD': u12.3i ;08
	WriteD': u20.3i ;08
WriteB': u02.3i ;06	WriteD': u28.3i ;08
WriteB': u10.3i ;06	WriteD': u36.3i ;08
WriteB': u18.3i ;06	WriteD': u44.3i ;08
WriteB': u26.3i ;06	WriteD': u52.3i ;08
WriteB': u34.3i ;06	WriteD': u60.3i ;08
WriteB': u42.3i ;06	WriteD': u68.3i ;08
WriteB': u50.3i ;06	WriteD': u76.3i ;08
WriteB': u58.3i ;06	WriteD': u84.3i ;08
WriteB': u66.3i ;06	WriteD': u92.3i ;08
WriteB': u74.3i ;06	WriteD': v00.3i ;08
WriteB': u82.3i ;06	WriteD': v08.3i ;08
WriteB': u90.3i ;06	WriteD': v16.3i ;08
WriteB': u98.3i ;06	WriteD': v24.3i ;08
WriteB': v06.3i ;06	WriteD': v32.3i ;08
WriteB': v14.3i ;06	WriteD': v40.3i ;08
WriteB': v22.3i ;06	WriteD': v48.3i ;08
WriteB': v30.3i ;06	WriteD': v56.3i ;08
WriteB': v38.3i ;06	WriteD': v64.3i ;08
WriteB': v46.3i ;06	WriteD': v72.3i ;08
WriteB': v54.3i ;06	WriteD': #R39.2i ;17
WriteB': v62.3i ;06	WriteD': #TP034.1i ;20
WriteB': v70.3i ;06	
WriteB': #R19.2i ;17	WriteDz': v85.14o ;03
WriteB': #TP022.1i ;20	WriteDz': #R39.1o ;17
WriteBz': v84.12o ;03	WriteE': u05.3i ;09
WriteBz': #R19.1o ;17	WriteE': u13.3i ;09
	WriteE': u21.3i ;09
WriteC': u03.3i ;07	WriteE': u29.3i ;09
WriteC': u11.3i ;07	WriteE': u37.3i ;09
WriteC': u19.3i ;07	WriteE': u69.3i ;09
WriteC': u27.3i ;07	WriteE': v01.3i ;09

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	49	

WriteE': v33.3i ;09	WriteG': v03.3i ;11
WriteE': v65.3i ;09	WriteG': v35.3i ;11
WriteE': v73.3i ;09	WriteG': v67.3i ;11
WriteE': v41.3i ;09	WriteG': v75.3i ;11
WriteE': v09.3i ;09	WriteG': v43.3i ;11
WriteE': u77.3i ;09	WriteG': v11.3i ;11
WriteE': u45.3i ;09	WriteG': u79.3i ;11
WriteE': u53.3i ;09	WriteG': u47.3i ;11
WriteE': u85.3i ;09	WriteG': u55.3i ;11
WriteE': v17.3i ;09	WriteG': u87.3i ;11
WriteE': v49.3i ;09	WriteG': v19.3i ;11
WriteE': v57.3i ;09	WriteG': v51.3i ;11
WriteE': v25.3i ;09	WriteG': #R69.2i ;17
WriteE': u93.3i ;09	WriteG': #TP068.1i ;20
WriteE': u61.3i ;09	
WriteE': #R49.2i ;17	WriteGz': v87.5o ;04
WriteE': #TP056.1i ;20	WriteGz': #R69.1o ;17
WriteEz': v80.7o ;04	WriteH': u08.3i ;12
WriteEz': #R49.1o ;17	WriteH': u40.3i ;12
WriteF': u06.3i ;10	WriteH': u72.3i ;12
WriteF': u38.3i ;10	WriteH': v04.3i ;12
WriteF': u70.3i ;10	WriteH': v36.3i ;12
WriteF': v02.3i ;10	WriteH': v68.3i ;12
WriteF': v34.3i ;10	WriteH': v76.3i ;12
WriteF': v66.3i ;10	WriteH': v44.3i ;12
WriteF': v74.3i ;10	WriteH': v12.3i ;12
WriteF': v42.3i ;10	WriteH': u80.3i ;12
WriteF': v10.3i ;10	WriteH': u48.3i ;12
WriteF': u78.3i ;10	WriteH': u16.3i ;12
WriteF': u46.3i ;10	WriteH': u24.3i ;12
WriteF': u14.3i ;10	WriteH': u56.3i ;12
WriteF': u22.3i ;10	WriteH': u88.3i ;12
WriteF': u54.3i ;10	WriteH': v20.3i ;12
WriteF': u86.3i ;10	WriteH': v52.3i ;12
WriteF': v18.3i ;10	WriteH': v60.3i ;12
WriteF': v50.3i ;10	WriteH': v28.3i ;12
WriteF': v58.3i ;10	WriteH': u96.3i ;12
WriteF': v26.3i ;10	WriteH': u64.3i ;12
WriteF': u94.3i ;10	WriteH': u32.3i ;12
WriteF': u62.3i ;10	WriteH': #R79.2i ;17
WriteF': u30.3i ;10	WriteH': #TP074.1i ;20
WriteF': #R59.2i ;17	WriteHz': v82.18o ;04
WriteF': #TP062.1i ;20	WriteHz': #R79.1o ;17
WriteFz': v86.16o ;04	ZGND: E90, E80, E70, E60, E40, E30 ;19
WriteFz': #R59.1o ;17	ZGND: E20, E10, E110, E120, E130
WriteG': v59.3i ;11	ZGND: E140, E160, E170, E180, E190
WriteG': v27.3i ;11	ZGND: #C193.2i, #C164.2i, #C107.2i
WriteG': u95.3i ;11	ZGND: #C42.2i, #C202.2i, #C203.2i
WriteG': u63.3i ;11	ZGND: #C204.2i, #C41.1i, #C187.1i
WriteG': u31.3i ;11	ZGND: #CR1.1o ;19
WriteG': u23.3i ;11	ZM5V: #CR1.2i ;19
WriteG': u15.3i ;11	ZM5V: #F1.2o, #C41.2i, #C187.2i ;19
WriteG': u07.3i ;11	ZM5V: #C86.1i, #C88.1i, #C90.1i ;21
WriteG': u39.3i ;11	ZM5V: #C91.1i, #C93.1i, #C95.1i
WriteG': u71.3i ;11	ZM5V: #C97.1i, #C100.1i, #C102.1i

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS			DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC	SHEET		50	OF	

ZM5V:	#C104.1i, #C1106.1i, #C108.1i	ZP12V:	#C167.1i, #C169.1i
ZM5V:	#C110.1i, #C1112.1i, #C114.1i	ZP12V:	#C171.1i, #C174.1i
ZM5V:	#C117.1i, #C1119.1i, #C121.1i	ZP12V:	#C176.1i, #C178.1i
ZM5V:	#C123.1i, #C1124.1i, #C43.1i	ZP5V:	#R111.1i, #R109.1i, #R107.1i ;18
ZM5V:	#C45.1i, #C477.1i, #C49.1i	ZP5V:	#R105.1i, #R103.1i
ZM5V:	#C52.1i, #C544.1i, #C56.1i	ZP5V:	#F2.2o, #C203.1i, #C202.1i ;19
ZM5V:	#C58.1i, #C599.1i, #C61.1i	ZP5V:	#C204.1i
ZM5V:	#C63.1i, #C655.1i, #C68.1i		
ZM5V:	#C70.1i, #C722.1i, #C74.1i		
ZM5V:	#C75.1i, #C777.1i, #C79.1i		
ZM5V:	#C84.1i, #CZ_1i, #C4.1i		
ZM5V:	#C6.1i, #C8_1i, #C9.1i		
ZM5V:	#C11.1i, #C133.1i, #C15.1i		
ZM5V:	#C18.1i, #C20.1i, #C22.1i		
ZM5V:	#C24.1i, #C25.1i, #C27.1i		
ZM5V:	#C29.1i, #C31.1i, #C34.1i		
ZM5V:	#C36.1i, #C38.1i, #C40.1i		
ZM5V:	#C126.1i, #C128.1i, #C130.1i		
ZM5V:	#C133.1i, #C135.1i, #C137.1i		
ZM5V:	#C139.1i, #C140.1i, #C142.1i		
ZM5V:	#C144.1i, #C146.1i, #C149.1i		
ZM5V:	#C151.1i, #C153.1i, #C155.1i		
ZM5V:	#C156.1i, #C158.1i, #C160.1i		
ZM5V:	#C162.1i, #C166.1i		
ZM5V:	#C81.1i, #C13B.1i, #C170.1i ;23		
ZM5V:	#C172.1i, #C173.1i, #C175.1i		
ZM5V:	#C177.1i, #C179.1i		
ZP12V:	#F3.2o, #C164.1i, #C107.1i ;19		
ZP12V:	#C42.1i, #C133.1i		
ZP12V:	#C89.1i, #C92.1i, #C94.1i ;22		
ZP12V:	#C96.1i, #C97.1i, #C101.1i		
ZP12V:	#C103.1i, #C105.1i		
ZP12V:	#C109.1i, #C111.1i		
ZP12V:	#C113.1i, #C115.1i		
ZP12V:	#C116.1i, #C118.1i		
ZP12V:	#C120.1i, #C122.1i		
ZP12V:	#C131.1i, #C132.1i		
ZP12V:	#C134.1i, #C136.1i, #C46.1i		
ZP12V:	#C48.1i, #C50.1i, #C51.1i		
ZP12V:	#C53.1i, #C55.1i, #C57.1i		
ZP12V:	#C60.1i, #C62.1i, #C64.1i		
ZP12V:	#C66.1i, #C69.1i, #C73.1i		
ZP12V:	#C76.1i, #C78.1i, #C80.1i		
ZP12V:	#C82.1i, #C83.1i, #C85.1i		
ZP12V:	#C87.1i, #C1.1i, #C3.1i		
ZP12V:	#C5.1i, #C7.1i, #C180.1i		
ZP12V:	#C10.1i, #C12.1i, #C14.1i		
ZP12V:	#C16.1i, #C17.1i, #C19.1i		
ZP12V:	#C21.1i, #C23.1i, #C26.1i		
ZP12V:	#C28.1i, #C30.1i, #C32.1i		
ZP12V:	#C33.1i, #C37.1i, #C44.1i		
ZP12V:	#C138.1i, #C141.1i		
ZP12V:	#C143.1i, #C145.1i		
ZP12V:	#C147.1i, #C148.1i		
ZP12V:	#C150.1i, #C152.1i		
ZP12V:	#C154.1i, #C157.1i		
ZP12V:	#C159.1i, #C161.1i		
ZP12V:	#C163.1i, #C165.1i		

XEROX	PROPRIETARY NOTE ON COVER SHEET APPLIES TO ALL SHEETS		DWG SIZE A4	DWG NO. 156P11186		SHEET REV. B
	TITLE	SCHEMATIC, MSC		SHEET	51	