

%
Page Numbers: Yes First Page: 1
Heading:

TriconD.mc March 8, 1979
title[TriconD.mc - March 8, 1979]; ** diagnostics for the Dorado disk controller

TEST	DESCRIPTION
------	-------------

The first part of these tests will run with no disk present
 PreBegin Checks basic IO and Muffler input, and halts on an intentional parity err
 Begin start of main diagnostics
 CheckState checks that all known muffler bits are in their correct state
 TagReg Checks loading of the TAG register - static mode
 Ram Tests the Format Ram - both addressing and contents
 Fifo Tests writing and reading of the Fifo - also test write wake-up logic
 FifoStep Allows to step (in Passive mode) the controller through Fifo operation
 IsDiskSpinning Looks and the disk status and branches to done if not ready and on-line

The rest of the tests require a disk to be present and running
 Tag Write Tag register, block, and wait for appropriate wake-up
 WakeUps checks basic sector and index wake-ups
 SectorCounters Loads Sub-sector counter and checks for the right number of sectors

NOTE: In all testing, the bits that were found to be in error are left in register "Errors". As an example if Errors containd 200 and the test is for controller state KSTATE, then the signal on the muffler KSTATE "bit 200" (ie EnableRun) would have an unexpected value.

***** - emulator code for CheckTAG test
 *if the disk task is ever blocked, then this loop will run, and if EMUCount goes to zero then the DSK t
 *task will be woken up via Notify. It is up to the disk micro-code to notice that there was no actual h
 *ardware wake-up.

```
    set[xtask, 0]; top level; KnowRBase[Errors];
    set[EMULocx, 201]; mc[EMULoc, EMULocx]; *EMU task PC counter
```

EMULoop:

```
RBase <- RBase[EMUcount];
Pd<- EMUcount, at[EMULocx];      **Test for already zero
SkipIf[alu#0];
Branch[EMULoop];
EMUcount <- (EMUcount)-1;        **EMU count down loop
SkipIf[alu#0];
Wakeup[DSK];      *Notify if just gone to Zero

Branch[EMULoop];

set[xtask, IP[DSK]];
```

```

***** - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
** check out the muffler reading scheme and compare the results
*** read by the microcode with what Midas reads
PreBegin:
    T←DiskControl; *At this point set TIOA with Bmux to disk TIOA
    TIOA←T;
    T ← noRunEnable;
Out: Output ← T;
    RBase←RBase[Errors];
    Noop;
    T←10C;
    TIOA[DiskMuff];
    Output ← T;
    T ← TIOA&STKP; *Lets check that TIOA got set correctly
    T ← T and (177400C); *mask TIOA
    Errors ← T xor (DiskMuff);
    SkpIf[alu=0];
    TIOAErr0:
        Error; *Value in TIOA not equal to DiskMuff (011C)

InNoPck: Errors ← InputNoPe;
    Noop;
    Noop;
    Noop;

InPck: Id ← Input;
    Noop;
    Noop;
    Noop;

CheckMuffs:
    call[read20Muffs], T← StateMuffs;
    Dmux100← T;

    call[read20Muffs], T← StatusMuffs;
    Dmux101← T;

    call[read20Muffs], T← RamMuffs;
    Dmux102← T;

    call[read20Muffs], T← TagMuffs;
    Dmux103← T;

    call[read20Muffs], T← FifoMuffs;
    Dmux104← T;

    T←177400C; *At this point set TIOA with Bmux 377
    TIOA←T;
Peck: Errors ← Input; *There is no input for this TIOA address.
    Noop; *This should therefore cause an I0in pari err
Good.PE.Hit: Branch[Begin]; *Compair Disk Mufflers against Midas Mufflers
PCKFailed:
    Error; *Processor Input Parity test failed!!!
    *No device was selected to drive IOB

```

```
***** - - - - -  
** Check all signals on mufflers and see that they are reasonable at this point  
** This means masking off all signals that we can't be sure of.
```

```
Begin:  
    Noop;
```

```
Check.State:  
    call[clear-disk];  
    call[read20Muffs], T+ StateMuffs;  
    T ← T XOR (70C);      *Normalise the bits read  
    Errors←T AND (76377C); *mask of just the bits that are determinate  
    SkipIf[alu=0];
```

```
State.Errs:  
    Error;  *Compare "1" bit(s) with muffler word KSTATE
```

```
        call[read20Muffs], T+ StatusMuffs;  
        T+T xor (16000C);      *Normalise the bits read  
        T+T xor (3C);      *Normalise the bits read  
        Errors←T and (177737C); *mask of just the bits that are determinate  
        SkipIf[alu=0];
```

```
Stat.Errs:  
    Error;  *Compare "1" bit(s) with muffler word KSTAT
```

```
        call[read20Muffs], T+ FifoMuffs;  
        Errors ← T xor (2000C); *Normalise the bits read  
        SkipIf[alu=0];
```

```
Fifo.Errs:  
    Error;  *Compare "1" bit(s) with muffler word KFIFO
```

```

*** write the TAG register with various data.
** I must avoid values that make the disk to barf
** read value via the mufflers and compare
** the value written into the TAG register is immediately
** available for reading on the mufflers
** run as DiskTASK only - no blocks/wakeups

TagReg:
    call[clear-disk];
    Count<- (1000000C);           *initialize counter and TAG value

TagRegL:
    Noop;
    TIOA[DiskTag];
    Output <- Count;
    call[read20Mufffs], T<- TAGmuffs;
    T<- T xor (Count);
    SkipIf[alu=0];   *skip if ok

TagRegErr1:
    Error;  *tag Register not equal to data written

    Pd <- (Count) and (160000C);
    SkipIf[alu=0];
    Count <- (Count) rsh 1. Skip[];
    Count<- (Count) - 1;
    LoopUntil[alu=0; TagRegL];      *skip if around to zero again

```

```
***** - - - - -  
*Issue# DriveSelect tag instructions to select drives values of 0 to 17  
*and see that the controller selects the appropriate drives  
*( DrSel is a subroutine that issues a drive select from value in "T"  
* and returns with select.0.,select.1 in bits 14.,15 of T)  
DriveSelect:  
    call[clear-disk];      *initialize controller & clear any wakeups  
    call[init-ram]; *turn on RunEnable  
    call[read1Muff], T← RunEnableMuff;      *Now check to see if RunEnable is on  
    SkpIf[alu#0]; *skip if RunEnable set  
DriveSelE:  
    Error; *RunEnable should be set at this point  
  
    Nop;  
    call[Set-CKDrive], Count← A0;      *Select drive 0  
    SkpIf[alu=0];  
DriveSelE0:  
    Error; ***didn't select 0  
  
    call[Set-CKDrive], Count← (Count)+1;      *Select drive 1  
    Pd← (T) xor (Count);  
    SkpIf[alu=0], Errors←T;  
DriveSelE1:  
    Error; ***didn't select 1  
  
    call[Set-CKDrive], Count← (Count)+1;      *Select drive 2  
    Pd← T xor (Count);  
    SkpIf[alu=0], Errors←T;  
DriveSelE2:  
    Error; ***didn't select 2  
    Nop;  
  
ds3:  
    Nop;  
    call[Set-CKDrive], Count← (Count)+1;      *Select drive 3 through 16b  
    Pd← T xor (3C);  
    SkpIf[alu=0], Errors←T;  
DriveSelE3:  
    Error; ***didn't select 3  
  
    Pd← (Count) xor (17C); *Do this until we get to drive 16  
    LoopUntil[alu=0, ds3];  
  
    Nop;  
    call[Set-CKDrive], Count← (Count)+1;      *Select drive 17b  
    SkpIf[alu=0], Errors←T;  
DriveSelE17:  
    Error; ***didn't select 0
```

 *First initialize the controller into an active Write command and check the muffler's
 *If the controller doesn't run this test right, you might try the StepFifo routine

```
Fifo:
  Noop;
  KScr<- 123C;      *Initialize read value
  KScr2<- 123C;     *Initialize write value
  call[clear-disk];
  TIOA[DiskTag], T <- T-T; *Make sure Tag register is 0
  Output<- T;
  call[init-ram];
  Call[SetDrive], T<-37C; *Deselect drive so command is not executed
  T<-100C;             *write header command
  call[SendCommand], T<- T + (1000C);      *set Debug mode so controller becomes Active
  call[read20Muffs], T<- StateMuffs;
  T <- T xor (364C);   *Normalise the bits read
  Errors<-T and (374C); *mask of just the bits that are determinate
  SkipIf[alu=0];
FifoError:
  Error;   *Controller in wrong state after Write command
  *Compair "1" bit(s) with muffler KSTATE

FifoOut:
  Noop;
  call[read20Muffs], T<- FifoMuffs;          *First see that R/W address pointers are zero
  Errors<-T and (377C);
  SkipIf[alu=0];
FifoOutE0:    *The Fifo address counters are wrong
  Error;   *Compair should be zero

  Call[MakeRandom], T<- KScr2;      *Get a new random number for next write
  TIOA[DiskData];
  KScr2<- Output<- T;           *write new number           [ KFIFO = 6000 ]
  call[read1Muff], T<- IOBPLerrMuff;   *Check that Output didn't cause a parity error
  SkipIf[alu=0];
FifoOutE1:
  Error;   *Controller detected IOB parity error
  *due to the previous write
  call[read20Muffs], T<- FifoMuffs;          *Check R/W address pointers again
  T<-T and (5777C);   *CntDone' is not determinat
  T<-T xor (5000C);
  Errors<-T xor (21C);
  SkipIf[alu=0];
FifoOutE2:    *The Fifo state is wrong KFIFO should be 7021
  Error;   *The Fifo address counters should be 21
  *OutRegFull should be 1 (2000 bit)

  KScr3<- 21C;      *Initialize Read/write address pointer
*****Now start the main loop
FifoLoop:
  Count <- 16C;
```

```

*****First do 14 writes checking parity,fifo address pointers, and wake-up
FifoLoop:
    Noop;
    Call[MakeRandom], T← KScr2;      *Get a new random number for next write
    TIOA[DiskData];
    KScr2← Output+ T;           *Output and save the new number
    call[read1Muff], T← IOBPErrMuff;      *Check that Output didn't cause a parity error
    SkipIf[alu=0];
FifoWriteC0:
    Error;   *Controller detected IOB parity error
              *due to the previous write
    KScr3 ← (KScr3) + (20C);      *Now update the R/W address register
    KScr3 ← (KScr3) and (377C);
    call[read20Muffs], T← FifoMuffs;      *Now see that R/W address counters are correct
    T←T and (377C);
    Errors ← T xor (KScr3);
    SkipIf[alu=0];
FifoWriteC1:   *The Fifo address counters are wrong
    Error;   *Compare KFIO (bits 8,,16) with KScr3

    T ← RSH[KScr3,4];      *Now compute the difference between
    Errors ← T;           *words in Fifo = (Waddr-Raddr)&17b
    T ← (KScr3) and (17C);
    T ← (Errors) - T;
    Errors ← T and (17C);
    Call[Read1Muff], T ← WriteTWmuff;      *Read state of Write Task Wakeup
    Pd ← (Errors) ~ (16C);   *See if the value should be on or off
    SkipUnless[alu<0], Errors ← T;       *save read value in Errors
    T← (T) xor (1C);          *normalize value
    SkipIf[alu=0];           *and skip if it is what it should be
    Branch[FifoErrCheck];
    Branch[FifoWritecont];
FifoErrCheck:
    T← (Count) xor (3C);
    SkipIf[alu=0];
FifoWriteC2:   *Write wakeup Error
    Error;   *Value read is in Errors

FifoWritecont:
    Count← (Count) - 1;
    LoopUntil[alu=0, FifoLoop];
    Noop;

    Count ← 16C;

```

```
*****Now do 14 reads checking data and fifo address pointers
FifoRLoop:
    Noop;
    Call[MakeRandom], T+KScr;           *Update random number for reading
    KScr ← T;
    T10A[diskData];
    T← Input;
    Errors ← (KScr) xor T;
    SkipIf[alu=0];
FifoReadE0:
    Error;  *bad value from Fifo (KScr = good value)

    T ← (KScr3) and (17C);  *update the Read portion of R/W addr register
    Pd ← T xor (17C);
    SkipUnless[alu=0], KScr3 ← (KScr3) + 1;
    KScr3 ← (KScr3) - (20C);

    Noop;
    call[read20Muffs], T← FifoMuffs;      *Now see that R/W address counters are correct
    T← T and (377C);
    Errors ← T xor (KScr3);
    SkipIf[alu=0];
FifoReadE1:
    Error;  *Compare "1" bit(s) with muffler word KFIFO

    Pd← (KScr) xor (123C);
    SkipUnless[alu=0];      *exit test if we got our original random number
    Branch[FifoDone];
    Count← (Count) - 1;
    LoopUntil[alu=0,FifoRLoop];      *Keep reading some words

    Branch[FifoLoop];        *Go back and write some more words

FifoDone:
    Call[clear-disk];          *Clear out Debug Mode
    Call[clear-disk];          *Turn off Active
    Branch[IsDiskSpinning];
```

```

***** -
**Set the controller up so that the midas STEP command can be used to observe
**the state of the controller as a word is loaded into the controller and progresses
**to the output register

FifoStep:
    Noop;
    call[clear-disk];
    TIOA[DiskTag], T ← T-T;
    Output← T;
    call[init-ram]; *Turn on RunEnable so Fifo can be loaded
    *
    *Fifo is initialized and empty [ KFIFO = 2000 ] [ KSTATE = 354 ]
    T ← 1C;

Set-Pasive:   *Midas must be in Pasiv mode for this test
    TIOA[DiskData], Breakpoint;      *TIOA = 12
    Noop;  *InRegister is loaded [ KFIFO = 2000 ]

S-out:  Output← T;      *Write data (see ALUA) [ KFIFO = 2000 ]
S-IR:   Noop;  *InRegister is loaded [ KFIFO = 2400 ]
S-Fifo: Noop;  *Fifo ← InRegister [ KFIFO = 2020 ]
        Noop;  *FifoEmpty+0 (no muff) [ KFIFO = 2020 ]
S-OR:   Noop;  *OutRegister ← Fifo [ KFIFO = 3021 ]
S-In:   KScr←Input; *IOB+OutRegister [ KFIFO = 3021 ]
S-Ck:   B ← KScr, Breakpoint; *Read data (see ALUA) [ KFIFO = 2021 ]
        T ← T lcy 1, Branch[S-out];  *Change data and do again
%
On successive passes through this loop, KFIFO is incremented by 21 as the two 4 bit address counters increment modulo 16. The data written and read is 1 left shifted 1 for each pass, and is on the "BMux" so you can see it in passive mode on the ALUA muffler.
The valid values for instruction "S-Ck" are:
KFIFO= 3021 3042 3063 3104 3126 3146 3167 3210 3231 3252 3273 3314 3335 3356 3377 3000
ALUA= 0001 0002 0004 0010 0020 0040 0100 0200 0400 1000 2000 4000 10000 20000 40000 100000
%
***** -
**Now check things that require a disk to be up and spinning

IsDiskSpinning:
    Call[clear-disk];      *Clear out previous states
    call[init-ram]; *turn on RunEnable
    call[read20Muffs], T← StatusMuffs;
    T ← T and (16000C);
    SkipIf[alu=0];
    Branch[Done];  *Done if the disk is not up and ready

```

```

**** - - - - -
** write the TAG register with incrementing data, thru all values
*** read value via the mufflers and compare
** start as DiskTASK then block and wait for Hardware Wakeup
** The emulator has a timeout loop which will generate a Wakeup to be detected as an error
** this checks out clearTWS, block, and TAG wakeups

Tag:
    call[clear-disk];
    CountS<-5C;           *read the 5 TWMUFFS
    call[ReadMuffS], T<- IndexTWMuff;      *address of 1st muffler to read
    SkipIf[alu=0];        *skip if wakeups cleared

TagE0:
    Error;   *wakeups not cleared

    call[init-ram]; *turn on RunEnable
    call[read1Muff], T<- RunEnableMuff;      *Now check to see if RunEnable is on
    SkipIf[alu#0];        *skip if RunEnable set

TagE1:
    Error;   *RunEnable should be set at this point

    Count<- (1C);      *shift 1 bit ~ primarily tests wake-ups

TagLoop:
    NoOp;
    Pd <- (Count) and (70000C);          *See if the new number should enable Wake-Up
    Branch[NoWkUp,alu=0];

    NoOp;   *Micro placement
    call[SendTag], T<- Count;            *returns via Wakeup
    SkipIf[alu#0],Errors+T; *Test to see that return was not due to time out

TagWkUpE0:
    Error;   *Was woken up by EMU timeout

    Branch[TagCk];

NoWkUp:
    call[SendTag], T<- Count;            *returns via time-out
    SkipIf[alu=0],Errors+T; *Test to see that return was not due to time out

TagWkUpE1:
    Error;   *Was woken up by Hardware

TagCk:
    T<- TAGmuffS;       *Micro placement
    call[read20Muffs];     *Now see if the data is correct
    Errors<- T xor (Count);
    SkipIf[alu=0];        *skip if ok

TagE2:
    Error;   *Wrote "Count" into TAG register

    Count<- (Count) lsh 1;
    LoopUntil[alu=0, TagLoop];        *test for done

```

```
***** - - - - -  
**Try the basic Sector and Index wake-up logic  
WakeUps:  
    call[clear-disk];  
    call[init-ram]; *turn on RunEnable  
    EMUcount<-A1;  
  
WakeIdx:  
    Noop;  
    Call[DoClear], T<- clearSTW;  
    Block; *block for wake-up -- timeout @ 17ms  
  
    CountS<-5C;  
    Call[ReadMuffs], T<- IndexTWmuff; *See what woke up the task  
    Pd <- T and (SectorTWBit);  
    LoopUntil[alu=0,WakeIdx], Errors<-T; *Loop until not a Sector wake-up  
  
    Pd <- T xor (IndexTWBit);  
    SkipIf[alu=0];  
WakeIdxErr:  
    Error; *No INDEX wake-ups???  
  
    EMUcount <- A1;  
WakeSec:  
    Noop;  
    Call[DoClear], T<- clearITW;  
    Block; *block for wake-up -- timeout after 17ms  
  
    CountS<-5C;  
    Call[ReadMuffs], T<- IndexTWmuff; *See what woke up the task  
    Pd <- T and (IndexTWBit);  
    LoopUntil[alu=0,WakeSec], Errors<-T; *Loop until not an Index wake-up  
    Noop;  
  
    Pd <- T xor (SectorTWBit);  
    SkipIf[alu=0];  
WakeSecErr:  
    Error; *No SECTOR wake-ups???
```

```

****Now put all reasonable values of SubSector counts and check for the right number of Sectors

SectorCounters:
    call[clear-disk];
    call[ihit-ram]; *turn on RunEnable . 

Sectors117:
    Call[SetSector], T ← A0;
    Call[DoClear], T← clearATWs;
    Call[SendCommand], T+ReadyAndIndex;
    EMUcount ← A1,Block;      *block for wake-up -- timeout after 17ms

    CountS←5C;
    Call[ReadMuffs], T← IndexTWMuff;           *See what woke up the task
    Pd ← T and (IndexTWBit);
    SkipIf[alu#0], Errors←T;

WakeSecErr117:
    Error;  *Wake-Up was NOT an Index
    *WaitRillIndex command probably failed
    Errors ← A0;

117Loop:
    Call[DoClear], T← clearATWs;
    EMUcount ← (1000C),Block;      *block for wake-up -- timeout after 150us

    CountS←5C;
    Call[ReadMuffs], T← IndexTWMuff;           *See what woke up the task
    Pd ← T and (IndexTWBit);
    LoopUntil[alu#0,117Loop], Errors ← (Errors)+1;

    Pd ← (Errors) xor (117D);
    SkipIf[alu=0];

SectorErr117:  *With a value of 0 in the Sub-Sector counters,
    Error;  *there should have been a count of 117d sectors.

Sectors30:
    Call[SetSector], T ← AlltoCount;
    Call[DoClear], T← clearATWs;
    Call[SendCommand], T+ReadyAndIndex;
    EMUcount ← A1,Block;      *block for wake-up -- timeout after 17ms

    CountS←5C;
    Call[ReadMuffs], T← IndexTWMuff;           *See what woke up the task
    Pd ← T and (IndexTWBit);
    SkipIf[alu#0], Errors←T;

WakeIdxErr30:
    Error;  *Wake-Up was NOT an Index
    *WaitRillIndex command probably failed
    Errors ← A0;

30Loop:
    Call[DoClear], T← clearATWs;
    EMUcount ← (4000C),Block;      *block for wake-up -- timeout after 600us

    CountS←5C;
    Call[ReadMuffs], T← IndexTWMuff;           *See what woke up the task
    Pd ← T and (IndexTWBit);
    LoopUntil[alu#0,30Loop], Errors ← (Errors)+1;

    Pd ← (Errors) xor (30D);
    SkipIf[alu=0];

SectorErr30:  *With a value of 3 in the Sub-Sector counters,
    Error;  *there should have been a count of 30d sectors.

Sectors9:
    Call[SetSector], T ← Tricount;
    Call[DoClear], T← clearATWs;
    Call[SendCommand], T+ReadyAndIndex;
    EMUcount ← A1,Block;      *block for wake-up -- timeout after 17ms

    CountS←5C;
    Call[ReadMuffs], T← IndexTWMuff;           *See what woke up the task
    Pd ← T and (IndexTWBit);
    SkipIf[alu#0], Errors←1;

WakeIdxErr9:
    Error;  *Wake-Up was NOT an Index
    *WaitRillIndex command probably failed

```

```
    Errors ← A0;
9Loop:
    Call[DoClear], T← clearATWS;
    EMUcount ← 20000C,Block;      *block for wake-up ~ timeout after 2000us

    CountS←5C;
    Call[ReadMuffs], T← IndexTWMUFF;      *See what woke up the task
    Pd ← T and (IndexTWBit);
    LoopUntil[alu#0,9Loop], Errors ← (Errors)+1;
    Noop;

    Pd ← (Errors) xor (9D);
    SkipIf[alu=0];
SectorErr9:      *With a value of 0 in the Sub-Sector counters,
    Error;  *there should have been a count of 9d sectors.

***** - - - - - - - - - - - - - - - - - - - - - - - - - - - -
    call[clear-disk];
    branch[Done];  *Done with diagnostics
```

```

***** - - - - - 
Subroutine; *****
***** - - - - - 
read1Muff: *muffler number is in T
    TIOA[DiskMuff], Global;
    Output+ T;
    noop;
    T+ Input;
    Pd+ T, Return; *returns with alu test hanging

***** - - - - - 
read20Muffs: *muffler number is in T
    CountS+ 20C, Global; *Set count to 20
    Branch[foo], KScrS+ A0; *clear out starting value
***** - - - - - 
ReadMuffs: *T plus count in CountS
    KScrS+ A0,Global; *clear out starting value

foo: TIOA[DiskMuff],KScr4+T;
loopRdMf:
    Output+ KScr4, KScr4+ (KScr4) + 1;
    CountS+ (CountS) - 1;
    branch[.+3, alu<0], KScrS+ (KScrS) lcy 1;
    T+ input;
    KScrS+ (KScrS) OR T, branch[loopRdMf];

    KScrS+ T+ (KScrS) rcy 1, return; *values are returned in KScrS and T

***** - - - - - 
DoClear: *Bits to be cleared are in T
    *Noop,Global;
    TIOA[DiskMuff],Global;
    Output+ T; Noop; Noop; *Noops required for wake-ups to clear
    return;

***** - - - - - 
*** returns when a seek/tagTW is actually seen - or when the EMU task times out
***An actual hardware wakeup will cause the subroutine to return -1
***An EMU timeout will return 0
SendTag: *TAG value is in T
    KScrL+ Link;
    top level; ****
    TIOA[DiskTag];
    Output+ T;
    call[read1Muff], T+ IOBPER1Muff; *Check that Output didn't cause a parity error
    SkpIf[alu=0];
OutPerr:
    Link+KScrL,branch[.], breakpoint; *due to the previous write
    Noop;
SndTagL:
    Call[DoClear], T+ clearALibutTagTW;
    EMUcount + 40C,Block; *block for wake-up --3us maximum

    CountS+5C; *block for wake-up
    Call[ReadMuffs], T+ IndexTWmuff; *See what woke up the task
    SkpUnless[alu=0], KScrS+T; *Loop back and wait for another wakeup
    Branch[TagTWseen]; *Loop back and wait for another wakeup
    Pd + T and (4C);
    LoopWhile[alu=0, SndTagL]; *Loop back and wait for another wakeup

    Noop;
TagTWseen:
    Call[DoClear], T+ clearALL;

    subroutine; ****
    Link+ KScrL;
    EMUcount + A0; *stop the Emulator task from counting
    T + KScrS, Return;

***** - - - - - 
SetDrive:
    TIOA[DiskTag],Global;
    Output+ T; *First set the value in the 12 bit register
    T + T OR (DrvSelect1AG); *drive select plus DriveTag bit
    Output+ T; *Now turn on the strobe

```

```

T ← T and (7777C);      *drive select only
Output← T; Return;      *Finally turn off the strobe

SetSector:
    KScrl ← Link;Global;
    top level;      *****
    Call[SetDrive];
    T ← T or (SectorCntEnable);
    Call[SetDrive];

    subroutine;      *****
    Link← KScrl;
    Return;

SendCommand:      *command is in T
    TIOA[DiskControl],Global;
    Output← T; return;

clearDisk:
    RBase←RBase[Errors],Global;      *Not needed
    KScrl ← Link;
    Top Level;      *****
    T← EMUloc;      *set the EMU PC to its loop
    Link← T;
    LdTPC← EMU;
    EMUcount←A0;      *Clear EMU counter
    T←DiskControl;  *Set TIOA with Bmux to a disk TIOA
    TIOA←T;
    T←NoRunEnable;  *Turn off RunEnable
    subroutine;      *****
    Link← KScrl;
    Output← T; Return;

initRam:      *init format Ram in Diablo format
    TIOA[DiskRam];
    T← 1C;      *header count - 1
    Output← T;
    T← 7C;      *label count - 1
    Output← T;
    T← 377C;      *data count - 1
    Output← T; T← T - T;
    Output← T;      *Unused block = 0
    T← 104C;      *look for D1Trident sync pattern/read command
    Output← T;
    T← 204C;      *write command
    Output← T;
    T← 4C;      *init command
    Output← T; T← T - T;
    Output← T;      *reset command is 0
    T← 33C;      *write delay first block
    Output← T;
    T← 6C;      *write delay successive blocks
    Output← T;
    T← 11C;      *read delay first block
    Output← T;
    T← 2C;      *read delay successive blocks
    Output← T;
    Output← T; T← T - 1;      *head select delay is also 2
    Output← T; T← T - 1;      *no. of ECC words - 1 = 1
    Output← T;      *the constant 1 - 1 = 0
    Output← T;      *must write last word to turn on RunEnable
    TIOA[DiskControl];      *no wakeups 'til Ready&Index
    T← ReadyAndIndex;
    Output← T;
    TIOA[DiskMuff];
    T← clearAll;      *clearErrors + clearTWs and returns
    Output← T, Return;

*And now my own favorite random number generator
*You give it some number, and it returns a new number

```

```
MakeRandom:    *Old value is in T
    Pd ← T,Global;
    Branch[.+3,alu<0], T ← T LSH 1; *Skip to return
    T ← T xor {77000C};
    T ← T xor {213C};           *XOR by value 77213
    Return; *and Return

Set-CKDrive:
    KScrL ← Link,Global;
    top Level;      *****
    Call[SetDrive] T←Count;
    Call[read1Muff], T←DiskSelectMuff;      *muffler number is in T
    KScrS←T lsh 1;  *Read the two DriveSelect mufflers
    Call[read1Muff], T←DiskSelectMuff+1;      *muffler number is in T
    subroutine;
    Link← KScrL;      *****

T← (KScrS) or T, Return;
    top Level;      *****
```

```

* Disk-Defs.mc - last modified December 10, 1978 6:17 PM
** stored in [ivy]<D1source>Emu.dm

    TITLE[Tricond-Defs.mc - January 9, 1979 3:50 PM];
* m[noop, ilc[(branch[.+1])]];           *Defined in Preamble.mc
m[skipif, BRGO[tsd] BAT[.+2,#1,#2]];

***** - - - - -
    TASKN[DSK, 14];
*** TIOA values for disk

    Device[DiskControl, 10];
    Device[DiskMuff, 11];
    Device[DiskData, 12];
    Device[DiskRam, 13];
    Device[DiskTag, 14];

***** - - - - -
*** Rm register names
RmRegion[diskrms];
    rv[Errors, 0];
    rv[KScr, 0];
    rv[KScr2, 0];
    rv[KScr3, 0];
    rv[KScr4, 0];
    rv[Count, 0];
    rv[CountS, 0];
    rv[KScrS, 0];
    rv[KScrL, 0];
    rv[EMUcount, 0];
    rv[Dmux100, 0];
    rv[Dmux101, 0];
    rv[Dmux102, 0];
    rv[Dmux103, 0];
    rv[Dmux104, 0];

***** - - - - -
*** Muffler constants

    mc[StatusMuffs, 20];
    mc[NotReadyBit, StatusMuffs, 5];
    mc[writeErrorMuff, StatusMuffs, 16];
    mc[readErrorMuff, StatusMuffs, 17];

    mc[StateMuffs, 0];
    mc[IndexTWmuff, StateMuffs, 1];
    mc[SectorTWmuff, StateMuffs, 2];
    mc[SeekTWmuff, StateMuffs, 3];          *seek or tag TW
    mc[TagTWmuff, StateMuffs, 3];          *seek or tag TW
    mc[ReadTWmuff, StateMuffs, 4];
    mc[WriteTWmuff, StateMuffs, 5];
    mc[RunEnableMuff, StateMuffs, 10];
    mc[DiskSelectMuff, StateMuffs, 16];
    mc[DiskSelectMuff+1, DiskSelectMuff, 1];
    mc[IOBPErrMuff, StateMuffs, 34];

    mc[IndexTWB, 20];
    mc[SectorTWB, 10];
    mc[OtherTWB, 4];
    mc[ReadTWB, 2];
    mc[WriteTWB, 1];
    mc[117D, 165];
    mc[30D, 36];
    mc[9D, 11];

    mc[RamMuffs, 40];
    mc[TagMuffs, 60];
    mc[FifoMuffs, 100];
    mc[FWAddrMuffs, 110];
    mc[TRAddrMuffs, 114];

***** - - - - -
*** Disk Command constants
    mc[clearErrors, 400];                  * = muffAddr.07
    mc[clearOTWs, 1000];                  * = muffAddr.06 - clearOtherTWs
    mc[clearSTW, 2000];                  * = muffAddr.05 - clearSectorTW

```

```

mc[clearITW, 4000];          * = muffAddr.04 - clearIndexTW
mc[clearATWs, 7000];         * = muffAddr.04, .05, .06
mc[clearALL, 7400];          * = muffAddr.04, .05, .06, .07
mc[clearALLbutTagTW, 6400];   * = muffAddr.04, .05, .06, .07
mc[forceCompError, 10000];    * = muffAddr.03
mc[clearSetCompError, 20000]; * = muffAddr.02

mc[NoRunEnable, 2000];        * = Control.05
mc[DebugMode, 1000];          * = Control.06
mc[ReadyAndIndex, 400];        * = Control.07

mc[DrvSelectTAG, 100000];      * = TAG.00
mc[CylSelectTAG, 40000];       * = TAG.01
mc[HeadSelectTAG, 20000];      * = TAG.02
mc[ControlTag, 10000];         * = TAG.03
mc[SectorCntEnable, 40];       * = TAG.04

mc[ATSyncPat, 1];             * disk sync pattern to write in Alto mode
mc[D1SyncPat, 201];            * disk sync pattern to write in D1 mode
mc[ATSyncRead, 4000];          * Alto sync pattern to be read
mc[D1SyncRead, 0];              * D1 sync pattern to be read
mc[NormalRead, 104];           * control RAM entry for read command

***** - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
* alto sub-sector count = 1
MC[AltoCount, lshift[3,6]];    * driveSelectTAG + (Tri sub-sector count - 1)
mc[TriCount, 100000, lshift[14,6]];

```