MAXC 8.2	5
July 26, 1972	7
ру	9
Butler Lampson Ed Fiala Ed McCreight Chuck Thacker	11 12 13 14
Xerox Palo Alto Research Center 3180 Porter Drive Palo Alto, CA 94304	16 17 18

THE MAXC MICECPROCESSOR


MAXC 8.2 / Fage 2 July 26, 1972

1.0	Cver	view		26
	1.1	Nota	ition	27
2.9	Cont	rol		29
	2.1	Inte	errupts	31
			Register	33
3.0			.c/Logic Section	35
			ster Banks	36
	3.2	Pan	d Q Registers; Cycle and Mask	3 7
	3.3	Arit	hmetic and Logic Operations	38
	3.4	Comm	unication with the Bus	39
4.0			ories	41
	4.1	Scra	tch Pad Memory	43
	4.2	Disp	atch Memory	45
	4.3	Map	•	47
	4 - 4	Inst	ruction Memory	48
5.8	Memor	ry In	terface	50
6.0	Main :	tenan	ce Interface	52
7.0	Cisk	Cont	rol	54
	endix		Summary of Microinstruction Bits	56
	endix		Summary of Branch Conditions	58
	endix		Summary of Primary and Secondary Functions	59
	ndix		Summary of Bus Sources and Destinations	61
	endix		Summary of Flag Register Eits	63
Appe	∍ndix	F	Summary of System Mainterance Interface Instructions	64
			(Not written yet)	65
Appe	endix	G	More Than You Really Wanted to Know About Disk Control	66
Tabl	e 1.		Instruction Sequencing and Stack Actions	68
Tab1	.e 2.		P Input Selection	69
Tabl	.e 3.		Q Input Selection	70
Tabl	.e 4.		ALU Functions	71
Tabl	.e 5.		KSET-, KCSET-, and KSTAT Bus Bits	72
Figu	re 1.	1	MAXC Processor Organization	74
-				

77 ... 1.0 Overview 79 The MAXC microprocessor is interded to be a reasonably general purpose processor, customized to some extent for PDF-10 80 emulation. It is used as a central processor and disc controller 8 1 82 in the MAXC system. Physically, the processor occupies 24 card positions in two Augat card cages (19" x 8.7"), and the disc 84 centrel occupies 8 care positions in a third cage. Figure 1 is a logical block diagram of the processor. It is organized around a 36-bit bus, on which all transfers between subsections of the machine occur. Data transfers to and from this bus and all other 86 furctions in the machine are under control of a microinstruction word. A machine may be configured with either **87** 1024 or 2048 words of instruction memory. 89 Two fields in every microinstruction specify a tus scurce, 90 which loads data onto the bus, and a bus destination which reads, and usually stores, the data. Sometimes a single value of the source or destination field may specify additional operations, or 91 92 several different source or destination values may specify the 9.3 same bus operations. These peculiarities are specified in the appropriate section of this manual. The sources and destinations 94 9.5 are listed and their properties summarized in Appendix C. In general any source may be sent to any destination, with the following exception: a slow source may not be sent to a slow 96 destination. 99 Slow sources are: 101 a local memory 102 NOT F 103 the ALU: KSTAT and KUNIT in the disk interface 105 107 Slow destinations are: 103 a local memory 110 Y if the next instruction contains PQ RCY [Y] Q if the next instruction cortains CCDD or GEVEN 111 114 There are also two function fields Fl and F2 which invoke various actions supplementary to the source-destination scheme. These actions are specified where appropriate throughout the 115 115 manual and summarized in Appendix C. The The machine is synchronous, with a cycle time of 150 ns. 119 technology with which the processor is implemented is 74H TIL; IC's are mounted on wire-wrap cards, and the back ranels are also 120 wire-wrapped. An exception is the 1224 x 19-bit memory card 121 which is used for the instruction, dispatch, map, and scratch 123 memories; this card is a printed circuit. All catles exit the processor from the rear edges of the cards. No special 124

poled by a fan unit which mounts immediately below the processor	125 126
The external interfaces to the processor are shown dashed in igure 1, and consist of the following:	1 28
	130 131
MAXC memory system. This memory is a 512K (expandable to 1024K) x 40 bit (+8 error correction and detection bits) dynamic MOS system. Access time and cycle time	133 134 135 136
NOVA"). This interface has two functions. a. It carries interprocessor communication strokes between all processors of the MAXC system. All normal communication between processors occurs through memory, and these strokes serve to indicate the presence of messages in mailbox locations known to all processors. b. It is connected to a controlling minicomputer (Data General Nova), which has the task of monitoring the system for errors and abnormal conditions. This interface is used for debugging microcode in the processor under control of a debugger in the Nova. The control memory of the microprocessor is loaded via this interface at start up, during debugging,	138 139 141 142 143 146 146 149
All numbers in this document are in decimal unless followed and E, in which case they are cotal. Thus, 10 = 12B.	152 15. 155 155
egisters, memories and data paths are named L, R, P, Q, X, AC, E (bus), S (scratchpad), D (dispatch), MAP, I (instruction emory), NPC, STACK, IMA (instruction memory address), MAR, MDR,	159 160 161 162

Eits in registers (and on data paths like E and AIU) are referenced by integers in brackets following the register name, counting from the left as though the register (or path) were 36	164 165
bits wide. Numbering registers in this way is compatible with PDP-10 documentation (it would otherwise be better to number from	166
the right). Thus P[8] is the sign bit of the bus, Y[27] is the sign bit of the 9-bit Y register, and B[9-12] is the AC field of	167
a PDP-10 instruction on the bus. For 40-bit registers like MDR, the extra 4 bits are MDR[36-39].	169
If A is a number with a bits and B a number with b bits, then (A,E) is a number with a*b bits and	171
(A,B)[(36-b)-35]=B	173
(A, B)[(36-a-b)-(35-b)]=A	175
Destination names always appear as NAME- and they are the	177
only names in this manual which are written with a final If a register is both a source and a destination, these are always	179
called NAME (the source) and NAME- (the destination). Also, some operations can be initiated by either primary or secondary	181
functions, and these are given the same name in Fl and F2. When a field in the microinstruction is used to address a memory M,	183
the field is called MA (e.g., LA, RA, SA). Sources, destinations, and functions pertaining to the disk control	1 84
section of the microprocessor have names beginning with "K".	185
The word "illegal" means "must be avoided by the programmer,	
	187
since the result is not well-defined by the implementation of the	
since the result is not well-defined by the implementation of the processor. The hardware does not check for illegal operations.	187 188 189



191 2.0 Control The control section of the processor consists of a 12-bit 193 program counter (NPC) in which the most significant bit if currently unused), a 12-bit x 12-level subroutine stack, gating 195 to produce an instruction memory address, and the instruction memory. 1.97 The processor has single instruction lookahead, i.e., the fetch of an instruction occurs during the execution of the 198 previous instruction. All instructions require one cycle for 199 execution. An idle cycle (during which an instruction is fetched 200 from the instruction memory, but no instruction is executed) occurs only after a read or write of the instruction memory. 201 Execution of an instruction can be delayed one or more cycles by 2 02 the memory interface; see section 5. Three fields of the microinstruction are used for control. 204 These are an eleven-bit branch address field (BA), a five-bit 205 field (BC) which specifies one of 32 conditions to be tested to 206 determine whether a branch is to be done, and a two-lit field which specifies the type of branch (BI). The PT field is 207 interpreted as follows: 210 TYPE EFFECT 211 CALL (BA field) IF (condition) GOTO (BA field) IF (condition) 1 212 2 RETURN IF (condition) 213 DGOTO (BA field) IF (condition) 214 If BI = DGCTO and the branch condition is true, no interrupt can 217 occur after this instruction (see section 2.1). The condition selected by BC (see Appendix E) is tested, and 219 if true, the branch specified by BT occurs. The branch 220 conditions which test the values of the ALU cutput and the bus refer to the values computed by the previous instruction (unless 221 Fl = FRZBALUBC and INT=0 in that instruction, in which case they have the same result that they would have had in that instruction). Those which test bits in registers refer to the 222 223 value at the beginning of the current instruction. Note that the 224 complement of every branch condition is also a branch condition. Table la specifies how the next instruction and the next 226 program counter (NPC) value are determined by the current 227 instruction and the interrupt system. Note that a deferred 228 branch (DGCTO) allows the next instruction in sequence to be executed before sending control to the location specified by BA. 229 The effect of a DGOTO can therefore be cancelled by a GOTO or 230 RETURN in the next instruction, and a CALL in the next instruction will push the address supplied by the DGCTC. The 232 effect of DGCTO B[25-35] is provided by F2=LCADPC.

MICRO	PROCES	SSCR	/ Lampson	, et	al.
Xerox	Palc	Alto	Research	C∈nt	er

MAXC 8.2 / Page 7 July 26, 1972

The 12-level subroutine stack holds return links for subroutine calls and interrupts. The ways in which the stack can	234 235
be affected by the current instruction are specified in Table 1b.	236
The STACK- destination first pushes E[1-11], then B[12-23]. onto	237
the stack; normally this is combined with F2=NPC- to provide a 3-	238
level dispatch. Note that STACK- sets G=1 when E[0]=0 but leaves	239
G unchanged when B[7]=1. This is the reason why the first push	240
is of 11 bits and the second 12 bits. It is illegal to do a	241
RETURN in the instruction following one which does STACK. No explicit PUSH operation is provided, since the same effect can be obtained by	242
NPC-, B[25-35]-argument to be rushed:	246
CALL [.+1];	248
The stack can be read onto the bus (right justified); it is	252
illegal to dc this in an instruction which has a CALL, RETURN or POP.	253

MAXC 8.2 / Page 8 July 26, 1972

Action of Current	Address of Next	Next Value	256
Instruction	Instruction (IMA)	of NPC	257
			25 ∄
Nc branch	NPC	NFC + 1	261
No branch & interrupt	INTADE	NPC	262
GOTO	BA	BA + 1	26 3
GOIO & interrupt	INTADR	FA	264
DGOTO	NPC	BA	265
DGCTO & interruptn	ot allowed; interrupt	: is delayed	265
CALL	BA	BA + 1	267
CALL & Interrupt	INTACE	EA	26 =
RETURN	STACK	STACK + 1	269
RETURN & interrupt	INTACR	STACK	270
Note: F2=LCACPC ma	kes the next value	e of NPC te B[25-35]	272
regardless of	what is said above.		27 3
· · · · · · · · · · · · · · · · · · ·			
Action of Current	Effect on Stack		279
Instruction			, 2 80
			2 8 1
CALL	PUSH NPC		28 🕌
RETURN	FCF		285
Fl or F2=POP*	POP		28₹
BD=STACK¬*	FUSH P[1-11],	then	28 ⇒
	PUSH B[12-23]		289
*Illegal in the sa	ime instruction with (CALL or FETURN	29 1
Та	ble lb: Stack Action	ıs	294

2.1 Interrupts 297 An interrupt system is provided to allow high speed devices 299 such as the disks to be serviced. The elements of the interrupt 300 system are: 1. A flag, INT, which determines whether the processor is 3 02 3 0 3 in normal mode or in interrupt mode. Euplicate copies of some processor registers; see below 306 <u>2</u>. for details. A 16-rit ARM register, one bit per interrupt channel. 308 This register may be a bus data sink cr scurce (selected 309 by functions). An interrupt request for which the 310 corresponding ARM bit is & is ignored. A single interrupt enable flag in the F register (see 313 2.2).The first 16 microinstructions are reserved for an interrupt 315 transfer vector. When interrupt n occurs, the instruction in 316 location n ($\emptyset \le n \le 17B$) is executed and INT is set. The interrupt instruction is simply sandwiched into the normal flow 317 of control, so that when it is in execution, NFC contains the 318 address of the instruction which the program would have executed during that cycle if the interrupt had not occurred. 320 interrupt instruction must contain an unconditional CALL to save NPC on the stack and send control to the start of the interrupt 321 rcutine. The last instruction of the interrupt rcutine should be 322 a RETURN which includes the IFET function. This function clears 323 INT and restores the state to its pre-interrupt value. See below 324 for a description of the timing. The scheme just described works only if everything currently 326 known about the sequencing of the mair program is contained in 327 the NPC value. Since this is not the case immediately after the 328 execution of an instruction which loads NPC with anything except IMA + 1, an interrupt is not permitted to occur after such an 329 instruction, but must wait for a more opportune moment. 330 instructions containing F2=LOADPC or a successful DGCTC have this problem, and the processor automatically inhibits an interrupt 331 from occurring in the cycle after these instructions. It is the programmer's responsibility to inhibit interrupts 333 in other cases where that is necessary by setting F2=INHINT. 334 This must be done 335 If BD = RMW- or F1 = RMWREF or FMWREFCXF, since an 337 interrupt cannot be allowed during the FM phase of a RMW memory reference. The processor automatically inhibits 338 interrupts after every instruction of the RM phase

1	except the first, so the programmer need provide F2 = INHINT only on the instruction which starts the reference.	33 9
	If BD = WRITE¬ or F1 = WREF or WREFD\K and MIR does not yet contain the data which is to be written (see section	341
į	5). If another instruction is executed before MDR is loaded, the programmer must have F2 = INFINT on that	342
;	instruction also. It is not necessary to INHINT on an instruction containing WRESTART, but if by the end of	344
•	the instruction after the WRESTART, MDR is not loaded,	345
•	then that instruction must INHINT. It is not necessary to have F2 = INHINT on the instruction which loads MDR,	345
:	since an interrupt after that instruction causes no trouble.	347
When inte	errupts are inhibited, any pending interrupt is simply	349
	No pending interrupt request is lost.	35 0
Howeve	er, if the IREQ level which requests an interrupt is	35
removed be	efore the interrupt occurs, it will be forgotten (see	. 35 🦠
the end	of this section for a note on the timing). Note that a isting entirely of instructions with successful DGCTC's,	354
	or INHINT's will lock cut interrupts indefinitely.	35 5
Eecaus	se micro-interrupt routines are used for data transfers	357
	om the disk racks, it is important to avoid time- state saving and restoring by micro-interrupt routines.	3.5 ti
	ngle disk unit in operation, each additional micro-	35 9
	on in the interrupt routine reduces throughput by 1%.	361
Consequen	tly, considerable extra hardware has been put in to state saving and restoring during interrupts.	361
Durin	g non-interrupt instruction execution, duplicate	. 36 3
registers	for P, X, Y and BALUBC are loaded whenever the primary	364
	are loaded. Euring an interrupt, however, these	36%
durlicate	registers remain frozen at their former values. The , Y, and FAIUPC registers are loaded from the duplicates	36 to
by the IR	ET function. The first instruction of the interrupt	367
	is expected to save NPC on the stack by calling the routine, and to save Q in one of the register banks,	36ª
	SAVEDQ: this is why duplicates for Q and NPC are not	30
provided.	The final instruction of the interrupt routine must, e all these things, include:	369
	IRET, RETURN, Q-SAVECQ, P-P1	3 7 2
	ate register for KUNIT is also provided, but this is	3 75
handled in	n a different way, discussed in section 7. Also note nd F are not duplicated (because interrupt routines only	376
change F	intentionally and don't use AC).	3 7 7

requests	interrupt system accepts 16 levels called interrupt (IREQi, i = 0 to 15). Interrupt i will occur after the n of the current instruction if:	379 380
1.	INT = 9 (i.e., no interrupt is in progress) or F1 = PREIRET in the previous instruction. Note that this implies that if PREIRET is not used, at least one non-interrupt instruction is executed after each interrupt	38 2 3 83
	routine is done, before the next one is started. To avoid this, the next to last instruction of the	3 85
	interrupt routine should specify F1 = FREIRET. The next instruction after one which has PREIRET <u>must</u> have IRET.	386
<u>2</u> .	IENABLE (a flag register bit) = 1. When the interrupt system is disabled all interrupts have to wait.	389
<u>3</u> .	No READ-MODIFY-WRITE is in its RM phase (i.e., has started to read but not started to write). The instruction which issues the RMW does not automatically inhibit interrupts, and the programmer must do so for that instruction.	391 393 394
	Chat instruction.	3 34
<u>4</u> .	The current instruction does not have $F2 = INHINT$ or NPC- or a successful <u>D</u> GCTO.	3 96 3 97
<u>5</u> .	i is the largest number for which ARMi AND IREQ $i = 1$, i.e. interrupts with bigger numbers have higher priority.	400
Changes	in the value of IREQ, ARM or IENABLE do not affect the	403
interrup instruct	t system until the second following instruction. Thus if ion i clears IENABLE, an interrupt may occur (if the	4 04
cther co	nditions are satisfied) after i or after i+1, kut will rafter i+2.	405

407 2.2 Flag Register The 36-bit flag register F serves as a repository for various 400 flags in the processor and provides a rumber of general-furpose 410 411 single bit flags which can be conveniently manipulated. Some bits of F are set or cleared by assorted events in the processor: 412 these are mentioned in connection with the description of the 413 relevant event and summarized in Appendix E. In addition, there are operations which work on all the tits of F: 415 reads NOT F crtc the bus NOT F 41% sets the bits of F which are 1 in S[s] SETF [s] cces SETF[s] if the branch condition is 421 SETFC[s, cond] true (there will also be a branch if the 42. condition is true) 42 clears the bits of F which are 1 in S[s] CLEARF[s] 427 does CLEAFF[s] if the branch condition is CLEARFC[s, cond] true (there will also be a branch if the 428 condition is true) 430 SEIFB[s,cond] does SETF[s] if the branch condition is true, CLEARF [s] if it is false (there will also be a branch if the condition is 431 true). sets bits of F selected by S[s][32-35] 433 SEISF[s] (i.e., K, J, H, and G) if (F AND S[s] AND 434 -20E) #0. All of these are specified by functions except NCT F, which is a 43£ bus scurce. SETSF[s] is also a F2. G. H. J and K are bits of F 43% which can be tested by branch conditions; they can also be set in a variety of ways (see Appendix E). 440 For i = 0, 1, ..., 35, if 442 the instruction contains SETF, CLEAFF or SETFE, or 1) if it contains SETFC or CLEARFC and the branch condition is true, or i ≥ 32 and it contains SETSF; 443 446 Fit i of the word read from S is 1: 44 E tit i cf the flag register (F[i]) is t€ing s€t or <u>3</u>) 449 cleared independently by some other part of the processor; 451 then the new value of F[i] is the OR of the value it would have 452 gotten from (1) and (2) above, and the value it would have gotten from (3) above.

3.0 Arithmetic/Logic Section	454
The arithmetic/logic section of the processor is shown in the left half of Figure 1. It consists of two register banks I and R	456 457
with 32 registers per bank, two working registers P and C, multiplexing for inputs to P and C, and a 36-bit arithmetic/lcgic unit (ALU).	458
3-1 Register Banks	461
The two register tanks are addressable from two five-bit fields LA and RA in the microinstruction, or from the low order	463
five bits of the 8-bit X register, or from the 4-bit AC register. The source of a register bank address is determined by the appropriate A field as follows:	464 465
1) $A = \emptyset$ or 1: take the address from X	469
2) A = 2 or 3: take the address from AC	470
3) A = 4: address register 4, but never write into it	471
(see helow)	472
4) A > 4: address register A	473
The above rules imply that registers 8-3 can only be	476
referenced from X or AC, and register 4 can be stored into only	477
when addressed via X cr AC. For the left bank, if LA = \emptyset (2) and X [32-35]= \emptyset (AC= \emptyset), the instruction will read the value \emptyset	478
regardless of the contents of the register addressed and will not	479
write into the register bank. This kludge is provided so that PDP-10 indexing and self-instructions can be emulated	480
conveniently. $RA=1$ (3) is the same as $RA=8$ (2).	481
The X register can be loaded from	4 84
P[28-35]	4 85
B[14-17] (PCP-10 index field)	486
P[6-11] (PDF-10 byte pointer size field)	487
The AC register can be loaded from	489
E[32-35]	490
B[9-12] (PDP-10 AC field)	491
Both registers may be incremented and decremented with	4 94
functions and may be read onto the bus (right justified). $X[30-35]$ may also be read onto the bus left-justified (i.e., into B[$0-35$]	4 95
5]); this puts it in the PDP-10 byte printer position field. Two	4 96
<pre>tranch conditions exist to test the sign of X. The value of X (but not AC) is preserved across an interrupt.</pre>	4 97
In each instruction it is possible to read from or write into	499
(but not both) the left register bank, and independently to do	500
the same with the right register bank. The decision on whether	501
to read or write is made as follows. If the register bank is	502

5(

: 1

ξ. •

53

53

5, 1 5 ,

5 3

5 3

5 4

5 ...

5 +

54:

addressed by PS or QS, it is read. Otherwise, it is written unless the microinstruction addresses register 4, in which case nothing is done. Note that LA=0 or 2 may override this for the left bank if register 0 is addressed by X[32-35] cr AC.

3.2 P and O Registers: Cycle and Mask

The multiplexers on the inputs to F and Q are under control of two fields PS and QS in the microinstruction. The possible inputs for the working registers selected by these fields are given in Tables 2 and 3. P and Q are always loaded with the data specified by these tables with two exceptions: P is not loaded if F1 = IDPALUH AND ALUBEH; F0 is not loaded if F2=ASHCVF.

When P is loaded from anything except B, Fl or AIU RSH l it is possible to mask the input with 2**n-1, i.e., keep the rightmost n bits of input and zero the rest. This action is selected by one of four functions:

<u>Function</u>	<u>N</u> .
SAMASK	NOT SA
BAMASK	NCT EA
AMASK	AF (limits N to < 40E)
XMASK	X register

where the mask length $n = MAX(36, N \mod 64)$. If F1 is not one of these four, no masking takes place.

Note that the mask and PS features allow an arbitrary field to be extracted from P (or Q, using FCYQQ or NCTAIU, using RCYNCTAIUQ) and put into F right justified. The field can be specified either by the instruction (using one of SA, BA and AF) or by the X(length) and \underline{Y} (right cycle required) registers.

F2=ASHOVF, in addition to inhibiting the leading of F3, sets the flag register bit OVF to 1 if PL \neq P1; the interded use is to set CVF if a left shift would have changed the sign of F. There are branch conditions (QCDE, QEVEN) to test the bottom bit of Q at the start of the instruction. They are illegal if Q was loaded from a slow source in the last instruction.

In normal mode (INT = 0), both F and Pl are loaded when loading of P is specified by the instruction. In the interrupt routines (INT=1), the loading of Pl is inhibited. El thus preserves the contents of F across the interrupt routine. The last instruction of the interrupt routine should therefore have PS = Pl as well as IRET.

3.3 Arithmetic and Logic Crerations 547 The ALU can compute all 16 Poolean functions of P and Q as well as a number of arithmetic functions. Its operation is controlled by a 5-bit field in the instruction called AF. The 549 550 551 values of AF which produce the various ALU functions are specified in Table 4. The arithmetic functions (AF ≥ 20) are affected by the value 554 of CARRYIN, which is Ø urless one of the function fields selects 555 1 (F1 or F2=CARRY1) or J (F1=CJ&SJC). In addition to the 36-bit result specified by Table 4, the 557 ALU provides three additional bits for the arithmetic functions starred in Table 4. 558 is the carry out of bit 0 from the twcs-complement 560 add specified in parentheses in Table 4. 561 AL UC1 is the carry out of bit 1 564 OVERFICH is ALUCO * ALUCI. It is 0 if the 36-tit twos-complement result correctly represents the specified function, 1 if the result is wrong by 567 568 +235 The function SETOVPC01 sets flag register bits FC0 and FC1 to 570 the values of ALUC® and ALUC1 respectively and crs CVERFICW into 571 flag register bit OVF. The function CJ&SJC sets J to AIUCO. The 573 function SETHOVE sets H to ALUCE#ALUCI. The value of the 36-bit ALU cutput relative to 0 is stored in 575 BALUEC and may be tested by a branch condition in the next instruction. ALU8 (for PEP-10 floating point normalization) and 577 F& are also stored in EAIUEC and may be tested. This information 578 is automatically preserved across interrupts. If INT=0 and 579 Fl=FRZ FALUEC, EALURC is frczen at its previous value rather than being updated to reflect the results of the current instruction. 580 3.4 Communication with the Bus 5 8 3 The arithmetic/logic section communicates with the rest of the processor via the bus (aside from flag bits and branch conditions). As mentioned above, X and AC can be loaded from or 585 ' 586 587 read onto the bus, and P or Q can be loaded from the bus. Loading of P and Q is controlled by PS and QS as described above 588 and does not require the destination field. Note that P and Q are <u>always</u> loaded so it is the programmer's responsibility to 589 have PS select P and QS Q when he does not wish the values to 590 change. In addition, Q and the ALU result may be read onto the 591 bus by specifying them as sources, and there is a function READALU to or the AIU result with the bus value specified by the 592 source field. Note that the ALU is a slow bus source. 593

PS (octal)	P Input	Notes (see next page) 508	
0-46	PQ RCY[0-46]	1 600	
47	B	cannot be masked 601	
5.0	P1	cannot be masked 602	
51	ALU	6 C 7	
52	ALU ARSHC 1 (PØ-ALUCØ)	cannot be masked 60-	
53	L LSH[3]	4 60%	
54	L ISH[2]	4 6C+	
	L LSH[1]	. 607	
55	L Langing	- 1	
56		4 600	
57	L RSH[1]	4 61.3	
6.0	L RSH[2]		
61	I RSH[3]	•	
62	R LSH[3]	•	
63	R ISH[2]	•	
64	R LSH[1]	4 61-	
65	R	615	
66	R RSH[1]	61:	
67	R RSH[2]	4 617	
70	R RSH[3]	4 61	
71	PQ LCY[3]	1 61 ²	
72	PQ ICY[2]	62 1	
73	PQ LCY[1]	1 621	
74	unused	627	
75	PQ RCY[44-Y]	1,2,3: Illegal if Y 624	
	I R I Wall I Wal	was lcaded on the	
		previous instruction,	
		or if INT=1. BEWAFE. 625	
76	PQ RCY[Y]	1,2: Illegal if Y was 627	
<u>7</u> 6	ry weitil	lcaded from a slow	
		source on the pre- 622	
		vicus instruction.	
77		630	
<u>7</u> 7	unus€ĉ		

Table 2: P Input Selection

6**3**3

<u>N</u> ctes:	636
1. FQ is a 72-bit number which can have one of the following values:	638
Condition Flor F2=RCYQQ Flor F2=RCYQQ Fl=RCYNCTALUQ Otherwise Ieft 36 bits Right 36 bits Q Q Q Q Q Q (must have AF<20B)	641 642 643 644 645
The resulting P input is the leftmost 36 bits of the cycled 72-bit number.	648
2. Also sets H to $\{Y > 44B\}$. If $Y > 44E$, then let $C = \{Y \text{ IF PS} = PQ \text{ RCY Y FISE } 44E-Y \text{ MCD } 199B \text{ IF } PS = PQ \text{ RCY} 44B-Y)$. These functions cause the P input selection to be accomplished as if Y	651 652
and 77E or (44B-Y) AND 77B were in the PS field to begin with.	653
Note that if Y can contain a value causing either I or R to be	654
read into P it will not be possible to write into I or R during	655
the same microinstruction. BEWARE.	656
3. Note that RCY44B-Y is not the same as ICY Y, since it is also necessary to exchange P and $\mathbb Q$.	658
4. Zeros are shifted into the vacated bit positions.	660
Table 2: P Input Selection (continued)	663

<u>os</u>	<u>C Input</u>	Notes	668
_ø	L .		5 7 0
_1	Q LSH 1	Q35-(ALU07G) IF F1=Q35ALUG ELSE Q0 IF * ELSE 0	673 677
_2	ALU		6 7 9
_3	Q RSH 1	CO-F35 IF F2=ASHOVE ELSE C35 IF * ELSE Ø	6.8 2 6.86
_4	R		€88,
_5	Q		650
_6	R RSH 1	Q0-ALU35 IF PS=ALU RSH1 ELSE R35 IF * ELSE 0	6 93 6 97
_7	В	Q is a slow sink if the next instruction has EC=QODD or QEVEN	655 7 00
* F1 = RCYQQ	or F2 = RCYÇÇ c	r F1 = FCYNOTALUQ	702
	Table 3:	Q Input Selection	705

AF	Pesult	AF	Result (add 1 if CARRYI	N = 1)
2.0	DOT P	Ø	P - 1	712
21	NOT P AND Q	1	x	713
22	NOT (P OR Q)	2	×	714
23	9	3	2P	715
24	NCT P OF Q	4	P AND NOT Q - 1	716
25	Q	5	x	7 17
26	Q F = Q (bitwise)	6 *	P-Q-1 (P + NOT	Q) 718
27	P AND Q	7	(P AND NOT Q) + P	719
30	NCT (P AND Q)	10	PANEQ-1	7 20
31	P ≠ Q (kitwise)	11*	$P + Q \qquad \qquad (P + Q)$	721
32	NCT Q	12	x	7 22
33	P AND NOT Q	13	(P AND C) + P	723
34	1 (all bits)	14	-1 (twcs complement)	724
35	PORQ	15	ж	725
36	P CR NOT Q	16	x	726
37	P	17	P	727
* carry	and overflow cutputs	are valid		729
	Table 4:	ALU Func	ctions	732

4. Local Memories The processor physically contains three 1824 word memories 73 with 18 bits/word (plus parity). These are logically arranged as two 512 word x 36-bit memories called the scratchpad (S) and the 73 741 dispatch memory (D), and an 18-bit memory called the MAP. they are physically parts of the same memory, S and D cannot both 7. te referenced in the same instruction. All three memories can be addressed from the 9-bit Y register, can read data onto the bus, and can store data from the bus. They are all slow sources and sinks. There are functions to increment and decrement Y and to increment it by 4, and branch conditions to test its sign. \underline{Y} can 7 ... 7... be read onto the bus (right justified) and can be loaded from a number of places: - Y E[27-35] B[18-26] (page number) E[0-8] (PDP-10 cpccde or floating-point exponent) B[8-5] (PDP-10 byte pointer resition field) (converts a disk unit number on the 400B + B[33-35]*20E bus irtc the address of a 16-word table for each unit in the upper 7 - half of S) 75. _ (B[18], B[28-35]) (shift count) 7.1 Y is a slow sink if the next instruction contains PS = FQ RCY Y. 7-1 The value of Y is preserved across an interrupt. 7.0 4.1 Scratch Pad Memory (S, SM) 7-. Unlike the other local memories, this one can be addressed 7. . from the instruction as well as from Y. The 8-bit SA field is 7.46 used for this purpose. If it is $\langle 20\overline{P}, \text{ it is cr'ed with Y to} \rangle$ 771 produce the S address; otherwise SA is the address. This means that only locations 208-377B can be referenced directly from the instruction without using Y. 773 In addition to being read onto the bus, the data from S may inderendently be sent to F, where they perform various useful 774 775 functions (see section 2.2). In addition to the usual source and destination values to put S onto the bus or lead it from the bus, there are also functions READS and LOADS to do those things. The 777 READS function or's S with whatever is gut on the bus by the 778 scurce field. Note that D and S cannot be referenced in the same instruction.

781 4.2 Lispatch Memory (D. DM) This memory is physically the top 512 words of a 1024 word 783 memory of which S is the bottom 512 words. As a result, it 784 behaves exactly like a second copy of & which is selected instead cf S when D is the source or destination or when F2=USEL. Thus 786 it can be addressed from SA and is sent to F just like S. The 787 READS and ICADS functions apply to it, but make no sense since D can only be selected by source or destiration. D is intended to be used to hold three 11-bit microcode 789 addresses and a flag for each of the 512 PDF-10 cpcodes, but 790 nothing in the processor hardware constrains it in this way. 794 4.3 Map Memory (MAP, MP) Since this memory has 1024 18-bit words, it needs a 10-bit 796 address. The Y register is used for the bottom 9 hits. The top 798 bit, which in the intended use selects the user map (1) or moritor map (0), is taken from the current user mode (CUN) bit of 799 P. In order to facilitate the selection of user or monitor map 800 according to the Tenex rules, an instruction in which the function is one of the following provides the indicated value as 801 the top bit of the MAP address, and also sets CUM to that value 802 (XCTi are F register hits): Value of top bit cf MAF address 806 Function CUM CR XCIØ 807 IREF RREF or RMWREF 808 CUM OR XC11 CUM CF XCT2 809 BIREF CUM OR XCI3 8 10 WREF The functions also set H to the XCT bit which they reference. 8 1 3 Note that the REF functions also set the G flag (see Appendix E), 814 815 modify MAR, and start memory references (see section 5). They do not use the tus. Note also that MAPVA- sets CUM to UM. 816 To facilitate clearing the MAP, which must be done every time 818 the system switches users, there is a destination MAP4- which 819 initializes four registers simultaneously from E[18-35]; the four 820 are the register accressed by (CUM, Y) AND 1774E and the three

following ones. This destination also increments Y by 4.

4.4 Instruction Memory (I, IM)	82
The instruction memory I may be read and written by the following kludge.	8.2
<pre>Tc read; B ¬ address, ICATFC; P ¬ I, DGOTO[.+1]; next instruction must have a successful CALL, GCTO cr RETURN</pre>	82 83 83 83 83
Note that I can be read out only into P; it goes over the bus, but so slowly that it cannot be sent to any other destination. To write: P - address, LOADPO I - bus, DGCTC[.+1]; next instruction must have a successful CALL, GOTO or RETURN	
If the instruction which references I has F2=INFINT, I[0-35] is referenced; otherwise, I[36-71] is referenced. Luring the cycle after the reference to I the instruction being executed is the one which was referenced, but some special logic prevents this instruction from doing anything.	8 1 8 5

854 5.0 Processor Memory Interface interface used by normal (non-interrupt) 856 remory 857 micrograms consists of a 40-bit data register (MDR), a address register (MAR), and circuitry to implement the requestof the main memory system. 858 The response protocol memcry interface allows the processor to make read, write, and readmcdify-write references of several types, some of which include 859 access checking based on the access permission bits received from the MAP memory. The memory interface suspends activity in the processor under conditions in which a microinstruction would 860 861 862 yield erroneous results if allowed to execute. The period during which the memory interface is active and in which the processor 863 will be suspended by microinstructions which reference the memory interface is discussed in section 5.2. The memory interface uses five bus destinations, three of 865 866 which have side effects other than simply loading registers: 868 MAR[15-35] - B[15-35], start memory read REAL -: MAR[15-35] - B[15-35], start memory write 87C RRITE-: The program must load MER with the data to be 872 instructions aft€r within twc stored 874 The micro-instruction destination is invoked. containing WRITE- must contain F2=INFINT if the MDR has not been leaded. INHINT must also be set in 875 the instruction after WRITE- if MDR is not loaded until two instructions after WRITE-. However, the 876 instruction which loads MER does not have to have 877 INHINT since an interrupt after that instruction causes no problems. 879 MAR[15-35] - B[15-35], start RMW RMW-: 881 The program must explicitly disable interrupts by INHINT only during the irstruction which uses this 882 destination. Once the irterface has begun the RMW, interrupts will be automatically disabled until the program has initiated the store portion of the RMW. 883 The store portion must be begun within three 884 microseconds after the RMW- or a memory error will cccur (section 5.2) 886 . MDR[0-35] - E[0-35]MER-: If a memory write is at a point at which the memory 888 expects MIR to be stable, the processor 889 suspended until the reference is completed. 892 MAR[15-35] - B[15-35], G-(((S IF F1 = ACFS ELSE)))MAPVA-: 893 ALU) AND 777769)=9), $\underline{Y} \rightarrow E[18-26]$, CCM-UM, $X\rightarrow B[28-$ 35]

<u>I</u> he	interface	uses the following three bus sources:	896
	MDR: MCRL:	P[0-35] - NDR[0-35] P[32-35] - NDR[36-39] The processor is suspended on read or RMW if the memory has not yet supplied data.	8 9 1 901 903
	MAR:	B[15-35] - MAR[15-35]	905
The	interface	uses the following functions:	907
	MDRL-:	MDR[36-39] - B[32-35] The comment under MDR- applies.	9 1 1 9 1 1
	WRESTART:	This function starts the store portion of an FMW reference. Interrupts are inhibited between the execution of an instruction containing INHINT, FMW	9 13 9 14
		and the execution of the instruction after the one containing WRESTART. The remarks on loading MDR	915 916
		and inhibiting interrupts which apply to the WRITE- destination also apply here, except that the instruction containing WRESTART does not have to use INHINT.	9 17
	RREFEXK,	WREFDXK, RMWREFDXK, XREF, IREF, BIREF, RREF, WREF, RMWREF: These functions load MAR [15-26] from the low order bits of the map memory via its direct cutruts, and	9 ; c 9 ; 1
		conditionally start the specified type of reference. The conditions under which the processor is halted when these functions are executed and the rules about loading MIR and	913 913
		inhibiting interrupts are identical to those which apply on a normal reference of the same type (WRITE- for WREF and WREFDXK, FMM- for RNWFEF and	924 925
		RMWREFEXE, READ- for the others). In addition, these functions check the legality of the reference	926
		against the access permit bits from the map memory. A reference is legal if:	927
		RREFDXK MAP[18] = Ø RREF MAP[18] = Ø	929 931
		IREF MAP[18] = 9 FIREF MAP[18] = 9	933 935
		$\overline{W}REFDXK \qquad MAF[19] = \emptyset$ $\overline{W}REF \qquad MAP[19] = \emptyset$	937 939
		$\frac{\text{WREF}}{\text{RMWREFDXK}} \qquad \frac{\text{MAP[19]} = \text{W}}{\text{MAP[18]}} = \frac{\text{WAP[19]}}{\text{MAP[19]}} = \frac{\text{WAP[19]}}{MAP[19$	942
		$ \frac{R}{X}REF $ $ \frac{R}{X}P[18] = MAF[19] = \emptyset $ $ \frac{R}{X}P[20] = \emptyset $	944 946
		If the specified reference type is legal, and if G = 0, the interface is started. If the access is illegal or if G = 1, the interface is not started.	948 949

		G is set. MAFVA- leaves $G = 1$ iff an AC erence is detected.	950
L	ne memory interface, the instru	e processor to be debugged in single step mode, ace has two additional features. In single step ctions which normally start RMW references start	952 953
WE	RITE is issued	RT starts a WRITE. When WRESTART is issued or and F2 = INHINT, the actual store is deferred ion is executed with INHINT=0.	954 955
<u>5</u> .	.1 <u>Disk Mercry I</u>	nterface	957
ph	iterface, but is Nysical address	mory interface is similar to the processor considerably simpler, since it deals only with es and has a more limited command repertoire. interface should be used only by interrupt	959 960
rc of	outines, and ${f i}:$	s provided principally to avoid saving the state face during interrupts, rather than to increase	961 962
in	IDR, and a $21-1$	e contains a 40-bit (rlus rarity) data register, bit address register KMAR. Several of the lorerations transfer data directly from the 40-ister KDATA.	964 965
CC	milar to those concerni	e has timing and register lcading considerations in the processor interface; however, the ing the inhibiting of interrupts oc not apply, ace is used only by interrupt routines.	967 968 969
ac	The disk memorations as specific	ory interface uses the following functions, with ied:	971
	KWEATA:	KDATA [8-35] - E[8-35] - KMDR[8-35]. KDATA[36-39] - KMDR[36-39]	974 975
	KRDATA:	KMCR[9-35] - E[9-35] - KCATA[8-35] KMDR[36-39] - KCATA[36-39]	977 978
	KM LRL-:	KMDR[36-39] - B[32-35]	980
	KWRESTART:	Start the store portion of an RMW reference.	982
OL	a bus source i KWDATA, the dat e bus.	is specified in an instruction which uses KRDATA ta from the specified source will be merged on	985 986
in	<u> T</u> he following terface:	bus sources are used by the disk memory	988
	KMDR:	B[8-35] - KMDR[8-35]	991

MICROPROCESSOR / Lampson, et al. Xerox Palo Alto Research Center

MAXC 8.2 / Fage 26 July 26, 1972

	KMAR:	B[15-35]	993
	KMERL:	B[32-35] - KMDR[36-39]	995
and	the following	bus destinations:	9 9 7
	KWRITE~:	KMAR[15-35] - E[15-35], start write;	999
	KR FA [-:	KMAR[15-35] - E[15-35], start read;	1001
	KRMW~:	KMAR[15-35] - B[15-35], start RMW;	1003
	KMDR-:	KMER[8-35] - E[2-35];	1005

1008 6.2 Maintenance Interface The raintenance interface has two independent functions. The 1011 first is to facilitate 16-bit data transfer between the NOVA and any of 256 external devices, several of which are used by the 1012 micrcrocessor: the second is to process interrupts from the MAXC system used for interprocessor communication and error reporting. 1013 1016 6.1 NCVA Portion At the NCVA, the maintenance interface consists of two 1018 sections, one for data transfers and ore for interrupt handling. 1019 The data transfer portion of the interface consists of an 8-bit 1020 external device address register AD, and gating to allow 1021 bidirectional data transfers. The address register is loaded 1022 from the low order 8 kits of AC with DOB AC, MAINT. This address 1023 is sent to all external devices, and causes them to place data on the 16-bit bus if they are input devices, or prepare to receive 1024 data if they are cutput devices. Due to timing constraints, a 1025 unique external device address is associated with an input device cr an output device, but not both. To output 16 kits from AC to the device addressed by AE, ECA AC, MAINT should be executed. 1027 Similarly, DIA AC, MAINT inputs 16 bits from the (input) device 1 C28 addressed by AD. Doing input from a device designed to accept output results in 0, and doing output to an input device has no 1029 1030 effect. Since all I/C activity occurs within the span of one 1031 NOVA instruction, the normal BUSY and CONE logic associated with NOVA I/O devices is not present, and the START and CIFAR 1032 functions have no effect. It is possible to send a single pulse 1033 to the device addressed by AD by executing NICP MAINT. Interpretation of this signal varies with the device. 1034 The second portion of the maintenance interface receives two 1037 communication signals from the remainder of the system, and 1038 intercepts two error signals, FATAL ERROR (FER) and NON-FATAL EFROR (NFER). The latter two signals are generated by various 1039 10 40 portions of the system when errors are detected. currently used only to detect corrected single-bit failures in the remory system. It has no effect except to cause a Nova 1041 interrupt. The fatal error signal is generated when an uncorrectable 1043 1044 error occurs at the memory or at the processor. All devices in 1045 the system sample this signal, and halt when they detect it. The NOVA must therefore take action to restart the system when this interrupt occurs. The four sources of interrupts, FER, NFER, COMA, and COMB, 1047 are rerged to cause a single NOVA interrupt. This interrupt may 1048 be masked off in the normal way with MSKO, using hit 6. The 1049 single interrupt is connected to the ECNE flag for MAINT, so that the state of these interrupts may be tested while they are masked 1050 out (however, the functions which normally set and clear DONE have no effect). The four interrupts may be enabled and disabled 1051

serarately by executing ECC AC, MAINT with a fcur-tit mask in AC. The bits are:	1 05
12 FER 13 NFER 14 COMA (MAXC processor to NOVA signal) 15 CCME (unused)	105 105 105 105
One's in AC <u>disable</u> the interrupt. After a given interrupt is disabled, it may occur once more providing it was pending at the time it was disabled.	1 0a 10a
When DIC AC, MAINT is executed, a four-bit mask is read into AC, with one's corresponding to the source(s) of the interrupt (the top 12 bits contain garbage). These flags remain set until explicitly cleared with NICC MAINT.	1061 1064 106
The correct sequence of events in servicing the single maintenance interface interrupt is:	1081
1. Read interrupt flags with DIC AC, MAINT.	1071
2. Disable maintenance interrupts and clear the flags with DOC AC, MAINT (AC=17).	1074 1075
3. Service the interrupts as determined by the flagword.	10 78
4. Re-enable the maintenance interrupts with ICC AC, MAINT $(AC=\emptyset)$.	10 50 10 3 1
5. Re-enable NOVA interrupt (INTEN) and return.	1034
In servicing the FER and NFER interrupts it is necessary to poll devices capable of causing these interrupts to determine the source. This is described in detail by the documentation for each device.	10 ବର 10 ବର 10 ବର
6.2 Processor Section	1091
The processor section of the system maintenance interface consists of a number of registers which may be loaded from the Nova, allowing it to control the operations of the processor.	1093 1094 1095
These registers are (for exact format, see Arrendi; F):	
a) A 64-bit register, FIR, which holds a single microinstruction (not including the branch address	1097
field) which can be executed urder control of the Nova. b) A 36-bit bus data register, ER, which can be gated onto the processor bus under control of the Nova.	1098 1101 1102
c) A multiplexer capable of returning 64 kits of data to the Nova. 36 bits are used for the processor hus, the	1 10 4 1 1 0 5

		retu	inder return status conditions. The status bits rned are the state of the RUN flip flop, the state	1106
		of	the two memory interfaces, and the parity error	1107
		flag:	s. When any parity error coours, FER (fatal error) set throughout the system, causing all processors	1108
		(inc	luding the one which caused the error) with the	1109
		exce	ption of the Nova, to halt. The Nova is	1110
		inte	rrupted, and will be expected to deal with the error	
		and	restart the processor. The parity error flags are	1111
		rese	t by ERRESET.	
			6-bit control register, CR, which may be loaded from	1113
	· '	the 1	Nova.	1114
				1114
	The b	its	of the control register are latched at the processor	1116
exc	ert fo	r the	e ones starred in the table below. Starred bits	1117
gen	e vate	sian	als which last for the duration of the DOA.	
30.		219.11	ars which rase for the duration of the Lon.	
	EIC		Enable instruction controlled changes	1120
			Endere The Crockett Concrete Changes	1120
	EB		Enable changes in PALUEC	1124
	FIMA		Enable changes in IMA	1127
	FPC		Enable changes in FC	
	<u> </u>		Litable Changes in re	1130
		The	four bits above enable various flavors of clock in	1133
		the :	crocessor.)	1133
		C 1.1C }	2100003011)	1134
	25		(single step) If set, the RUN flipflcp is cleared	. 1137
			one cycle after it is set.	1138
	SETRU	N*	Sets RUN. Run is cleared by SS and by various	1141
	<u>D</u> LINO.		error conditions.	1141
	ERRES	#TT#	Resets error conditions (parity, etc.) in the	1143
	E	<u> </u>		
			processor.	1144
	EFM		(execute from memory) If set, microinstructions	4457
	-		are everyted from the instruction moment. If	1147
			are executed from the instruction memory. If clear, microinstructions are executed from PIR.	1149
	REGIC	D.	Causes the gentents of the bus mariates to be	1150
	Vrato	יי	Causes the contents of the bus register to be	1152
	T NIMO SI		placed on the processor bus.	1153
	INTON		E processor interrupts.	1156
	STROB	£	Nova-to-Mayo processor stroke	1150
	ELMOE.	-	Nova-to-MAXC processor strobe.	1159

7.0 <u>Fisk Centrol</u> 1163 disk interface consists of three bus destinations 1166 (KUNIT-, KSET-, and KCSET-), two bus sources (KUNIT and KSTAT), 1167 three functions (KRDATA, KWDATA and KNEWCCMM), and some interrupt machinery. The letter 'K' has beer chosen to preface all disk 1168 register names. The disk controller hardware divides into two parts. 1172 first part, called the common controller, provides services to all disk units. The KUNIT register, interrupt control, write 1173 oscillator, bus interfacing, and memories which implement the 1174 KDATA registers are all part of the common controller. The second part, called the unit controller, is replicated 1176 for each disk unit. Incorporated in the disk unit controller are 1177 1178 registers which respond to KSET-, KCSET-, and KSTAT, logic to control the transfer of data bytes to and from the common interrupt requests and detect error 1179 controller, generate conditions, and control the sequencing of commands to the disk unit, and a phase-locked loop for disk data recovery. The design 1181 provides for one common controller interfacing with (up to) eight unit controllers, each of which in turn interfaces with one 1182 Century Data Systems 213 disk unit. With each disk unit controller are associated five logical 1154 registers: a disk command register, a controller command 1165 register, a disk and controller status register, one input data 1187 register, and one cutput data register. These registers are logically connected to the above-mertioned bus sources and bus destinations if and only if the KUNIT register points to the 1188 designated unit controller. During ordinary processing, the contents of the KUNIT 1190 register may be changed by using KUNIT- as the bus destination. 1191 during the processing of an interrupt KUNIT is 1162 1193 temporarily forced to point to the highest-priority disk unit which is requesting the highest priority interrupt. During this 1194 period, the pushed-down MUNIT register can be changed by using KUNIT- as the bus destination; however this change will not be 1195 reflected in the KUNIT bus source until after interrupt processing is complete. In practice, one would probably not want to use KUNIT- as the bus destination during interrupt processing. 1195 However, reading the KUNIT bus source during an interrupt routine 1197 is the only way of finding out with what unit the interrupt is to 1198 be associated. The following paragraphs describe the effect of KCSET-, 1200 KSET-, KSTAT, KWDATA, KRDATA, and KNEWCCMM upon the unit selected 1201 1202 by KUNII. No other units are affected.

The KCSET- destination modifies the command register of the unit controller according to various bus bits (see Table 5).	1204
This permits the processor to alter the unit's processor	1205
interrupt mask, to reset interrupt conditions, and to reset error	1206
conditions.	1200
The KSET- destination performs the action specified above for	1208
KCSET, and in addition loads the disk command register from the	1209
bus. These data are latched by the disk command register and presented to the disk unit for a prescribed time interval.	1210
The KNEWCCMM function (same as READS) is interpreted only in	1212
conjunction with the RSET- bus destination. It causes the unit controller to reset the command it is currently presenting to the	1213
disk unit before latching up the new command being issued by	1214
KSET KNEWCOMM is required when setting the head register,	1215
resetting the head register, setting the cylinder register, and	
starting seeks. It should not be used at other times for fear of	1217
head select glitches and erase turn-off blasts.	
The KSTAT source puts status bits from the disk unit and	1219
controller onto the bus. [See Table 6.]	1220
, and the second	
The KWEATA function buffers data from B[0-35] and FMDR [35-	1222
39] for eventual writing on its disk unit. The bus data may be	1223
read into F or Q in the same microinstruction for checksum computation.	:
The KRDATA function places KDATA[0-35] onto the bus, loads	1225
<pre>KMDR[3-35] from the bus, and loads KMDR[36-39] directly from</pre>	
KDATA[36-39]. The bus data may be read into F or Q for checksum	1227
computation in the same microinstruction.	
The details of the controller-disk file interface and a	1229
number of tedicus programming details are discussed in Appendix G.	

Eus Eit Pcsiticn	Meaning	1231 1233
g 1*	Enable/disable sector interrupts on channel 5E Load cylinder register from E[15-23]	1236 1235
2*	Load head register from E[18-23]	1242
3	Interpret B[15-23] as a command and execute it	1245
1* 2* 3	Enable/disable word interrupts or channel 13B (reading)	1247 1246
<u>5</u>	Enable/cisable word interrupts on channel 12B (writing	1230 1251
<u>6</u>	Enable/disable word interrupts on channel llB (dispatch)	125E 1254
7 8 9 18	Reset sector condition	1236
<u>8</u>	Reset processor data <u>l</u> ate	1255
<u>9</u>	Reset controller data late	12.72
_ 18	Reset sector overflow	12 5
_ 11*	Deselect/select this unit	125
$\overline{1}$ 2-14	Unusec	1270
<u>1</u> 5-23*	Disk drive bus, interpreted according to B[1-3]	1273
24-35	Unus€c	1275
* Interpre	ted only for KSET Not interpreted by KCSET	1278
	Table 5. KSFT- and KCSFT- Eus Interpretation	1281

		1286
Fus Fit Pcsition	Meaning	1288
9	Index condition (comes up with sector condition.	1290
•	Stavs up for one sector)	1291
. 1	Unit unsafe (operator must take action)	1294
1 <u>2</u> 3 <u>4</u>	Unit offline (illegal unit or operator must take action)	1297
3	Unit not ready (= seeking if other stuff QK)	1300
$\frac{\overline{4}}{2}$	Seek has failed (very rarerestore and try again but probably a hardware failure).	1303
<u>5</u>	Unit is read only (This is controlled by a manual switch, but the hardware will lock at this switch	1306
	only when the unit is deselected. This means that the software will have to deselect the unit before the effect of the operator throwing the switch will	1308
	be received by the unit).	1309
<u>6</u>	Controller not ready (set until previous command	1311
<u> </u>	has been received by disk unitabout two usec)	1312
7	Sector condition (sector interrupt request is held until it is dismissed, but the "sector condition"	1315
	tecomes true concurrent with the sector interrupt request and false at the second word time	1316
<u>8</u> *	afterwards). Frocessor data late (microinterrupt serviced too	1319
9*	late) Controller data late (hardware problems)	1322
1 <u>0</u> *	Sector overflow (still reading, writing, erasing,	1324
_ 18*	or word-interrupting at sector pulse. Reading writing and erasing are turned off and no future word interrupts will be requested).	1326
11	Unit deselected.	1328
<u>1</u> 2-35	Unusec	1330
* Requires and word into	reset by KSET- or KCSET Reading, writing, erasing, errupting are prevented by any of these errors.	1333
Note: All en	ercrs prevent writing inside the file.	1335
	Table 6: KSTAT Bus Data	1338

Appendix A: Summary of Microinstruction Bits 13							
<u>F</u> ielć	Size	Position	Mearing	13-4			
EA	11	Ø-10	Brarch <u>a</u> ddress	1347			
PT	2	11-12	Brarch type: GCTC, CALL, RETURN, DGCTC	1349 1310			
BC	5	13-17	Branch condition (FC0 inverts the meaning)	13°2 13°3			
<u>L</u> A	5	18-22	Left bank address: $0/1 = use X$, $2/3 = use AC$	13:5 13:6			
RA	5	23-27	Right bank address: $2/1 = use$ X, $2/3 = use AC$	1358 1359			
<u>P</u> S	6	28-33	Select input to E	13 < 2			
 <u>o</u> s	3	34-36	Select input to C	136.5			
AF	5	37-41	ALU <u>f</u> unction	13 t3			
ES	5	42-46	Bus scurce	137.1			
ED	5	47-51	Bus destination	1374			
<u>F</u> 1	6	52-57	Function	1376			
<u>F</u> 2	4	58-61	Second Function	1 37 %			
SA	8	62-69	Scratchrad address: $\langle 23E = use \rangle$	1381 1382			
BRKP TRIG		1 71 1 72	Freakpoint Scope trigger	1384 1366			
<u>T</u> otal	72			138 8			

*Preserved across interrupts in BAIUBC

1414

Appendix	B: Summary	of Eran	ch Conditions		1390
BC (octal)	Meaning	EC (octal)	Meaning	Reference	1393 1394
(00000)		(,			
. 9	Always	20	Never		1397
1	Q odđ	21	Q ever	3.2	1398
1 2 3	*ALU8 = 0	22	ALU8 # 0	3.3	1399
3	K = 1	23	K = Q	Appendix E	1400
4	*AIU < Ø	24	ALU ≥ Ø	3 , 3	1401
5	H = 1	25	H = Q	Appendix E	1402
6 7	X ≥ 3	26	X < 0		14C3
7		27			1404
10	$ALU = \emptyset$	3.0	ALU # 2	3.3	1405
11	G = 1	31	G = £	Appendix E	1406
12	*P < B	32	B ≥ £	3.3	1407
13		33			1408
14	*ALU ≤ Ø	34	ALU > 0	3.3	1409
15	J = 1	35	J = 0	Appendix E	1410
16	Y ≥ Ø	36	Y < 9		1411
17		37			1412

Appendix C:	Summary of Frim	ary and Secondary Functions	1416
Fl (Cctal)	<u>NAME</u>	MEANING	1419
-8 -1 -2 -3 -4 -5 -6 -7 10 11	IREF BIREF RREF RREFDXK RMWREF* RMWREFCXK* WREF** WREFDXK**	No action MAFREF (XCT2, RP), E-XCT2 MAFREF (XCT1, RP), E-XCT1 MAFREF(XCT1, RP), E-XCT1 MAFREF(XCT1, RP AND WP), E-XCT1 MAFREF(XCT1, RP AND WP) MAFREF(XCT3, WP), E-XCT3 MAFREF(XCT3, WP), E-XCT3 MAFREF(XCT3, WP) MAFREF(XCT3, WP) MAFREF(XCT3, WP)	1421 1424 1427 1430 1432 1435 1428 1444 1447
$\frac{1}{1}$ 3	LOADMORL	MCR[36-39]-E[32-35]	1450 1452
<u>1</u> 4	WRESTART***	Start the write cycle on a RMW.	1455
15			1457
15 16	KMDRI-	KMCF[36-39]-E[32-35]_	1460
<u>1</u> 7	KWRESTART	Start the write cycle on a KRMW.	1463
<u>2</u> 1	KRDATA KWDATA	E[0-35]-KEATA[0-35], KMTR[0-35]-E[0-35], KMDF[36-39]-KEATA[36-39] E[0-35]-KMDR[0-35],	1465 1467 1469 1471
		KDATA[0-35]-E[0-35], KDATA[36-39]-KMER[36-39]	1473 1475
<u>2</u> 2	SIGNOVA	Request NOVA interrupt	1477
23 24 25 26 27	INCY DECY NEGY YKPTR-	Y-Y+1 Y-Y-1 YY Y-400E + E[33-35] * <u>2</u> LB	1479 1481 1483 1488 1488
$\frac{30}{31}$	INCX DECX	X¬X+1 X¬X-1	1490 1492
** Must be end of the in	nstruction.	FINHINT F2=INHINT if MER is not loaded by the WRESTART must be accompanied by F2 =	1494 1496 1498
		paded until two instructions after	1499

MICRCFROCESSCR / Lampson, et al. MAXC 8.2 / Page 37 Xerox Palo Alto Research Center July 26, 1972

Note: MAPREF (umbit, permission) is CUM-CUM CR umbit, start 1501 memory reference if $G = \emptyset$ and permission = 1, and G - G CF 1502 (rerrission = 0).

		Appendix C:	Functions (Continued)	15C5
<u>Fl</u>	(Octal)	NAME	MEANING	1508
32 33		INCAC DECAC	AC¬AC+1 AC¬AC-1	1511 1513
345 333 333 441 1			F-F CF S F-F CF S IF EC is true F-F AND NOT S F-F AND NOT S IF EC is true F-(F CF S IF FC ELSE F AND NOT S) Bits of F selected by S[32-35] are set tc (F AND S AND -218) #0 (F[32-35] are K, J, H, and G)	1515 1518 1521 1524 1527 1529 1530
42 43 44 45	•	CARRY1 CJ&SJC SETHCVF SETOVPCØ1	Supplies input carry = 1 to AIU Supplies input carry = J to AIU and sets J to AIUC0 Sets E to AIUC0 # AIUC1 . PC0-AIUC1, FC1-AIUC1, CVF-(AIUC0 # ALUC1) CF CVF	1533 1535 1536 1539 1541 1542
46 47		RCYØQ RCYNOTALUQ	Change cycler input from FQ to 0C Change cycler input from PE to _NCT ALU, Q)	1545 1548
<u>5</u> 0		RCYQQ	Change cycler input from PD to QQ. Change Q-R RSH1 to Q-R RCY 1. Change Q RSH1 & Q LSH1 into Q RCY1 & Q LCY1.	155 0 155 1 155 2
<u>5</u> 1 <u>5</u> 2		LDPALUH Q35ALUG	Don't load F if ALUG=H Modifies Q ISHl. See table 3.	155 5 155 8
<u>5</u> 3		READALU	Or ALU result with bus value specified by source	156 0 156 1
<u>5</u> 4 <u>5</u> 5		XMASK SAMASK	Sets P mask to $2**[X AND 77E] - 1$ Sets P mask to $2**[(NCT SA) AND 77B] - 1$	1564 156 7
<u>5</u> 6		PAMAS K	Sets F mask to 2**[(NCT EA) AND 77B]	1570
<u>5</u> 7		AMASK	Set P mask to 2**AF = 1	157 3

MICROPROCESSOR / Lampson, et al. Xercx Palc Alto Research Center

MAXC 8.2 / Fage 39 July 26, 1972

<u>6</u> .0		READS		1575 1576
		KNEWCOMM		1577
			<u>d</u> estiration=KSFT¬.	1578
<u>6</u> 1		LOADS	Write bus into S	1580
<u>6</u> 2 63		ARM-	AFM-E[20-35]	1582
<u>6</u> 3	4	ARM		1585

MICROPROCESSOR / Lampson, et al. Xerox Palo Alto Research Center

MAXC 8.2 / Page 40 July 26, 1972

	Appendix C:	Functions (Continued)	1 58
Fl (Cctal)	<u>NAME</u>	MEANING	159
<u>6</u> 4 <u>6</u> 5	PREIRET IRET	Promises return from interrupt after next instruction Feturn from interrupt	159 159 159
<u>6</u> 6	FRZ BALUBC	Prevent latched bus and AIU branch conditions from changing at the end of this instruction. Ineffective if INT = 1.	140 140 160
<u>6</u> 7	POP	Fop the stack. Must not accompany CALL or FETURN.	160

*Also provided as a primary function.

1659

	App	endix C (contin	ued): Secondary Functions	1608
<u>F2</u>	(Octal)	NAME	MEANING	1611
_ø		INHINT	Frevent an interrupt after this instruction.	1613 1614
_1		NPC¬	NFC-B[24-35] and prevent an interrupt after this instruction.	1616 1617
_2				1619
_3				1621
_4		USED	Set the high bit of the SD memory address so that the address is in D rather than S.	1623 1624
_5		READS* KNEWCOMM*	Or S with data on bus. Reset disk command lines if destination=KSET¬.	1626 1628 1629
_6		LCADS*	Load S from data on bus.	1631
_7	•	WRESTART*	Start the write cycle on a RMW.	1634
10			Nc Acticn	1636
<u>1</u> 1		SETSF*	Bits of F selected by S[32-35] are set to (F AND S AND -20E) #0 (F[32-35] are K, J, E, and G).	1638 1639
12		RCYØQ*	Change cycler input to &C.	1642
<u>1</u> 3		CARRY1*	Supplies input carry = 1 to AIU.	1645
14		ASHOVF	OVF- (P0#F1) CF CVF, disable loading of $P[\ell]$, $Q0$ -P35 on Q FSH 1.	1647 1648
<u>1</u> 5		RCYQQ*	Change cycler input to CQ. Change Q-R RSH1 to C-R RCY1. Change Q RSH1 & Q LSH1 into Q RCY1 & Q LCY1.	1651 1652
16		POP*	Fop the stack.	1654
<u>1</u> 7		ACFS	G-(777760 AND S = \emptyset). Overrides the usual setting of G by MAPVA	1657

Appendix D:	Summary o	f Eus Sources a	nd Testinations	16 2
NO. (Octal)	SOURCE	BDINATION MEA	NING	1655
ď	NULL	₽~	None, Bus value is Ø	1659
-1	X	Χ¬	8-bit, 1-register	1671
- 2	Y	Y-	9-bit, <u>Y</u> -register	1674
- 3	AC	AC¬	4-bit, AC register	1677
-4	*MAP	*MAP¬	18-bit, Mar memory	1630
-0 -1 -2 -3 -4 -5 -6 -7	*D	*D¬	36-bit, Dispatch memory	16 3
- 6	*S	*S¬	36-bit, Scratch pad memory	1636
⁻ 7	**1	*I¬	Instruction memory, bits	16 ±3
	_	_	8-35 if F2=INHINT, so 36-71 otherwise	16 59
<u>l</u> .Ø	MDR	MDR-	Processor memory data	16:11
-			register	1692
<u>1</u> 1	MDRL		Extra 4 bits of memory	1694
_			data	16 35
11		READ-	MAR-E and start read	1698
12	MAR		Memory address <u>register</u>	17 1
$\frac{11}{12}$ $\frac{1}{2}$		RMW-	MAR¬E and start <u>r</u> ead - modify-write	1704
13		WRITE-	MAR-B and start write	17 7
13 14 15 15 16	*KMDR	*KMDR~	Disk memory data register	17 10
15	*KMDRL		Dion Monory duck Legrocol	17 12
15		*KREAD~		1714
16	*KMAR		Disk memory address	17 16
			register	17:7
16		FWRITE-		17 19
1 7		KRMW-		1701
20	*KUNIT	KUNIT-	Disk unit in F[33-35]	17.24
21	*KSTAT		Fut disk status on bus	1737
16 17 20 21 21 22 23 23 24 24		KSET-	Both controller and file	17.3
$\overline{2}$ 2		KCSET-	Controller only	17 3 1
2 3	*NOT F			17 13
2 3		ISPLIT-	X = E[14-17], G = (E[13]=0)	1735
24	Q			17 7
24	~	FSPLIT-	Y-B[2-8]	1739
2 5	*ALU	-		17 - 1
25 25		BSPLIT-	X-B[6-11], Y-P[0-5]	17-4
<u>*</u> Slow				1746
**Very slow.	I can on	ly b∈ sent tc P	register.	17-8

Appendi	x D: Bus	Scurces and Des	tinations (Continued)	1751
Nc. (Cctal)	SOURCE	ECINATION MEAN	ING	1754
26	STACK		B[25-35] top entry of stack. Illegal if combined with CAIL or STACK	1757 1758
<u>2</u> 6		STACK~	Fush stack twice, leaving B[12-23] on top and B[1-11] next to the top. G-G or (E[0]=0)	1760 1761 1762
<u>2</u> 7 <u>2</u> 7	NPC	MAPVA-	11-kit program counter Y-B[18-26], MAF[27- 35]-B[27-35], G-((S IF F2 = ACFS ELSE ALU) AND 777760B)=0), CUM-UM,	1765 1768
<u>3</u> 8		*MAF4~	X-B[28-35] T-((CUM,Y) AND 1774B, Y-Y+4, MAP[T]-MAF[T+1]-MAP[T+2] -MAP[T+3]-E[18-35]	1769 1771 1772 1773 1774
$\frac{31}{31}$	хтор	XSPLIT~	E[0-5]-X[30-35] Y-E[0-8], AC-F[9-12], X-B[14-17], G-H-(E[13]=0)	1776 1779 1780
<u>3</u> 2		YSHIFT-	Ψ[27]¬E[18]• Ψ[28-35]¬ E[28-35]	1782 1783
*Slcw **Very slow.	<u>I</u> M can on	ly be sent to t	he P register.	1785 1788

<u>Appendix</u>	E: Summary of	Flag Register Bits	170
PIT	NAME	SET/USED	175
_o	OVF	Turned on by SETCVFC01 if CVERFICW, by ASHOVF if PRFF1	179 179
_1	PCØ	Set to ALUCE by SETCVFC#1	175
_2	PC1	Set to ALUC1 by SETCVFC01	150
_3-4		No special uses	13(
_5	UM .	Used to set CUM by MARVAT	180
_6-13		No special uses	191
<u>1</u> 4-17	XCT#-XCT3	Used to set MAF address and CUM by some REF destinations	1 # (1 # (
18-26		No special uses	1 ::
<u>2</u> 7	CUM	Current user mcde. See 4.3	16
<u>2</u> 8		No special use	1 🔑
29	IENABLE	Interrupt erable	₹ ₽
<u>3</u> 0		No special use	16
<u>3</u> 1	NOVA	Set by Nova to signal processor	18
<u>3</u> 2-35		On SETSF, the flags selected by ones in S[32-35] are set to JF AND S AND (-209)) *0	1 59 1 €
<u>3</u> 2	K	Used by K=ℓ branch condition	18
<u>3</u> 3	J	If F1 = JC&CARRYEC set to AIUC@ and used as CARRYIN Used by J=@ branch condition.	19 19
<u>3</u> 4	Н	Set by XSPIII- to (E[13]=3), by some REFS	: A
		to the selected XCT bit, by SETFCV to AIUC0 * ALUC1, by PS = PQ RCY Y or P? RCY 44-Y to (Y > 44E). Used by LOADPALUH and H=0 branch condition.	1 6 1 &
<u>3</u> 5	G	Set by XSFLIT and ISPLIT to (B[13]=8), by STACK to G OR (F[0]=2), by MAPVA AND NOT ACFS to (ALU AND 777762=2), by ACFS to (S AND 777762B) = 8, by REFs to G OR	18

MICROPROCESSOR / Lampson, et al. Kerox Palo Alto Research Center

MAXC 8.2 / Fage 45 July 26, 1972

(map violation). Used by Q35ALUG and $G=\emptyset$ 1838 branch condition.

Appendix F:	Maintenand	ce interface devices used in the processor 18	Ęż
<pre>SMI device address (I=input tc Ncva) (O=Output tc Ncva)</pre>	Name	Bit name and significance 1 1 1 1 1 1 1	
21 0 C	CR	Control register 1 Ø:FIC 4:SS 8:REGIOB 1 1:FB 5:SETRUN 9:INT 1 2:FIMA 6:ERRESEI 10-15:UNUSEE 1 3:FPC 7:FFM 1	. t
<u>2</u> 13 0	BRØ	Bus register; gated to processor bus when 1 REGTOB=1. Nova bits 0-15 correspond to processor bits 0-15.	£ 6
<u>2</u> 12 0	BR1	Bus register: Nova bits 0-15 are 1- processor bus bits 16-31.	
<u>2</u> 13 0	ER 2	Bus register: Nova bits 8-11 are 1 processor bits 32-35.	e,
<u>2</u> 17 C	FIRG	Pseudo-instruction register 1: Nova Bit: Processor instruction field 1:	. 7
		0-1 BT[20-21] Franch type 17 2-6 BC[20-24] Franch condition 18 7-11 LA[31-35] Left bank address 18 12-15 RA[31-34] Right tank address 19	7
;216 O	PIR1	10-14 ALUF[RE-04] ALU function 15	
215 0	PIR2	4-8 DEST[28-84] Eus destination 18 9-14 FCN[28-85] Primary functions 18	9 - 3 - 4 5 - 4 - 4 5 - 5 5 - 5 5 5 - 5 5 - 5 5 5 - 5 5 - 5 5 5 - 5 5 - 5 5 5 - 5 5 -
214 0	PIR3	3-10 SA[28-35] Scratchpad address 18	9/4/ 3/4/ 9/4/
<u>2</u> 00 I	RUN	Bit 8 of this register = 0 indicates 18 RUN=1 in the processor. All other bits are undefined.	: a <u>r</u> } : {

MICRCFROCESSOR / Lampson, et al. Xerox Palo Alto Research Center

MAXC 8.2 / Page 47 July 26, 1972

<u>2</u> 03 I	В₿	Processor bus bits 0-15 are input to Nova bits 0-15.	1898 1899
<u>2</u> 02	Bl	Processor bus bits 15-31 are input to Nova bits 0-15.	1901 1902
<u>2</u> 01	в3	Processor bus bits 32-35 are input to Nova bits 8-11.	1904 1905

191

131

191

191

191

192

132

192

1 32

Appendix G. More Than You Really Wanted to Know About Disk 190 Control

Part I: The Disk Drive to Controller Interface

The disk drive (Century Data Systems model 213 or 215) communicates with its unit controller over a MAXC cable. Disk commands, disk status, and data bits travel endlessly back and forth over this cable. Signal paths consist of twisted pairs, one grounded at both ends, the other driven with an open collector TTL gate at one end and resistively terminated at both ends. The signal paths are low true or low active. Thirteen signal paths are reserved for commands from the urit controller to the disk drive. What follows is a modified excerpt from the CDS 215 Interface Specification. Note that this section does not describe disc control from the viewpoint of micrograms. It discusses the signals to which the unit controller must interface. Microprogramming considerations are in part II of this appendix.

Module Select

Selects the disk crive attached to the control unit and enables it to accept signals presented over the hus and tag lines and to generate signals on the status lines.

193

Drive Eus (0-8)

Nine lines to transmit address and control information as determined by one of three tag lines:

Line Name	Control	TAG LINES Set Cyl	Set Head	194 - 194 194
Drive Bus 0		Cyl 256		198
Drive Bus 1	Wr Gate	Cyl 128		1 64
Drive Eus 2	R¢ Gat€	Cyl 64		1 + -
Drive Bus 3	Seek St	Cyl 32		19.
Drive Eus 4	Rst Hc Req	Cyl 16	Hđ Ađđ 16	1.55
Drive Bus 5	Erase Gate	Cyl 8	FC ACC 8	195
Crive Eus 6	S€1 Hd	Cyl 4	Fć Ačć 4	100
Drive Eus 7	Rtn Ø£Ø	Cyl 2	Hd Add 2	155
Drive Bus 8	Hd Adv	Cyl l	Hd Add 1	19 !

<u>Se</u> t	Cylinder Tag	19!
	Indicates that the cylinder number on the bus lines is stable	150
	and loads it into the cylinder register. This function does	1.96
	not initiate a seek operation.	

Indicates that the head address is stable on Bus lines 4 through 8 and loads it into the head register. This function must be preceded by a reset head function, since the unit internally OR's the new head address with the previous one.	1966 1968 1969
Control Tag Indicates that hus data is stable and contains control information. The signals on each of the nine hus lines are defined as follows:	1 973 1 975 1 976
Bus 8 (No Function)	1980
Bus 1 (Write Gate) Specifies that data on the Write Lata line from the unit controller is to be written on the currently selected cylinder of the Disk Drive.	1 984 1 986 1 987
Eus 2 (Read) Specifies that the data on the selected cylinder and head be transmitted over the Read Data line to the unit controller.	1991 1993 1994
Bus 3 (Seek Start) Provides a pulse which starts a seek operation. The seek operation causes the head carriage mechanism to move from its present address to a new address. This function normally follows a "set cylinder" operation.	1 9 9 8 2 C C 1 20 O 2
Eus 4 (Reset Head Register) Provides a pulse signal to clear the Head Address Register Head 99 condition).	2 0 0 6 2 0 0 8 2 0 0 9
Bus 5 (Frase Gate) Enables the selected Head to Straddle Frase recorded data. To ensure a complete Straddle Frase of the guard bands of a data record, the Frase Gate must remain active for 20 us + 10% after the Write Gate is inactive.	2 013 2 015 2 016 2 0 17
Eus 6 (Select Head) Select the head addressed by the Head Address Register.	20 2 1 20 2 4
Eus 7 (Restore) Initiates arm motion to Cylinder 000. The Disk Drive will generate a "seek complete" signal when done.	2028 2031
Bus 8 (Head Advance) Provides a pulse to increment the Head Address Register.	2 035 2 038
In addition, two other signal paths (Sequence Pick In and Controlled Ground) are used to turn the disk unit rotation on and off remotely, and one non-standard signal path (Termination	2 04 1 2 042

Power) provides +5vEC, 0.9 amps, to a resistive termination block located at the disk unit.	2 04
There are ten signal paths in the cable reserved for status information from the disk unit to the controller:	20
	2 C
Gated Attention Indicates that either a power-on sequence, a seek command, or a restore is completed. This signal is reset by the read gate.	
indicates that a selected seek company has been successivily .	
Indicates the heads are extended and the Disk Drive is ready	2 0 2 0 2 0
A pulse on this line indicates the beginning of a sector.	000
<pre>Index Is set on one and only one sector of a revolution. The pulse width is 80 us ±20%. Index is delayed from sector by approximately 120 microsec.</pre>	20 20 20
A signal on this line indicates the selected Disk Drive is	0.000
The following conditions inside the Disk Drive generate the unsafe signal.	2 (
(1) ECUNSAFE - Any dc power surrly output low.	21
initiates a Select Head but no head becomes selected or screthan crehead	21 21 21

	73)	REY/ . (ERGATE + WRTGATE) - Disk Drive not ready for operation but Write or Erase Gates raised	2108
		by controller.	2109
	<u>(4)</u>	RDGATE . (ERGATE + WRTGATE) - Read gate and write gate or erase gate raised by controller.	2111 2112
	(5)	IWON/ . IEON - Write current cff and erase current on for longer than 60 microseconds.	2114 2115
	76)	IEON/ . IWON - Frase current off and write current on.	2118
	(7)	EFGATE . IEON/ - Erase gate up and erase current cff.	2121
	78)	IECN . ERGATE/ - Erase gate down and erase current cn.	2124
	73)	WRTGATE . IWON/ - Write gate up and write current cff.	2127
	(19)	IWON . WRTGATE/ - Write gate down and write current cn.	2130
	(11)	SEEKUNSAFE - Drive oscillator low, Heads extended and not up to speed, or SEEKERROR during forward motion of FIRSTSEEK or RESTORE.	2132 2133
	(12)	AIR FILTER SYSTEM FAULT.	2135
<u>S</u> eel	(Inc	omplete	2138
		cates that the Drive has been directed to a non-existent	2140
		nder or has failed to generate Seek Ready within 1 sec. "Seek Start."	2141
End		ylinder	2145
	India	cates that the head address register in the disk drive	2147
		advanced from head <u>a</u> ddress 19 to 20 in response to a Head noe command.	2148

Write Current Sense This signal indicates that normal wri Write current sense is active within 10 edge of Write Gate.	te current is present. us from the leading	21°2 21°4 21°5
The "Gated Attention," "End of Cylinde Sense" signals are not present in the disk to the MAXC processor because they are irr	status word presented elevant to MAXC's mode	2151 2158 2161
of operation or because they are redurdant. other signal paths (Sequence Power, Sequen Extended) are used to sense the rotational unit for AC and DC power sequencing purpose	ce Pick Cut, and Heads status of the disk	2161
There are two signal raths (implement which carry serial data to and from the uni write operations, negative-coing edges	t controller. During	2161 2161
trigger a complementing flip-flop in the di is written by the selected read-write Similarly, during a read operation, a flux selected read-write head (corresponding to	head on the disk. reversal sensed by the	2166 2167 2166
of the complementing flip-flop during writi in the disk unit which sends an 80 nan pulse onto the read data line.	ng) fires a che-shot	2151
The following table summarizes ma parameters of the Century Data Systems 213/		2171
Maximum Head Positioning Time Maximum Track-to-Track Positioning Time Maximum Rotational Latency Recording Method	55 ms 10 ms 25 ms Couble Frequency, bit serial	2171 2176 2176 2176 2176
Recording Surfaces Available per Crive Number or Recording Heads per Crive	20 20 (00-23 E cctal); one per disk surface	21-1 21-1 21-1
Type of Head Disk Rotational Speed Number of Cylinders per Disk Fack Track-to-Track Spacing Minimum Recommended Time per Bit Maximum Start Time Maximum Stop Time	Straddle Frase 2400 FFM +2% 406 (000-625 P octal) 0.005 inches nominal 360 ns 90 seconds to ready 11 seconds	214 214 214 216 216 217 214 214
In general, the drive bus lines should 200 ns before activation of any tag lines should remain active for a period of at le tag lines (for all commands except read, wr remain active for at most 10 us. Followin all tag lines, the drive bus lines should releast 200 ns; then all bus drive lires should at least 400 ns.	. Active tag lines ast 800 ns, and pulsed ite, or erase) should g the de-activation of emain stable for at	219 219 220 220 220 220
	The state of the s	

MICROPROCESSOR / Lampson, et al. Xerox Palo Alto Research Center

MAXC 8.2 / Fage 53 July 26, 1972

Further information	cn the disk unit is available from the	2204
Century Data Systems	(Anaheim, California) <u>Interface</u>	2205
Specification, Model 215	Disk System, and from the Mcdel 215 Disk	2206
	(which also includes circuit diagrams).	

Part II: Programming Considerations	220
Many programming considerations relate to errors, and these are in Table 5.	22'
1. Selecting the unit (= loading KUNIT register) is accomplished automatically by the hardware prior to a disk microinterrupt and no other units can be referenced during the interrupt routine. The function YKPTR- is provided especially for disk microprograms. It is planned that the interrupt instruction will include	22' 22' 22' 22'
YKPTR-, X-KUNIT;	221
This will select the right bank checksum register and the 16-word scratch memory array peculiar to the unit causing the interrupt. Non-interrupt programs select a disk unit by explicitly loading KUNIT.	221 221 231
2. One microinstruction must elapse after explicitly selecting KUNIT- as a destination or after the start of a disk interrupt routine before doing a KSET- or KCSET	231 231
3. KSET- commands must be separated by more than two microseconds. During the interim the "controller not ready" bit returned by KSTAT will be one. This time delay permits the commands to be presented to the disk according to the unusually slow specifications of CDS's disk units.	2 2: 2 3: 2 2: 2 2:
4. To perform a seek it is necessary to load the cylinder register using one KSET, wait for controller ready, and then start the seek.	22
5. The "index sector" indication will remain true (or false) for the entire duration of a sector.	22.
6. KSET- commands with KNEWCOMM must merge a scratch pad register onto the hus because KNEWCOMM is a different name for the REALS function. KNEWCOMM should be used on a KSET- given in the following circumstances:	22. 22. 22.
clearing the head register; setting the head register; selecting the head; setting the cylinder register; starting a seek; but not when changing the state of read, write, and erase (because this will glitch the select head line).	22 22 22 22 22 22
7. There is one bit counter per unit. A sector rulse resets the bit counter to 9 and generates a sector interrupt request. After	22 22

intervals of the he	re word interrupts, if enabled, will occur at 40-bit s (measured from the sector pulse). This means that skew eader record is an integral number of word times from the culse. Bit clocking is discussed below.	225 7 2258
Secret F	tree. Ele clocking is discussed below.	
8. There a unit is	e is only one <u>bit-clocking</u> mechanism per disk unit. When s not reading, bit timing is defined by the write	2261
cscillate	or. When a unit transitions from not reading to reading, not clocked until the synch pattern is recognized.	2262
Ther eaft	er bit timing is controlled by the data recorded on the	2263
disk. Il is later again.	he first bit clocked is the first data bit. When reading stopped, bits will be clocked by the write oscillator	2265
9. The	synch pattern is a sequence of eight consecutive one's (4	2267
Ones in a	top 36 hits and 4 cnes in the tag bits). The controller ad at least 20 microsec of all-zeroes preamble prior to	2268
	n pattern to ensure proper correction for the worst case	2269
difference	ces in frequency and phase between the write oscillator cead data. The first data word should immediately follow	2270
	n pattern.	2270
10 Eas	ading should be done only over valid preamble and data.	2272
	d is started over an erased area or other wrong-frequency	2273
pattern,	then the phase-locked loop may be so badly confused that	2274
it cannot	t converge to the correct frequency. If a bad spot	2275
	uring a read, several bit times elarse before the locking loses synch. There are actually two phase-locked loops:	2276
	coarse locking, the other for fine locking. The coarse	2277
	loop is on when the unit is not reading. As soon as a	2278
	started, the fine-locking lccr is turned on. The fine-	2279
	loop may not converge if the frequency error is too	2280
	and this is the reason why reading should te started only id preamble.	2200
11. TO	start a read or write at the current arm position, it is	2282
	y to go through the following painful sequence of disk	2283
	Clear the head <u>register.</u>	2286
<u>A</u> .		
<u>B</u> .	Wait for "controller not ready" to be 8. (about 2 us).	2289
<u>C</u> .	Set the head register to the desired value.	2292
D.	Wait for controller ready (about 2 us).	2295
<u>E</u> .	Select the head.	2297
<u>F</u> •	Wait 3 us before writing (and erasing) at the selected head. 10 us may elapse after head selection before reliable read data appears.	2299 2300

<u>G</u> .	5 us of garbage may be written before valic cata is written.	23 23
to do separa interr	e implications of E, D, and F are that it is impractical A, C, E and start reading or writing without timing tion between them, and since the timing requirements on upt routines are so stringent, it will probably be ary to begin operations at a sector as follows:	23 23 23 23
<u>A</u> .	During sector interrupt, clear the head register. Maybe the 2 usec wait can be overlapped so that the head register can be set during the sector interrupt routine also.	23
<u>B</u> .	If necessary, wait during the first word interrupt. Then select the head.	23 23
Ç.	Skip the second word interrupt.	23
<u>D</u> .	Start writing or reading no sconer than the third word interrupt.	23 23
microi	Write gate and erase gate should be turned on in the same instruction and not in the same KSET- that turns \underline{r} ead gate \underline{r} "unit unsafe" occurs).	23 23
least :	Every record written on the disk should be followed by at nine bits of valid data so that a word interrupt will be red for the final word of the record.	23 23
write purpos	n erase turn-off "blast" may endanger data 22 us behind the head. None of our contacts at CES are convincing. The e of erase is to narrow the data so that adjacent tracks ise protected by an erased guard band. To insure this	23 23 23
erase Erase genera	should be kept on for 22 us after write is turned cff. may not be continued for longer than 60 us or the hardware tes an "unsafe" error. Head select should remain stable	23 23
15. KWDATA	least 1 us after erase is turned off. Disk word interrupts may be dismissed by either KRDATA or regardless of whether reading, writing, or rothing is done on the unit itself.	23 23
cf into disk, preamble zero	hen a write is started, there are two hardware buffer words erest. One of these is presented for writing onto the the other for access by KWDATA. Since the first word of le written should be all zeroes, both buffer words should be during the two word interrupt routines prior to the one turns on the write gate.	23 23 23 23