


Z248 1WS CPU/MEMORY SCHEMATIC
 CPU/COPROCESSOR LOGIC
 ASSY NO. 101-6116-00 PCB PN 85-3202-01

ENGINEER: R.M. NIEDZIELSKI	DATE: 06/02/86
DRAWN BY: R.M.N.	SHEET 1 OF 12 REV: A

ZENITH DATA SYSTEMS St. Joseph, Michigan (616) 982-3200


(C) 1985 Zenith Data System

02 JUN 86 16:59 7:USER/RIN/08SE40CPU 1.DRAW



Z248 1MS CPU/MEMORY SCHEMATIC
 SYSTEM ADDRESS/DATA LOGIC
 ASSY NO. 181-6116-00 PCB PN 85-3202-01
 ENGINEER: R.M. NIEDZIELSKI DATE: 06/02/86
 DRAWN BY: R.M.N. SHEET 2 OF 12 REV: A
 ZENITH DATA St. Joseph, Michigan
 SYSTEMS (616) 982-3200
 (C) 1985 Zenith Data System


02 JUN 86 17:01 7USER/RMN/048248CPU 2. DRAM



(L204 LOCATED ON COMP. SIDE BETWEEN RP212 PINS 1 & 2)

2248 1WS CPU/MEMORY SCHEMATIC		
CPU/BUS CONTROL LOGIC		
ASSY NO. 101-6116-00 PCB PN 85-3202-01		
ENGINEER: R. M. NIEDZIELSKI	DATE: 06/02/86	
DRAWN BY: R. M. N.	SHEET 3 OF 12	REV: A
ZENITH	DATA	St. Joseph, Michigan
	SYSTEMS	(616) 982-3200
(C) 1985 Zenith Data System		


02 JUN 86 17:02 70SER/RMN/BS248CPU 3. DRAM



(CUT ON COMP. SIDE BETWEEN U254-9 & U258-11)
 (JUMPER ON FOIL SIDE FROM U263-3 TO U254-9)


2248 1WS CPU/MEMORY SCHEMATIC		
CPU CONTROL LOGIC		
ASSY NO. 181-6116-00 PCB PN 85-3202-01		
ENGINEER: R. M. NIEDZIELSKI	DATE: 06/02/86	
DRAWN BY: R. M. N.	SHEET 4 OF 12	REV: A
ZENITH	DATA	St. Joseph, Michigan
	SYSTEMS	(616) 982-3200
(C) 1985 Zenith Data System		

82 JUN 86 17:03 USER/RMN/00S248CPU 4. DRAM




Z248 1WS CPU/MEMORY SCHEMATIC
 CPU DELAY & MISC. CONTROL LOGIC
 ASSY NO. 1Ø1-6116-ØØ PCB PN 85-32Ø2-Ø1
 ENGINEER: R. M. NIEDZIELSKI DATE: 06/02/86
 DRAWN BY: R. M. N. SHEET 5 OF 12 REV: A
ZENITH DATA St. Joseph, Michigan
 SYSTEMS (616) 982-3200
 (C) 1985 Zenith Data System

82 JUN 86 17:05 USER/RIN/ØØØØØØØØØØ Ø. ØRAN



Z248 1WS CPU/MEMORY SCHEMATIC
 MEMORY ADDRESS/DATA BUS LOGIC
 ASSY NO. 181-6116-00 PCB PN 85-3202-01
 ENGINEER: R. M. NIEDZIELSKI DATE: 06/02/86
 DRAWN BY: R. M. N. SHEET 6 OF 12 REV: A
ZENITH DATA St. Joseph, Michigan
 SYSTEMS (616) 982-3200
 (C) 1985 Zenith Data System

02 JUN 86 17:56 /USER/RMN/85S24BCPU 6. DRAM



Z248 1WS CPU/MEMORY SCHEMATIC
 CPU MEMORY CONTROL LOGIC
 ASSY NO. 181-6116-00 PCB PN 85-3202-01


ENGINEER: R. M. NIEDZIELSKI	DATE: 06/02/86
DRAWN BY: R. M. N.	SHEET 7 OF 12 REV: A

ZENITH DATA St. Joseph, Michigan
 SYSTEMS (616) 982-3200

(C) 1985 Zenith Data System

02 JUN 86 17:08 USER:RNN/BNS248CPU 7.DRAW

(SHT. 6) MEM_ADDR
 (SHT. 7) MAB
 (SHT. 6) MEM_DATA




(SHT. 7) WELO~
 (SHT. 7) WEHI~
 (SHT. 7) RAS~
 (SHT. 7) CAS~
 (SHT. 7) PWLO
 (SHT. 7) PWHI

2248 1MS CPU/MEMORY SCHEMATIC
 512K MEMORY ARRAY LOGIC
 ASSY NO. 181-6116-00 PCB PN 85-3202-01

ENGINEER: R. M. NIEDZIELSKI	DATE: 06/02/86
DRAWN BY: R. M. N.	SHEET 8 OF 12 REV: A
DATA St. Joseph, Michigan SYSTEMS (616) 982-3200	
(C) 1985 Zenith Data System	

02 JUN 86 17:09 USER:RMN/0MS248CPU 8. DRAM



(SHT. 6) MEM_ADDR

(SHT. 6) MEM_DATA

(SHT. 7) ROM~

(SHT. 2, 10) SA0

(SHT. 3) MEMW~

(SHT. 3) SBHE~

(SHT. 7) FMEMR~

(SHT. 7) XRAM~

(CUT ON FOIL SIDE BELOW PLATE THRU NEXT TO RP202 PINS 3 & 4)

(JUMPER ON FOIL SIDE FROM U262-9 TO U261-13)


(JUMPER ON FOIL SIDE FROM EDGE CONN. Y10 TO U261-12)

(JUMPER FOIL SIDE U261-11 TO U212-21)

Z248 1WS CPU/MEMORY SCHEMATIC
 ROM/SCRATCH PAD RAM LOGIC
 ASSY NO. 181-6116-00 PCB PN 85-3202-01


ENGINEER: R. M. NIEDZIELSKI	DATE: 06/02/86
DRAWN BY: R. M. N.	SHEET 9 OF 12
DATA St. Joseph, Michigan SYSTEMS (616) 982-3200	
(C) 1985 Zenith Data System	

82 JUN 86 17:10 ZUSER/RNN/8MS24BCPU 9.DRAW



Z248 1WS CPU/MEMORY SCHEMATIC		
CARD EDGE CONNECTOR LOGIC		
ASSY NO. 181-6116-00 PCB PN 85-3202-01		
ENGINEER: R. M. NIEDZIELSKI	DATE: 06/02/86	
DRAWN BY: R. M. N.	SHEET 10 OF 12	REV: A
ZENITH	DATA SYSTEMS	St. Joseph, Michigan (616) 982-3200
(C) 1985 Zenith Data System		

02 JUN 86 17:12 USER/RNN/08S248CPU 10. DRAW




Z248 1MS CPU/MEMORY SCHEMATIC
POWER SUPPLY RAILS
 ASSY NO. 181-6116-00 PCB PN 85-3202-01

ENGINEER: R. M. NIEDZIELSKI	DATE: 06/02/86
DRAWN BY: R. M. N.	SHEET 11 OF 12 REV: A

ZENITH DATA SYSTEMS St. Joseph, Michigan
 (616) 982-3200

(C) 1985 Zenith Data System

02 JUN 86 17145 ZUSER/RMN/0NS248CPU 11.DRAW



Z248 1MS CPU/MEMORY SCHEMATIC POWER SUPPLY RAILS		
ASSY NO. 181-6116-00 PCB PN 85-3202-01		
ENGINEER: R. M. NIEDZIELSKI	DATE: 06/02/86	
DRAWN BY: R. M. N.	SHEET 12 OF 12	REV: A
ZENITH	DATA SYSTEMS	St. Joseph, Michigan (616) 982-3200
(C) 1985 Zenith Data System		

02 JUN 86 17:15 USER:RMN/085248CPU 12. DRAM