
# MICE-II USER'S GUIDE FOR ZILOG AND NSC 8-BIT SERIES MICROPROCESSORS



# (V)KOROTEK INTERNATIONAL INC.

,			

# **USER'S GUIDE FOR MICE-II**

Z80 NSC800 Z8 ZS8

#### DISCLAIMER

(c) 1986 by MICROTEK INTERNATIONAL, INC.

The information contained herein is provided without liability to any user. Every conceivable effort has been made to verify the accuracy of this information, but no guarantee whatsoever is given as to its accuracy or applicability for particular uses. In every instance, it must be the responsibility of the user to determine the compatibility of the products for each application. Microtek products are not authorized nor should be used as critical components for life supporting devices or systems. Nothing contained herein shall be construed as a recommendation to use any Microtek product in violation of existing patents or other rights of third parties. Microtek reserves the right to revise this publication, in whole or in part, without any obligation to notify any person or organization of such revision.

Printed in Taiwan, ROC August 1986

#### PREFACE

Microtek International Inc. proudly presents the award winning Micro-In-Circuit-Emulator, MICE-II. You have made an excellent purchase and will soon benefit from the many advance features that Microtek designs into all of its products.

With the detailed instructions provided in this manual, you can rapidly set up and operate your new MICE-II. The information provided in this user's guide is believed accurate and complete, but no responsibility is assumed for any error or ommision.

Microtek is dedicated in providing leadership in the microcomputer-based industry. We continue to design new emulators with enhanced features, low cost and always geared toward the microprocessor designer's need. Thank you for choosing Microtek; and may we suggest that you also investigate the many other fine products that Microtek has to offer.

The sale of any Microtek product is subject to all Microtek Terms and Conditions of Sale and Sales Policies, copies of which are available upon request.


Microtek supplies a variety of hi-tech equipment to the microprocessor-based industry. For further information on other Microtek products and/or any other questions regarding this manual, please contact Microtek at the following location:



# CHARATEK INTERNATIONAL INC.

6 Industrial Road East 3 Science-Based Industrial Park Hsinchu, Taiwan, 30077, R.O.C.

TEL: (035)772155 TLX: 32169 MICROTEK FAX: (035)772598



# TABLE OF CONTENTS

				Page
CHAPTER	1:	1.1	RAL INTRODUCTION	1-1
		1.2	Introduction to MICE-II	1-3
		:	1.2.1 Enhanced Features	1-3
			1.2.2 New Breakpoint Processor	1-3
			1.2.3 Major Hardware Overview	1-4
			1.2.4.Conclusion	1-4
		1.3	MICE-II Operating Configurations	1-5
			1.3.1 Microtek Personal Development System (MPDS)	1-6
		1.4	MICE-II Applications	1-7
		1.5	MICE-II Definitions	1-8
CHAPTER	2:	MICE	-II INSTALLATION PROCEDURES	2-1
		2.1	Setting Up MICE-II	2-1
			2.1.1 Opening the MICE-II Case	2-1
			2.1.2 Replacing the Personality Board or Emulation CPU .	2-2
			2.1.3 Internal Adjustments	2-2
			2.1.4 Memory Expansion (Adding HUEM Boards)	2-2
			2.1.5 Connecting the ICE Cable	2-2
			2.1.6 Closing the MICE-II Case	2-4
		2.2	MICE-II Specifications	2-5
		2.3	Communicating with MICE-II	2-6
		2.4	Control Emulation Processor Board (CEP) Setup	2-6
			2.4.1 Interface Parameter Selection	2-0
			2.4.2 Clock Selection	2-1
			2.4.3 Ready Signal Selection (Z80 and NSC800)	2-9
			2.4.4 Bus State Selection (Z80)	2-10
		o =	2.4.5 Vcc Selection (NSC800)	2-10
		2.5	Universal Emulation Memory Board (UEM) Setup	2-10
			2.5.1 U35: Emulation Memory Block - Enable/Disable 2.5.2 U36: Offset Address Setting, Memory Protect/Enable	2-11
			2.5.3 U37: Memory Segment Select	2-12
			2.5.4 Sample Setting for UEM Board	2-12
			2.5.5 Factory Preset	2-13
		26	High Performance Universal Emulation Memory (HUEM) Setup	2-13
		2.0	2.6.1 U14 and U36: Emulation Memory Enable/Disable	2-14
			2.6.2 U28 and U43: Memory Segment Selection	2-14
			2.6.3 Factory Preset	2-15
		27	Memory Selection for Microcontrollers (Z8 and ZS8)	2-16
		-•1	2.7.1 Memory Selection for MICE-II Z8	2-16
			2.7.2 Memory Selection for MICE-II ZS8	2-18
		2.8	RS-232C Cable Connection	2-21

		2.9 Applying Power to MICE-II 2.9.1 No Response 2.9.2 Failure Device	•••••	2 <b>-</b> 2
CHAPTER	3:	MICE-II COMMAND LANGUAGE	iters	3-2 3-2 3-3 3-4
CHAPTER	4:	MICE-II UTILITY COMMANDS4.1 ? Help Command4.2 ! Attention Command	•••••••••••••••••••••••••••••	4-2
CHAPTER	5:	5.1.1 Memory Display 5.1.2 Memory Examine/Modi 5.1.3 Memory Fill 5.1.4 Memory Search 5.2 T Memory Checksum/Test/Tran 5.2.1 Memory Checksum 5.2.2 Memory Test 5.2.3 Memory Transfer 5.2.4 Memory Compare 5.3 A Line Assembly Command 5.4 Z Disassembly Command 6.5 I Port Input Command 6.6 O Port Output Command 6.7 X Reset/Initialization Command 6.8 R Register Display/Modify Command for 6.8.2 Register Command for 6.8.3 Register Command for	DS dify/Fill/Search Command fy sfer/Compare Command and ommand r MICE-II Z80 and NSC800 r MICE-II Z8	55-2 55-3 55-5 55-5 55-5 55-1 55-1 55-1 55-1
CHAPTER	6:	CONTROL SIGNAL COMMANDS	gnal Commandignal Command	6-2
CHAPTER	7:	7.2 H Halt/Breakpoint Set Comman 7.2.1 Halt	ANDS	7-3 7-4 7-4

	7.3 F 7.4 B 7.5 L	7.2.3 Display Breakpoint	7-7 7-8 7-11
CHAPTER 8:	8.1 C 8.2 S	Single Cycle, Step Command Instruction Step Command 8.2.1 Instruction Step 8.2.2 Instruction Step in Mnemonic Form 8.2.3 Instruction Step with Register Content 8.2.4 Instruction Step with Count 8.2.5 Instruction Step with Cycle Status pplication Note for Stepped Emulation Commands	8-4 8-5 8-5 8-6 8-7 8-8
CHAPTER 9:	9.1:	TY COMMANDS INVOLVING A SYSTEM  Download Command (Intel Format)  Download Command (Tektronix Format)  Upload Command	9 <b>-</b> 2
		APPENDICES	
B: Hexaded C: ASCII C D: Writing E: MICE Dr F: Emulati G: Realtir H: Control I: Z80 J: NSC800 K: Z8 L: ZS8 M: Breakpo N: Error	cimal-De Code Lis g a Driv river ar ion Memo ne Trace L Emulat  coint Pro Messages	CE-II Commands ecimal Conversion sts and Definitions ver Program and Symbolic Debug Software bry Board (UEM/HUEM) e Board (RTT) tion Processor Board (CEP)  cocessor Board (BPP) s Service ional Distributors	C-1 D-1 E-1 F-1 G-1 H-1 J-1 K-1 L-1 M-1 N-1

#### CHAPTER 1

#### GENERAL INTRODUCTION

#### 1.1 Introduction To MICE

Microtek's versatile Micro-In-Circuit-Emulator (MICE) is a low-cost development tool that emulates most industry-standard microprocessors. It has set new standards for universal, high-performance emulation, at an exceptionally low cost-per-function.

Traditionally, microprocessor development was done on dedicated systems. The computer system had its complement of peripheral devices and sufficient mass storage to accommodate user programs, data, etc. A dedicated emulator was attached to the system to assist the designer in ensuring that both hardware and software were functioning properly.

Recently, a variety of general purpose computers have been designed for use in microprocessor development. Through the use of cross assemblers, code can be generated for the target system. However, these emulators are still dedicated to the particular computer.

With MICE, a third and more practical approach to microprocessor development is now available; one that uses fewer resources, performs most of the same functions, yet costs only a fraction compared with its predecessors. The MICE module is controlled via an RS-232C compatible interface. All software required to operate the MICE module are contained in EPROMs within the module. MICE can be operated by using a display terminal only or in conjunction with a computer system. Different processors can be emulated by merely changing the personality card and associated EPROMs.

#### Some key features of MICE are:

- \* Operation at speeds up to the maximum rated frequency of the specified microprocessor.
- \* Target processor retains its entire memory and I/O space.
- \* Enabling and disabling of hardware control signals to the processor with console commands.
- \* Resident assembler and two-pass disassembler which assigns labels to subroutine and branch addresses.
- \* Built-in memory diagnostics and block memory transfer for target processor memory.
- \* Downloading and uploading of target program between MICE and host computer system.
- \* Help command that lists all commands along with the proper syntax.

#### 1.2 Introduction to MICE-II

#### 1.2.1 Enhanced Features

MICE-II is an enhanced member of the MICE family. Aside from retaining the original MICE features, MICE-II has substantially been upgraded to include the following new features:

\* High Performance Universal Emulation Memory (HUEM) with memory size selectable at 64K or 128K bytes (2 independent 64K settings) of static RAM for 8-bit MICE-II models (user must specify if required for microcontroller versions).

NOTE: Microtek continues to provide product support to earlier models of MICE models equipped with the 32K Universal Emulation Memory (UEM) board. Users may however, update these old models into expanded memory version by replacing UEM with HUEM board.

- \* Emulation memory expandable in 64K/128K byte increments up to 256K bytes by merely adding HUEM boards.
- \* 8K byte block enable/disable capability.
- \* User-qualified trigger to specify start or end of tracing for source code and machine statuses. Up to 2048 cycles and 40 channels of signals may be recorded for program debug.
- \* Supports up to 8 hardware trace points for program debug.
- \* Realtime forward and backward trace for up to 2048 machine cycles.
- \* Two realtime breakpoints.
- \* Supports disassembly for both Instruction Step and List Trace commands.

# 1.2.2 New Breakpoint Processor (Optional)

MICE-II may also be equipped with the new Breakpoint Processor (BPP) board at user's option. The BPP board (see Appendix M for more details) will allow the MICE-II to provide more advanced features as summarized below:

- \* Sophisticated breakpoint logic, with up to 120 new breakpoint constructs.
- \* Flexible trigger constructs that can define single events, multiple activities or external hardware signals.

- \* Two data breakpoints and two external hardware breakpoints.
- \* Breakpoint interval timer that displays the interval between initial trigger and emulation stops.

#### 1.2.3 Major Hardware Overview

MICE-II is a low-cost powerful emulation instrument basically equipped with the following boards:

Control Emulation Processor (CEP) - also called personality board
Realtime Trace (RTT)

High Performance Universal Emulation Memory (HUEM) - also called memory board

Remember that the CEP board can be interchanged to form any other MICE-II. If more emulation memory is needed, additional HUEM boards may be added. And where more powerful emulation breakpoint or triggering capability is required, the BPP board is available.

#### 1.2.4 Conclusion

At half the cost of competitive units, MICE-II provides features not available with other emulators. Some of the advantages of MICE-II over other emulators are:

- universality A wide variety of microprocessors can be emulated using this single development tool, thus avoiding both the inflexibility of dedicated systems and the heavy capital investment required for general purpose systems.
- versatility Emulation of a different processor only requires changing the personality board. Multiple design projects can be carried out concurrently, and the CEP board can be reused for different projects.
- flexibility With MICE-II providing its own resident assembler and disassembler, it can be minimally configured with just a display terminal and power supply. After the target program has been downloaded from the host computer, testing can be done offline, thereby freeing the computer.

#### 1.3 MICE-II Operating Configurations

MICE-II can be used in several cofigurations. The simplest configuration requires only an RS-232C compatible terminal as the display console and command entry device. A computer system can also be configured as the controlling device.




Figure 1-1 Configuring MICE-II with an RS-232C Compatible Terminal or Host Computer

When a computer system is interfaced with MICE-II, a driver program must be resident in the system. Driver programs and symbolic translator drivers are available for various systems. (See Appendix E for a detailed listing.)

Microtek has access to various sources of driver programs and other software tools. For updated information contact your local Microtek representative.

#### 1.3.1 Microtek Personal Development System (MPDS)

MPDS is a fully integrated development system. It provides advanced support for all MICE-II emulators. Cross-assemblers, linkers and advanced software are just a few of its major features. Symbolic debug, logic state analysis, software performance analysis, emulation and interface utilities make up a rich software base.

A wide variety of development and debugging tools guarantee maximum performance. The extended assembler and linker supports a powerful set of macro commands and generation of symbol table files. MPDS has a large internal memory, dual disk drives and a high resolution CRT. MPDS supports comprehensive development and debugging with these powerful functions:

- \* XASM and Linker
- \* Emulation
- \* MICE Utilities

- \* Symbolic Debug
- \* Software Performance Analysis
- \* Logic State Analysis

The MPDS-MS/DOS software package is fully compatible with the IBM-PC/XT/AT. All the power and flexibility required for target system hardware debug, signal analysis (including waveform display), and software analysis makes MPDS a truly advanced micro-development solution.




Figure 1-2 Overview of MPDS Software Environment

#### 1.4 MICE-II Applications

Because of its unique design, MICE-II offers new applications which include:

- 1) Inexpensive evaluation of new microprocessors without purchasing a special evaluation board or expensive development system.
- 2) Several designers can share the use of a single development system, eliminating the difficult problem of allocating a single resource and the need for multiple work-stations. Large programs can be edited, assembled or compiled, and then downloaded to the target system. Since MICE-II has its own assembler and disassembler, the programs can then be tested using only a display terminal.
- 3) MICE-II's compact size, light weight, and rugged construction makes it an ideal field service instrument. Easily transported and set up in remote locations, MICE-II can reduce downtime, provide on the spot diagnosis and resolution of field problems, avoiding customer inconvenience and expensive service delays. With its RS-232C interface, MICE-II can be quickly interfaced with any compatible display terminal. Diagnostic programs can be generated using the resident assembler.
- 4) Personal computers can be upgraded to development systems at a fraction of the typical costs. Driver programs for various computers have already been written, allowing programs assembled or compiled to be downloaded.

#### 1.5 MICE-II Definitions

MICE

is a patented trade name for Microtek emulators and stands for Micro-In-Circuit-Emulator.

ICE cable

is an In-Circuit-Emulator cable that joins  ${\tt MICE-II}$  to the target.

MICE-II module

is a conventional MICE emulator module consisting of three interconnected printed circuit boards. These boards are:

- 1) Control Emulation Processor (CEP) board.
- 2) Realtime Trace (RTT) board.
- 3) High Performance Emulation Memory (HUEM) board.
- 4) Breakpoint Processor (BPP) Board, which may be optionally included depending on the user's specifications.

#### CHAPTER 2

#### MICE-II INSTALLATION PROCEDURES

MICE-II comes from the factory preset and completely assembled. The MICE-II module consists of three printed circuit boards: Control Emulation Processor board (CEP), Realtime Trace board (RTT) and High Performance Universal Emulation Memory board (HUEM). ICE cables are also included which must be connected between MICE-II and the target system.

#### 2.1 Setting Up MICE-II

Detailed instructions for setting up the MICE-II module are as follows:

#### 2.1.1 Opening the MICE-II Case

MICE-II is contained in a two piece high impact plastic case. To open the case, hold the lower portion of the vertical end (rear) firmly with both hands and with your thumbs slide the top half forward about one half inch. This will separate the top from the bottom half.




Figure 2-1 Opening the MICE-II Case

#### 2.1.2 Changing the Personality Board (CEP) or Emulation CPU

1) To install a personality board in place of the current card, the cover of the MICE-II case must first be removed. With power off, carefully remove the top personality card (CEP) from the MICE-II module by disconnecting the two ribbon cable connectors which join the CEP board to the RTT board below, and then removing the six locking screws and six brass spacers.

Install the new personality board into the module by refastening the brass spacers and locking screws to hold the replacement card permanently in position. Then reconnect the two ribbon cable connectors from the RTT board below to the CEP board; the arrows indicating pin 1 must be aligned.

2) Only one of the applicable CPU's is supplied with each MICE-II in accordance with customer's specified emulation requirements at the time of purchase. To emulate processors other than the supplied one, change the CPU as required with relevant processor at locations indicated below:

	MICE-II	CPU	Location
*	Z80	Z80/Z80A/Z80B/Z80H	U36
	NSC800	NSC800	U24
	z8	z8612	บ38
	zs8	z8883	U42

\* CPU alteration applicable to Z80 only.

#### 2.1.3 Internal Adjustments

Access to all adjustment switches is possible with the MICE-II cover removed. The DIP switch on the personality board is readily accessed from the top; and the three DIP switches for memory board selection are located in the opening at the end of the MICE-II case, which results when the cover is removed. Preset instructions are explained in the following sections of this chapter.

#### 2.1.4 Memory Expansion (Adding HUEM Boards)

Instructions for adding memory boards are detailed in Appendix F.


#### 2.1.5 Connecting the ICE Cable

#### 1) Connecting the ICE Cable for MICE-II Z80 and NSC800

The ICE (In-Circuit-Emulator) cable assembly consists of one flat-wire cable with a 40-pin connector at one end and an IC header at the other end. To install the ICE cable after setup has been completed, remove the cover to MICE-II, and attach the 40-pin connector at position J5 on the CEP board. Thread the IC header end through the rectangular opening in the MICE-II case and slide the cover shut (section 2.1.7). Then attach the end with the IC header to the 40-pin target processor socket on the target board. (Note that the ICE cable cannot be interchanged with other MICE-II models.)

#### 2) Connecting the ICE Cable for MICE-II Z8

The ICE cable assembly consists of two flat-wire cables with dual 40-pin connectors at one end (CHZ8) and a single 40-pin connector at the other end (THZ8). To install the ICE cable after setup has been completed, remove the MICE-II cover and attach the end with dual 40-pin connectors at position J5 on the CEP board. Thread the IC header end through the rectangular opening in the MICE-II case and slide the cover shut (section 2.1.7). Then attach the end with a single 40-pin connector to the 40-pin target processor socket on the target board. (Note that the ICE cable cannot be interchanged with other MICE-II models.)




#### 3) Connecting the ICE Cable for MICE-II ZS8

2-4

Two different ICE cables are used for 40 and 48 pin target CPUs. The ICE cable assembly for a 40-pin target CPU consists of two flat-wire cables with dual 40-pin connectors at one end and a single 40-pin connector at the other end (THZS8-40). The ICE cable assembly for a 48-pin target CPU consists of two flat-wire cables with dual 50-pin connectors at one end and a single 48-pin connector at the other end (THZS8-48).

To install the ICE cable after setup has been completed, remove the MICE-II cover and attach the end with dual 40/50 pin connectors at position J6/J5 on the CEP board. Thread the IC header end through the rectangular opening in the MICE-II case and slide the cover shut (section 2.1.6). Then attach the end with a single 40/48 pin connector to the 40/48 pin target processor socket on the target board. (Note that the ICE cable cannot be interchanged with other MICE-II models.)



#### 2.1.6 Connecting the External Trace Cable

The external trace cable shown below is used for recording external signals during trace operations. To monitor any external activity not automatically recorded by trace commands, the input cable must be connected from the trace point connector on the CEP board to the target. This connector consists of a 9 post stick header on the CEP board designated XO-X7 from right to left, plus XG for ground.

The monitored signals are called spare bits and support concurrent trace with the address, data and status bus. Any of these bits can be monitored by trace commands to display hardware status (in the SPARE column) by executing List, Cycle Step and Instruction Step commands; where "1" represents a high (or floating) signal and "0" indicates a low signal.




Figure 2-3 Signal Monitor Cable

#### 2.1.7 Closing the MICE-II Case

To close the cover, set it over the base leaving a 1/2 inch gap. Holding the base firmly in the front, use your thumbs to push the cover the remaining distance. This will force the locking tabs into position and firmly attach the top to the base.

#### 2.2 MICE-II Specifications

Mechanical specifications for MICE-II are:

Width	20.0 cm	(7.87 in)
Height	8.0 cm	(3.15 in)
Length	33.0 cm	(13.00 in)
Weight	2.0 kg	( 4.40 lb)

The minimum and maximum operation and storage limits for temperature and humidity are:

Operating temperature:  $0^{\circ}$ - $50^{\circ}$ C ( $32^{\circ}$ - $122^{\circ}$ F) Storage Temperature:  $-10^{\circ}$ - $65^{\circ}$ C ( $14^{\circ}$ - $149^{\circ}$ F) Relative Humidity:  $20^{\circ}$ -80%

MICE-II requires three external power supply voltages, each of which must be regulated to within 5 percent of nominal.

Power Consumption	Ripple
+ 5VDC at 4.0A (maximum)	50m Vp-p
+12VDC at 0.1A (maximum)	100m Vp-p
-12VDC at 0.1A (maximum)	100m Vp-p

Note: Power supply loading is based on conventional MICE-II modules. Since MICE-II supports emulation memory expansion, additional power supply requirements may be necessary depending on the number of memory boards added and/or cooling fan is installed. Each additional memory board requires 0.8 amp at +5 VDC and each cooling fan requires 0.35 amp at +12 VDC. The switching power supply should also be grounded.

Using the supplied power cable, the mating female connector is attached to the pins at the rear of MICE-II with the locking tab pointing up. The power connector pinout is as follows:

_	_	Pin	Description
1   2   3   4   5	-         	1 2 3 4 5	+5VDC Ground +12VDC not connected -12VDC

Warning: Be sure that the correct voltages are connected to the proper pins, otherwise MICE-II may suffer severe damage to its circuitry. When turning off the power to MICE-II, wait a few seconds to allow the capacitors to fully discharge before turning the power on again.

#### 2.3 Communicating with MICE-II

Whether MICE-II is connected to a terminal or to a computer system, the connection between the controlling device and MICE-II is across a programmable RS-232C compatible interface.

#### 2.4 Control Emulation Processor Board (CEP) Setup

Other MICE-II emulators can be formed simply by replacing the personality (CEP) board. If a change of personality boards is required, or modification to the factory preset conditions is necessary, the adjustment options are described in the following sections.

#### 2.4.1 Interface Parameter Selection

On the CEP board locate the six position DIP switch (NSC800 - U35 and all others - U17). This switch sets the following communication modes which are only examined by the control processor during power-up and reset.

Switch Selection	Description
S1-S2-S3	Baud Rate
S4	¦ 7/8 Data Bits
S5	Disable/Enable Parity
s6	Odd/Even Parity

The number of stop bits is permanently set at two; and communication is full duplex. Each data frame consists of 1 start bit, 2 stop bits, 7/8 data bits and 1 parity bit if parity is enabled.

The transmission rate can be specified from 150-19200 baud by setting S1-S2-S3 of the DIP switch as follows:

Baud	Switch Section					
Rate	S1	S2	S3_			
150	ON	OFF	OFF			
300	OFF	ON	OFF			
600	ON	ON	OFF			
1200	OFF	OFF	ON			
2400	ON	OFF	ON			
4800	OFF	ON	ON			
9600	ON	ON	ON			
19200	OFF	OFF	OFF	*		

<sup>\*</sup> This setting is only effective for the following (or later) firmware versions: V3.0 - ZS8, V3.1 - Z80/Z8 and V3.2 - NSC800. For all previous versions, this switch setting indicates 110 baud.

The number of data bits and parity can be specified by setting S4, S5 and S6 of the DIP switch as follows:

Mode	Swite S4	h Sec S5	tion S6
8 Data Bits	OFF		
7 Data Bits	ON		
Parity Enable		OFF	
Parity Disable		ON	
Even Parity			OFF
Odd Parity			ON

MICE-II personality boards are shipped from the factory preset to 2400 baud, 7 data bits, and parity enabled at even. Switch position for this default selection is as follows:

Mode		Sw	itch	Posi	tion	
	S1	S2	S3	S4	S5	S6
2400 Baud 7 Data Bits Parity Enable Even Parity	ON	OFF	ON 	ON   	OFF         	OFF

Default setting

When parity is disabled, the odd/even parity switch section can be set to either position since it is ignored.

#### 2.4.2 Clock Selection

#### 1) Clock Selection for MICE-II Z80

 ${\tt MICE-II}$  Z80 supports the Z80 dynamic RAM refresh function and is available in the following versions:

Z80 - 2.5MHz clock oscillator Z80A - 4MHz clock oscillator Z80B - 6MHz clock oscillator Z80H - 8MHz clock oscillator The target's clock, the on-board clock, or the on-board clock with an option to support the target can be selected by placing jumpers on the personality board as follows:

		x8	х9	X10	X11		
l	EXT	С	0	0	C	 	
1	INT	0	C	С	0	1 1 1	
	INT> TARGET	C	0	C	0	•	Close Open

Internal/External Clock Selection

#### 2) Clock Selection for MICE-II NSC800

The target's clock or the on-board 5 MHz clock can be selected by placing jumpers on the personality board as follows:

	x8	X9	X10	X11				
	0		•	•	C: Close			
,			•	•	0: Open			
Internal/External Clock Selection								

#### 3) Clock Selection for MICE-II Z8

The target's clock or the on-board 12MHz clock can be selected by placing jumpers on the personality board as follows:

		ap voz						
	x8	х9	X1	X2	Х3			
INT	С	0	0	0	0			
EXT						i !		
TTL CLOCK	0	C	0 !	C	0	i !		
EXT			! ! !			C:	Close	
CRYSTAL	0	C	C	0	<u> </u>	0:	0pen	
Intonne	1 / Port	-m-01	عامما ت	Salast	ion			

THZ8\*
Adapter

Internal/External Clock Selection

<sup>\*</sup>The THZ8 Adapter is located on the target side of the ICE cable.

#### 4) Clock Selection for MICE-II ZS8

The target's clock or the on-board 20MHz clock can be selected by placing jumpers on the personality board as follows:

THZS8\*

		Adapter						
	3x	3 x9	) X1	. X2	2 X3	}		
INT	C	0	0	0	0	_		
EXT TTL CLO	ск о	С	0	С	0			
EXT	L O	C	C	0	C		: Close : Open	

Internal/External Clock Selection

#### 2.4.3 Ready Signal Selection (Z80 and NSC800)

#### 1) Ready Signal Selection for MICE-II Z80

The target ready signal, or on-board ready signal (when memory is located in UEM/HUEM) can be selected by placing jumpers on the personality board as follows:

	X14	X15	
TARGET			Close
ON-BOARD		, ,	0pen

# 2) Ready Signal Selection for MICE-II NSC800


The target ready signal can be selected by removing the jumper at X14; or if MICE emulation memory is selected, the on-board ready signal can be used by connecting a jumper at X14.

#### 2.4.4 Bus State Selection (Z80)

MICE-II Z80 permits the CPU to be stopped at either WAIT or BUSAK state. Stopped at WAIT state, the two refresh signals RFSH, MREQ will be lost but the CPU will stop in the middle of the machine cycle. Therefore, the mes-

<sup>\*</sup>The THZS8 Adapter is located on the target side of the ICE cable.

sages displayed have not yet been executed. Under this condition, the DATA BUS, ADDRESS BUS and STATUS signals are still active and can be read. This simplifies hardware debug. Stopped at BUSAK state, refresh is still supported to the target; and the CPU will stop at the end of the machine cycle where the messages displayed have already been executed. Selection is shown below:



# vcc Selection (NSC800)

The NSC800 Vcc on the target can be selected by removing the jumper at X12; or the on-board Vcc can be used by placing a jumper at X13.

		X12	X13		
	INT	0	C	C:	Close
	EXT	C	0	0:	Open

Internal/External Vcc Selection

#### 2.5 Universal Emulation Memory Board (UEM) Setup

There are three DIP switches located in front of the UEM board (bottom board of MICE-II module). These are U35, U36 and U37 from right to left, with individual switches designated S1 through S6 or S8.

The DIP switches are set up per the following instructions:

## 2.5.1 U35: Emulation Memory Block - Enable/Disable

Any 4K byte memory block can be disabled or enabled depending on the amount of emulation memory needed. Set individual switch positions ON for enable and OFF for disable.

S1	S2	S3	S4	S5	s6	S7	s8	
Lowest 4K				. <b></b> .			Highest	4K

# 2.5.2 U36: Offset Address Setting and Memory Protect/Enable

The starting address of 32K bytes of emulation memory can be set as follows:

Starting   Address	S1	S2	S3	S4
0000Н	OFF	OFF	OFF	OFF
1000H	ON	OFF	OFF	OFF
2000Н	OFF	ON	OFF	OFF
3000Н	ON	ON	OFF	OFF
4000H	OFF	OFF	ON	OFF
5000H ¦	ON	OFF	ON	OFF
6000н ¦	OFF	ON	ON	OFF
7000H ¦	ON	ON	ON	OFF
НОООВ	OFF	OFF	OFF	ON
9000H ¦	ON	OFF	OFF	ON
AOOOH	OFF	ON	OFF	ON
BOOOH	ON	ON	OFF	ON
COOOH !	OFF	OFF	ON	ON
DOOOH ;	ON	OFF	ON	ON
EOOOH ;	OFF	ON	ON	ON
FOOOH	ON	ON	ON	ON

Note: The offset address is relative to the memory segment. The ending address for UEM is the offset address plus 32K bytes. When the ending address crosses the 64K boundary, it wraps around and starts at 0000H.

Positions S5 and S6 are set as follows:

Mode	S5	s6
Unit - D. 11	037	
Write Enable	ON	
Write Protect	OFF	
Memory Enable	 	OFF
Memory Disable		ON

#### 2.5.3 U37: Memory Segment Select

Memory segments may be selected within 16M bytes by setting U37 as follows:

Segment	Start Address	S1	S2	S3	S4	S5	s6	<b>S</b> 7	S8
		·							
OK ¦	ОН	ON	ON	ON	ON	ON	ON.	ON	ON
64K	10000H	OFF	ON	ON	ON	ON	ÓN	ON	ON
128K ¦	20000Н	ON	OFF	ON	ON	ON	ON	ON	ON
**	tt.	1			11				
** j	11				11				
16320K	FF0000H			Α	11 0	FF			

#### 2.5.4 Sample Setting for UEM Board

In the above configuration, Memory Segment (U37) is set at OK with an Offset Address (U36) of 32K (8000H); therefore 32K of Emulation Memory (U35) is configured as follows:

32K - 36K Write Protect

36K - 40K Write Protect

40K - 44K Disable

44K - 48K Disable

48K - 52K Disable

52K - 56K Disable

56K - 60K Write Protect

60K - 64K Write Protect

#### 2.5.5 Factory Preset

The UEM board is factory preset with the following switch positions:

With all keys of U35 in the ON position, all blocks of emulation memory are enabled.

In this configuration the starting address is 0000H, emulation memory is enabled and write-enabled.

All U37 keys are in the ON position. In this configuration the memory segment start address is 0000H.

Setting U35, U36 & U37 completes setup of the UEM board.

# 2.6 High Performance Universal Emulation Memory Board (HUEM) Setup

There are four DIP switches located at the front of the HUEM board (bottom board in the MICE-II module); U14/U28 (enabled for both the standard 64K byte version and the optional 128K byte version) and U36/U43 (enabled only for the optional 128K byte version). The individual keys on the switches are designated S1 through S8 or S10. (Refer to the placement chart on page F-4 for the board location of these switches.)

There are two separate 64K memory banks in the HUEM. (Offset address listed for UEM is not available for HUEM.) U14 and U28 set bank 1; and U36 and U43 set bank 2. (Note that bank 2 is only populated for the optional 128K byte version.)

The DIP switches set up are explained in the following paragraphs.

#### 2.6.1 U14 and U36: Emulation Memory Enable/Disable

The user can select any memory block of 8K bytes to disable or enable depending on the amount of emulation memory needed. Set individual keys ON for enable and OFF for disable.

Position S9 and S10 are used as follows:

Mode	S9	S10
Write Enable	ON	
Write Protect	OFF	
Memory Enable	! !	OFF
Memory Disable		ON

#### 2.6.2 U28 and U43: Memory Segment Select

Memory segments may be selected within 16M bytes by setting U28 and U43 as follows:

Segment	Start Address	S1	S2	S3	S4	S5	<b>S6</b>	<b>S</b> 7	S8
¦									
OK ¦	OH	ON	ON	ON	ON	ON	ON	ON	ON
64K	10000H	OFF	ON	ON	ON	ON	ON	ON	ON
128K	20000H	ON	OFF	ON	ON	ON	ON	ON	ON
"	11	1			11				
"	tt	ĺ			11				
16320K	FF0000H	•		Α	11 0	FF			

Note: If bank 1 and bank 2 have the same start address (i.e. U28 and U43 have the same key setting), HUEM will select bank 1 only and disregard the U43 key setting for bank 2. For 64 K HUEM, only bank 1 memory is populated.

#### 2.6.3 Factory Preset

HUEM is preset at the factory with the following switch positions (0-128K bytes):

In this configuration all blocks (64K byte  $\mathbf{x}$  2) of emulation memory are enabled and write enabled.

U28	S1	S2	S3	S4	S5	s6	S7	s8
	ON							

All U28 keys are in the ON position. In this configuration, the bank 1 memory segment start address is 0000H.

Only S1 is OFF. In this configuration, the bank 2 memory segment start address is 10000H.

Setting U14, U28, U36 and U43 completes setup of the HUEM board.

#### 2.7 Memory Selection for Microcontrollers (Z8 and ZS8)

#### 2.7.1 Memory Selection for MICE-II Z8

1) The Z8 family of processors has three types of memory: internal program memory (P), external program memory (P), and external data memory (X). P and X serve as optional qualifiers for M/T commands, with program memory (P) as the default value. Note that if qualifier X is used to address internal program memory, an error message will display: "LOCATION ERROR!"

CPU	<b>A</b> c	Addressable I/0		
l	Internal Program	External Program	External Data	
z8611/z8613	000H-FFFH	1000H-FFFFH	1000H-FFFFH	Ports PO-P3
z8601/z8603/z8671	000H-7FFH	800H-FFFFH	800H-FFFFH	Ports PO-P3
z8681	none	000H-FFFFH	000H-FFFFH	Ports PO-P3
; z8682*	none	800H-FFFFH	800H-FFFFH	Ports P0-P3

<sup>\*000</sup>H-7FFH is not addressable.

- 2) Internal program memory (4K bytes) is located in emulation memory on the CEP board (6264 RAM at U51).
- 3) If program memory is larger than 4K bytes or external data memory is used, then a UEM/HUEM board must be used for emulation memory. To select UEM/HUEM, set control register PO1M (F8H) with the R command, or with the user's program, to define Port 0 in address mode (PO=ADDR) and Port 1 in address/data mode (P1=A/D); i.e. set D7; D4 & D1=1 and D3=0 in register PO1M (RF8=1XX10X1X).

Example: Set RF8=96H to specify -

- a) P00-P07=A8-A15
- b) P10-P17=AD0-AD7
- c) internal stack pointer
- d) normal external memory timing
- 4) However, if memory space is segregated, then input the EX command (Chapter 6), and logically select program memory and data memory using Data Memory select output. Define Port3-pin4 for Data Memory output, by setting control register P3M (F7H) with the R command, or with the user's program, to P34=DM. External segregated emulation memory is located in UEM/HUEM, with program memory at 1000H-FFFFH and data memory at 11000H-1FFFFH.

Example: If the program memory range is 0~3FFFH and data memory range is 1000H~1FFFH, then set emulation memory as indicated below for UEM or HUEM.

UEM Set these two parameters regardless of the option selected -

- \* emulation memory block enable/disable (U35 S1-8 all ON)
- \* memory offset address to OH (U36 S5 ON, all others OFF)
- a) Emulate program memory only by setting -
  - \* memory segment to OH (U37 S1-8 all ON)
  - \* starting address to OH (U36 S5 ON, all others OFF)
- b) Or emulate data memory only by setting -
  - \* memory segment to 10000H (U37 S1 ON, all others OFF)

#### HUEM

Enable all emulation memory by setting -

\* U14 and U36 S1-S9 ON and S10 OFF

Emulate program memory in bank 1 by setting -

\* memory segment to OH (U28 S1-8 all ON)

Emulate data memory in bank 2 by setting -

- \* memory segment to 10000H (U43 S1 OFF, all others ON)
- 5) HUEM can cover the entire emulation memory range required for external program and external data memory (max 120K bytes), but, UEM can only cover part of this range (max 32K bytes).

Because the first 4K bytes of program memory are located on the CEP board at U51, do not set the offset address (U36) within the first 4K bytes of UEM. However, because the offset address cannot be defined for HUEM, the first 4K bytes of both memory banks are disabled. (For information on UEM/HUEM switch settings refer to section 2.5 and 2.6.

Emulation Memory Selection Required Memory >4K bytes Size <4K bytes Emulation Segregated Combined Memory Location (set EX. & P34=DM) (set DX) UEM Not needed ! Use for program Max 32K bytes or data memory (max 32K bytes) HUEM Not needed ! Use for program Max 60K bytes or data memory. or both (max 120K bytes) CEP U51(6264)\* Used as internal program memory (Max 4K bytes)

<sup>\*</sup>If program memory (0-4K) is located in target ROM, either read the data into the host computer and then download it to MICE emulation memory, or place the target ROM (if a 2732 or 2764) on the CEP-Z8 at U51.

a) If HUEM is selected and memory is combined, then both program and data memory must be located in the same memory bank (HUEM has two separate 64K byte memory banks) with the memory segment set to OH (U37/U43 S1-8 all ON). Because the first 4K bytes (in each memory bank) are always disabled (OK-4K internal program memory is located on the CEP-Z8), the maximum addressable memory on HUEM is 60K bytes.

However, if memory is segregated, then program memory should be located in one memory bank and data memory in the other bank. The maximum addressable memory on HUEM is then 120K bytes.

- b) When using UEM, up to 32K bytes of external memory can be defined. The start address for 32K bytes of emulation memory can be specified anywhere within the available emulation memory (section 2.5.2).
- c) The first 4K bytes are always internal program memory. Remember that the 2K to 4K bytes of external program memory down-loaded to the CEP-Z8 for the Z8601, Z8603, Z8761 and Z8682 is addressed as internal memory.

#### 2.7.2 Memory Selection for MICE-II ZS8

1) The Super-8 family of processors has three types of memory: internal program memory (P), external program memory (P), and external data memory (X). P and X serve as optional qualifiers for M/T commands, with program memory (P) as the default value.

CPU	l	Addressable I/O		
	Internal Program	External Program	External Data	Addressable 1/0
Z8811/Z8813	0000H-0FFFH	1000H-FFFFH	O000H-FFFFH	Ports PO-P3
Z8821/Z8823	0000H-1FFFH	2000H-FFFFH	O000H-FFFFH	Ports PO-P3
z8831/z8833	0000H-3FFFH	4000H-FFFFH	O000H-FFFFH	Ports PO-P3
Z8810/Z8812	0000H-0FFFH	1000H-FFFFH	O000H-FFFFH	! Ports PO-P4
z8820/z8822	0000H-1FFFH	2000H-FFFFH	O000H-FFFFH	Ports PO-P4
z8830/z8832	0000H-3FFFH	4000H-FFFFH	0000H-FFFFH	Ports PO-P4
Z8801	none	O000H-FFFFH	0000H-FFFFH	Ports P2-P3(P0)
Z8800	none	0000H-FFFFH	0000H-FFFFH	Ports P2-P4(P0)

The Z8800 and Z8801 microprocessors can use port P0 for addressable I/O or external memory, where the address range is selectable at OOOOH-OFFFH or OOOOH-FFFFH depending on address pin definition.

2) Internal program memory (0/4/8/16 Kbytes) is located in emulation memory on the CEP board (two 6264 RAMs at U52 and U53). The size of the internal memory to be emulated is selected by placing jumpers on the personality board as follows.

Internal Memory	Jumper Setting						
Size	X10	X11	X12	X13			
none (ROMless)	C	0	C	0			
4K	0	C	0	C			
8K	C	0	0	C			
16K	! 0	! C	! C	! 0			

C | C: Close 0 | O: Open

Size of Internal Program Memory

3) If the user's program is larger than internal program memory or external data memory is used, then a UEM/HUEM board must be used for emulation memory. To select UEM/HUEM, set mode register POM (FOH, BANKO) and PM (F1H, BANKO) with the R command, or with the user's program, to define PortOinaddressmode (PO=ADDR) and Port1inaddress/datamode (P1=A/D); i.e. set D7-D0=1 in register POM (RSOF0=FF), and D5=1 in register PM (RSOF1=20).

Example: Set RSOFO=FF and RSOF1=20 to specify -

- a) P00-P07=A8-A15
- b) P10-P17=AD0-AD7
- 4) However, if memory space is segregated, then input the EX command (Chapter 6), and logically select program memory and data memory using Data Memory select output. Define Port3-pin5 for Data Memory output, by setting mode register PM (F1H, BANKO) with the R command, or with the user's program, to P35=DM. External segregated emulation memory is located in UEM/HUEM, with program memory at 0000H-FFFFH and data memory at 11000H-1FFFFH.

Example: If the external program memory range is 4000H-BFFFH and data memory range is 1000H-8FFFH, then set emulation memory as indicated below for UEM or HUEM.

- <u>UEM</u> a) Emulate program memory only by setting -
  - \* memory segment to OH (U37 S1-8 all ON)
  - \* starting address to 4000H (U36 S3/S5 ON, all others OFF)
  - b) Or emulate data memory only by setting -
    - \* memory segment to 10000H (U37 S1 OFF, all others ON)
    - \*starting address to 1000H (U36 S1/S5 ON, allothers OFF)

HUEM

Enable all emulation memory by setting 
\* U14 and U36 S1-S9 ON and S10 OFF

Emulate program memory in bank 1 by setting 
\* memory segment to OH (U28S1-8 all ON)

Emulate datamemory in bank 2 by setting 
\* memory segment to 10000H (U43 S1 OFF, all others ON)

5) HUEM can cover the entire emulation memory range required for external program and external data memory (max 128K bytes), but UEM can only cover part of this range (max 32K bytes).

Because internal program memory is located on the CEP board at U52/U53, do not set the offset address (U36) for UEM within the internal memory range. However, the offset address cannot be defined for HUEM. Therefore, the first 0/4/8/16 Kbytes of the memory bank containing program memory are disabled when emulation memory is segregated, and the first 0/4/8/16 Kbytes of both memory banks are disabled when emulation memory is combined. (For information on UEM/HUEM switch settings refer to section 2.5 and 2.6.

#### Emulation Memory Selection

Required Memory Size Emulation Memory Location	0,<4/8/16 Kbytes* (Microcontroller)	>0/4/8/16 F   (Microcomp   Segregated _    (set EX, & P35=DM)	Combined					
UEM	Not required	Use for program or data memory (max 32K bytes)	Max 32K bytes					
HUEM	Not required	Use for program or data memory, or both (max 128K bytes)	Max 64K bytes					
  CEP U52/53(6264x2)**  Used as internal program memory (Max 16K bytes)								

<sup>\*</sup> Depends on the target processor under emulation.

<sup>\*\*</sup> If internal program memory is located in target ROM, either read the data into the host computer and then download it to MICE emulation memory, or place the target ROM (if a 2764) on the CEP-ZS8 at U52 or U53.

a) If HUEM is selected and memory is combined, then both program and data memory must be located in the same memory bank (HUEM has two separate 64K byte memory banks) with the memory segment set to OH (U37/U43 S1-8

16 Kbytes internal program memory is located on the CEP-ZS8), the maximum addressable memory on HUEM is 64 Kbytes.

However, if memory is segregated, then program memory should be located in one memory bank and data memory in the other bank. The maximum addressable memory on HUEM is then 128K bytes.

b) When using UEM, up to 32K bytes of external memory can be defined. The start address for 32K bytes of emulation memory can be specified anywhere within the available emulation memory (section 2.5.2).

#### 2.8 RS-232C Cable Connection

After selecting the proper data rate and transmission characteristics, next determine whether the controlling device has a data terminal equipment (DTE) interface or a data communication equipment (DCE) interface, with or without handshaking. Display terminals are usually equipped with DTE interface; computer systems usually have both.

There are several methods for determining the type of interface on the controlling device. The first method is by simple trial and error. If this fails, procedures two and three listed below can be used to determine the interface type. (It must be known beforehand whether or not handshaking is selected as a software option for the controlling device, as it cannot be easily detected by examining hardware signals.) Subsequent instructions detail how to accomplish interface header rewiring if required.

- 1) Try connecting the two devices together. If the response is correct, the interfaces match and no further adjustment is required. If the interconnect does not work, a mismatch exists and indicates that a connection change is necessary.
- 2) Data are transmitted on pin 2 and received on pin 3 of the D-connector for DTE devices; the reverse is true for DCE devices.
- 3) When not transmitting, the voltage (with respect to pin 7 [ground] of the D-connector) is -12 VDC on pin 2 for DTE devices and -12 VDC on pin 3 for DCE devices.

The header designated as U13 on the CEP board is used to configure the interface between MICE-II and the controlling device. MICE-II are shipped from the factory with a straight-wired header for DTE with handshaking.

Pins 1-7 on the interface header are connected to the female D-connector (J2) while pins 8-14 are connected to the MICE-II, RS-232C interface logic. Pin definitions on the header are shown below:

RS-232C Signals	D-connector	Header	MICE Logic Side
	(female)		
CF-Data Carrier Detector	pin 81		+12 <u>VDC</u>
CD-Data Terminal Ready	pin 202	2     13	→
CC-Data Set Ready	pin 63	3 12	→ DTR of 8251A
CB-Clear To Send	pin 5	11	—————————————————————————————————————
CA-Request To Send	pin 45	10	——————————————————————————————————————
BB-Received Data	pin 36	5 9	—— <b>—</b> TxD of 8251A
BA-Transmitted Data	pin 2	8	—— <b>&gt;o</b> —RxD of 8251A

<sup>\*</sup>RS-232C interface gate for 1488 or 1489 depending on signal Input or Output.

The wiring configuration for all three header types is shown below. Note that if the controlling device has a DCE interface, incoming signals are now outgoing, and vice versa, on the same pins. By removing the cover to the header, the interface type used by MICE can be determined according the following wiring configuration.

DTE with	DCE with	DTE without	DCE without	
handshaking	handshaking	handshaking	handshaking	
1 — 14 2 — 13 3 — 12 4 — 11 5 — 10 6 — 9 7 — 8	$ \begin{array}{c c} 1 & 14 \\ 2 & 13 \\ 3 & 12 \\ 4 & 11 \\ 5 & 10 \\ 6 & 8 \end{array} $	1	1	(from MICE) Data Carrier Detector (to MICE) Data Terminal Ready (from MICE) Data Set Ready (from MICE) Clear to Send (to MICE) Request to Send (from MICE) Received Data (to MICE) Transmitted Data

When wired for DTE, connect MICE-II using a straight-wire cable with male D-connectors; for other header types, the cable must be rewired accordingly. If a display terminal is connected after making the proper connections, MICE-II should respond when power is applied. (A display terminal should always be used to check new MICE-II units to ensure that they are properly functioning.)

Finally, MICE-II requires that both Request to Send and Data Terminal Ready inputs, pins 10 and 13 respectively on the logic side of the header, be at +12 VDC before it transmits any data. If the controlling device does not supply the necessary voltage, it can be obtained by reconnecting pins 10 and 13 directly to pin 14 (Received Line Signal Detector) of header U13 which is always at +12 VDC.

To accommodate computer systems which are sending commands and data too rast for MICE-II, the Data Set Ready output, normally at +12 VDC, is pulled low by MICE-II to -12 VDC. The signal is restored to +12 VDC when MICE-II is again ready. Also, to accommodate display terminals with slow carriage-returns or line-feeds, six null characters are always transmitted after a carriage-return is issued.

## 2.9 Applying Power to MICE-II

Connect the RS-232C cable from the controlling device to the female D-connector at the rear of MICE-II. (The recommened power-on sequence is to first apply power to the target and then to MICE-II; and to use the opposite sequence when powering off.) With the controlling device ready, connect the power cable with the locking tab pointing up, and apply power. Within a few seconds, the following start-up message should display:

```
***MICE-II-type V#.#***
>
```

type identifies target processor being emulated by the personality card.

- #.# indicates version number of controlling program on personality card.
- is the prompt character indicating that MICE-II is ready for a command.

In response to the command prompt character ">" enter a question mark "?", immediately followed by a carriage-return. If the data bits and parity are correctly matched, the MICE-II command summary is listed; otherwise, the error message "WHAT?" is printed. Reset the switch section where necessary and remember to wait a few seconds before power is turned on again.

Notes 1) If target VCC is not provided when MICE-II is powered up, the following message will display:

```
Z80 - NO TARGET VCC; NMI, INTR, RESET, BUSRQ DISABLED!

NSC800 - NO TARGET VCC; NMI, INTR, BREQ DISABLED!

Z8 - NO TARGET VCC; IRQ, RESET DISABLED, MEMORY COMBINED!

Z8 - NO TARGET VCC; RESET DISABLED, MEMORY COMBINED!
```

2) The CPU is automatically reset after power-up, software reset command "r" (section 2.10) or MICE Reset command X (section 5.7). If the target system has any peripheral devices or slave processors which must be synchronized with a CPU reset, then the reset must be

performed on the target side. A target reset signal will also reset the emulation CPU. However, the reset control signal for MICE must be enabled (section 6.2) for the Z80/Z8/ZS8, otherwise the target reset signal cannot reset the emulation CPU.

Note that a synchronized reset may be performed by either MICE or the target system for the NSC800, since this processor supports a RESET output signal when the reset line for peripheral devices or slave processors on the target side is connected to reset pin-37.

#### 2.9.1 No Response

If there is no response from MICE-II, check the following items:

- 1) Check the RS-232C cable connection at both ends.
- 2) Check the power supply connections and voltages.
- 3) Check that the header has the proper interface.
- 4) Check that both Request to Send and Data Terminal Ready, pins 10 and 13 on the header are at +12 VDC.
- 5) Check that the controlling device has the proper voltage level requirements on its RS-232C inputs for transmission and reception.
- 6) Check that the baud rates of the controlling device and MICE-II are the same, resetting if necessary. If a message does appear but is garbled, any combination of the baud rate, data length or parity could be incorrectly set.
- 7) Check the RS-232C cable for incorrectly wired or loose pins.
- 8) If a computer system is the controlling device, check that the driver program is running and the RS-232C cable is connected to the correct port and that the port is working.

Note: When changing the communication configuration switch, note that it is only read during a power-up or reset. After turning the power off, wait a few seconds before the power is turned on again to allow the capacitors to fully discharge.

If the problem still cannot be found, contact your local Microtek representative for further assistance.

#### 2.9.2 Failure Device

During the delay prior to the start-up message the RAMs and EPROMs on the CEP board are tested. If any component failures exist, they are listed as detected in the following format: "U## - FAILURE", where ## is the component number on the personality board.

#### 2.10 Control Processor Software Reset Command

The character "r" is the command to reset MICE-II. Remember that except for this command all alphabetic characters must be entered in upper-case; no other lower-case characters are recognized.

#### CHAPTER 3

#### MICE-II COMMAND LANGUAGE

All MICE-II products have a common set of commands identified by a single or double character regardless of the processor being emulated. No additional time or effort is required to learn a new command language when the target processor changes.

These commands are described in the following chapters along with a variety of available options, though not all options are applicable for the different types of processors. For the specific processor being emulated, consult the Help "?" command. The commands described in the following chapters are grouped as follows:

## MICE-II Utility Commands

- ? Help Command
- ! Attention Command

## Memory, Port and Register Commands

- M Memory Display/Examine/Modify/Fill/Search Command
- T Memory Checksum/Test/Transfer/Compare Command
- A Line Assembly Command
- Z Disassembly Command
- I Port Input Command
- O Port Output Command
- R Register Display/Modify Command
- J Jump/Branch Command
- X Reset/Initialization Command

## Control Signal Commands

- D Disable/Display Control Signal Command
- E Enable/Display Control Signal Command

#### Emulation and Trace Control Commands

- G Go/Execution Command
- H Halt/Breakpoint Set Command
- F Forward Trace Command
- B Backward Trace Command
- L List Trace Buffer Command

#### Stepped Emulation Commands

- C Single Cycle, Step Command
- S Instruction Step Command

#### Utility Commands Involving a System

#### Utility Commands Involving a System

- : Download Command (Intel Format)
- / Download Command (Tektronix Format)
- U Upload Command

## 3.1 Command Syntax

MICE-II indicates that it is ready to accept a command line by printing a greater-than character ">" on a new line. A command may then be entered and must be terminated by a carriage-return <CR>. The general syntax of MICE-II commands is:

## command [parameters] (CR)

where: command is the command representation.

parameters are one or more variable data supplied with the command. Parameters are alphanumeric; when a numeric parameter is called for, it must be entered in hexadecimal.

Where a space is shown in the syntax, either a space or comma can be used. A <CR> must be used to terminate a command input line. In most cases line feed <LF> or <CR> have the same effect, except where otherwise noted. Note that brackets [ ] and braces { } are used for describing command syntax only, and are not used in command input.

#### 3.2 Notations and Conventions

A set of conventions is used to describe the structure of commands. The notations and rules are as follows:

- 1) An upper-case entry must be input.
- 2) A lower-case entry in the description of a command is the class-name for a parameter. A particular value for this class must be entered. A classname never appears in an actual operable command. For example, the lowercase entry - "start-address" means that MICE-II will only accept a hexadecimal value as an address in the target processor's memory space.
- 3) A required entry is shown without any enclosures; whereas an optional entry is denoted by enclosing it in brackets. For example, in the command description "G[address]", the command "G" is required, and the brackets around the entry "address" means that it is optional in this command.

Where brackets are within another set of brackets, the entry enclosed by the inner brackets may only be entered if the items outside those inner brackets are first entered. For example, in the command description - "I port[ count[ time]]", the command "I" is required; and the brackets mean that the selection of "count" and "time" is optional in the command. However, a "count" must first be entered if a "time" value is to be specified.

- 4) Where an entry must be selected from a choice of two or more, the choices for the required entry are enclosed in braces and separated by vertical bars. For example "{S|M|a3[V]}" indicates that either "S", "M" or "a3" must be entered.
- 5) Where a choice exists for an optional entry, the choices are enclosed in brackets and separated by vertical bars. For example, "[N|I|B|R]" indicates that either "N", "I", "B" or "R" may be entered.
- 6) "Addx" is a hex address with a wildcard byte pair of "XX" or "XXXX", or a wildcard nibble of "X"; where X indicates that the digits are don't care. For example "12XX" means all addresses between 1200H and 12FFH.
- 7) Commands A/C/S/I/R all use carriage-return <CR> or line-feed <LF> to display the next line.
- 8) In the Memory Modify (M) command, use a <CR> to advance to the next location and a <LF> to return to the previous location.
- 9) Entries underlined in command examples indicate user input.

## 3.3 Editing Characters

Each character entered on the keyboard is stored in a line editing buffer until <CR> is entered. If more than 80 characters are entered without inputting a <CR>, an error message is printed, and the command is ignored.

The line editing buffer can be edited or entirely deleted by using special non-printable editing characters. Control characters are entered by holding down the control key  $\langle \text{CTRL} \rangle$  while the character is typed. Control character input is expressed with the control command enclosed in  $\langle \rangle$  brackets.

BACKSPACE deletes the preceding character from the line buffer and from the display. Repeated usage is allowed. <CTRL-H> performs the same function. When a hardcopy terminal is used instead of a display screen, RUBOUT should be used.

- RUBOUT deletes the preceding character from the line buffer and echoes the deleted character on the display, preceded by a backslash character. Repeated usage is allowed. On some terminals, this key may be labeled as DELETE or DEL.
- ignores the current contents of the line buffer and prompts ">" for a new command on the next line. This key is also used to terminate commands in process and to return to the prompt state. ESCAPE is also expressed as <ESC>. On some terminals, this key may be labeled ESC. <CTRL-Y> performs the same function.
- causes a <CR> or <LF>, followed by a redisplaying of the current
  undeleted contents in the line buffer. This is useful to see a
  clean copy of the command line after RUBOUT has been used.
- 'CTRL-X'
  ignores the current contents of the line buffer and shifts the
  cursor to the first position of the next line, awaiting input of
  new data.

## 3.4 Control Characters and Delimiters

The following control characters have special meaning for all MICE-II firmware:

<CTRL-J>: is the same as <LF>.
<CTRL-M>: is the same as <CR>.

<CTRL-S>: stops data transmission from MICE-II.
<CTRL-Q>: continues data transmission from MICE-II.

⟨CTRL-Y⟩: is the same as ⟨ESC⟩.

# 3.5 Reference Program for Examples

The following sample program for a Z80 target is used as the basis for most of the examples listed in this user's guide. It includes commonly used instructions for performing various bus cycles.

LOC	OBJ	LINE	LABEL	SOURC	E CODE
0000	310020	0001	B0000	LD	SP,2000
0003	CD0001	0002		CALL	0100
0006	DD210030	0003		LD	IX,3000
000A	110010	0004		LD	DE,1000
OOOD	1A	0005	BOOOD	LD	A,(DE)
000E	DD7700	0006		LD	(IX+00),A
0011	DD23	0007		INC	IX
0013	13	0008		INC	DE
0014	<b>7</b> B	0009		LD	A,E
0015	FEOF	0010		CP	OF
0017	C20D00	0011		JP	NZ,000D
001A	C30000	0012		JP	0000
0100	110010	0001		LD	DE,1000
0103	3E20	0002	B0103	LD	A,20
0105	12	0003		LD	(DE),A
0106	<b>7</b> B	0004		LD	A,E
0107	13	0005		INC	DE
0108	FEOF	0006		CP	OF
010A	C20301	0007		JP	NZ,0103
010D	C9	8000		RET	
010E	3A003A	0009		LD	A,(3AOO)

#### CHAPTER 4

#### MICE-II UTILITY COMMANDS

These commands allow the user to query MICE-II for a summary of the commands and syntax that are available for the target under emulation. In addition, the user can query to display the processor type being used.

- Notes 1) If any code other than OFFH\*1 is placed in firmware at the location indicated in table 4-1, it will cause the handshaking code at this location to be sent to the host computer (or terminal) when MICE is waiting for input. This extra code can be used to improve interface efficiency with the host.
  - 2) The handshaking code  $003H^{*2}$  is sent to the host computer when MICE is waiting for input. Any code other than 003H may be placed in firmware (table 4-1) to suit the user's specific requirements.
  - 3) When using the MPDS software package MICEA8B, version V2.2 or earlier, the handshaking code used in MICE firmware (table 4-1) must be OFFH. For MPDS version 2.3 or later, there is no limitation on the handshaking code used in MICE.

MICE-II	CEP	Address	Handsh	aking Code
1	Location	i i	OFFH*1	003H*2 (ETX)
Z80	U4	1FFDH	V1.0-V3.0	V3.1 & later
NSC800	U4	1FFDH	V1.0-V3.1	V3.2 & later
Z8	U1	3FFDH	\ V3.0	V3.1 & later
ZS8	U1	3FFDH	! !	V3.0 & later

Table 4-1 Handshaking Codes

#### 4.1 Help Command - ?

```
?
______
```

? is the command keyword for Help.

The command summary for the target processor currently being emulated is displayed on the terminal. All commands are common regardless of target processor type, but command parameters may differ for the different processors under emulation.

Example: Display the command summary for MICE-II Z80.

```
>?
ASSEMBLY
                  A [loc]
                  B [R] addx[ c[ q]]
BACKWARD TRACE
CYCLE STEP
                  C [c]
                  D [N|I|B|R]
DISABLE
                  I port[c[time]]
INPUT
                  J address
JUMP
                  L [step[ a1[ a2[ q...]]]|S[step]|Z[step]|N]
LIST TRACE
MEMORY
                  M [a1[ a2[ d1...[ d8][ S]]]]
                  0 port d1[ d2[...[ d8]]]
OUTPUT
                  R [P][A|B|C|D|E|H|L|I|F|X|Y|S]
REGISTER
INSTRUCTION STEP S [S|R][c]|[Z]
                  T a1 a2 S|M|a3[ V]
TRANSFER/TEST
                  U a1 a2[T|I]
UPLOAD
                  Х
RESET
                  Z [a1[ a2]]
DISASSEMBLY
                 : (INT),/ (TEK)
DOWNLOAD
                  ? [B]
HELP
ATTENTION
                  1
>
```

The above summary does not fully follow the notations and conventions previously described to avoid a lengthy display.

MICE-II Z80 is used as the basis for all examples in this manual. Command syntax varies for different MICE-II emulators; for the proper syntax consult the Help (?) command.

# 4.2 Attention Command - ! !

! is the command keyword for Attention.

The target processor type currently being emulated by the personality card in MICE-II is displayed on the terminal. Six characters are used for identification.

Example: Display the processor type currently being emulated (Z80).

><u>!</u> EPZ80R >

The messages for 8-bit series processor types are:

Z80 (Zilog Corporation) - EPZ80/EPZ80R NSC800 (National Semiconductor) - EP800 Z8 (Zilog Corporation) - CEP-Z8 ZS8 (Zilog Corporation) - EP-ZS8	WICE-II	TARGET PROCESSOR	1	YPE
	NSC800 Z8	(National Semiconductor) (Zilog Corporation)	<u>-</u>	EP800 CEP-Z8

#### CHAPTER 5

#### MEMORY. PORT AND REGISTER COMMANDS

These commands give access to the contents or current values stored in designated memory locations, I/0 ports and registers. The memory type, maximum amount of addressable memory, and total amount of addressable I/0 are shown below. Note that targets with only one memory type have no distinction between program and data memory. For microcontroller versions with multiple memory types, refer to section 2.7.

CPU	Addressable Memory	Addressable I/0
Z80	OOOOH-FFFFH	OOOOH-FFFFH
NSC800	OOOOH-FFFFH	OOH-FFH

MICE-II always checks that memory type and memory/port addresses are valid before an operation is performed. References to an invalid address result in an error message (ERROR!) being printed and the command ended. MICE-II will verify memory write operations. However, it will not verify memory read or I/O operations. If there is no memory when executing a memory read operation, then data read is random. And if there is nothing connected to the port when executing an I/O operation, then data written is lost and data read is random.

Notes 1) When performing READ/WRITE functions, if external circuitry does not respond with the following signal, "TARGET IS NOT READY!!" will appear on the console and the contents of the registers will be retained.

					_	-	
} Z	80	ļ	WA	ΙT	•		ļ
_N	SC800	1	WA	ΙT			i

However, if the target does not respond when performing READ/WRITE functions for MICE-II Z8 or ZS8, incorrect data will be displayed.

2) A blank space (ASCII 20H) along with a handshaking code (ASCII 03H) is sent at the end of each displayed line immediately before the cursor for the Assembly, Memory Modify and Register Modity commands. This code serves as a an end of data message to the host computer; and is provided to help in implementing symbolic debuggers. (Refer to page 4-1.)

## 5.1 Memory Display/Examine/Modify/Fill/Search Command - M

Z80/NSC800 - M[start-address[ end-address[ data-1[ data-2[ ...data-8]][ S]]]]
Z8/ZS8 - M[P|X][start-address[ end-address[ data-1[..data-8]][ S]]]

M is the command for Memory Display/Examine/Modify/Fill/Search. If no other parameters are specified, inputting "M<CR>" will display the next 256 bytes starting at the current PC.

are memory type designations for microcontrollers indicating program memory and external data memory respectively. (Refer to section 2.7 for a detailed description of memory types.)

start-address is a hexadecimal address of the emulation CPU indicating a memory location where the operation is to begin.

end-address is a hexadecimal address of the emulation CPU indicating the last memory location of the specified range.

are hexadecimal or ASCII data. Data in ASCII must be enclosed within two apostrophes (e.g. 'AR'). Where a "block fill" or "block search" operation is specified, the block may be up to 8 bytes in hex or 8 characters in ASCII. Combined use of hex and ASCII is permitted. If the address range (from start to end-address) is smaller than the block size (data1 - data8), then block-fill is still executed but excess trailing data is ignored; for block-search however, "MEMORY SEARCH FAILURE!" will display. (Note that the apostrophe ['], lower case "r" and MICE editing/control characters are not allowed for ASCII input.)

S defines a "search" option which looks for specified data.

Where the start and end-address are defined for a memory range in the emulation processor, the end-address must be greater than or equal to the start-address or an error message is printed and the command ends.

P|X

## 5.1.1 Memory Display

\_\_\_\_\_\_

# M[start-address[ end-address]]

Input a start and end-address to display the content of a memory range. Memory contents are displayed in hexadecimal and ASCII. (Note that data without an ASCII equivalent is indicated by a period.) The end-address must

without an ASCII equivalent is indicated by a period.) The end-address must be greater than or equal to the start-address or an error message is printed and the command ends. The display can be terminated by entering an <ESC>.

Example: Display program memory contents OH to 16H.

```
><u>MO 16</u>
```

00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F ASCII-CODE
0000 31 00 20 DD 21 31 00 CD 1B 00 DD 21 54 00 CD 1B 1. .!1....!T...
0010 00 DD 21 99 00 CD 1B

## 5.1.2 Memory Examine/Modify

## M start-address

N DULL 0 GGG 0000

If only the start-address is specified, the content of that memory location is first displayed. MICE-II then waits for input. To advance to the next memory address, a <CR> should be entered; the next memory location's content is then displayed, and MICE-II again waits. To go back to the previous memory address a <LF> should be entered; the previous memory location's content is then displayed, and MICE-II again waits. Entering a <CR> or <LF> repeats the entire sequence. If an <ESC> is entered, the command ends.

To change the memory content displayed, enter a new value and a <CR> or <LF>. (Note that the apostrophe ['], lower case "r" and MICE editing/control characters are not allowed for ASCII input.) After writing data to memory, verification of memory starts automatically. If any data does not match, the following message displays: "MEMORY VERIFICATION FAILURE!".

Example: Examine and modify the memory contents from address location 1000H, then display the results.

```
>M 1000

1000 00 31 CR>

1001 00 'A' CR>

1002 00 (LF>

1001 41 31 CR>

1002 00 (ESC)

>M 1000 100F

00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F ASCII-CODE

1000 31 31 00 00 00 00 00 00 00 00 00 00 00 00 11......
```

## 5.1.3 Memory Fill

M start-address end-address data-1[ data-2[ ...data-8]]

Input a start and end-address for the memory range to be filled. A specified data value or data block may be written into the defined range.

Example: Write the ASCII value "NEW DATA" to the memory range 1017H to 102FH and then display the memory contents for the range 1000H to 102FH.

## 5.1.4 Memory Search

M start-address end-address data-1[ data-2[ ...data-8]] S

Input a start and end-address for the memory range to be searched. A specified data value or data block may be searched for within the defined range.

Example: Search for string "BA 10" in the range 1000H to 102FH, which is not found; then search for string 'NEW' in the same address range.

## >M 1000 102F

5-5

#### 5.2 Memory Checksum/Test/Transfer/Compare Command - T

-----

Z80/NSC800 - T start-address end-address {S|M|address-3[V]} Z8/ZS8 - T[P|X]start-address end-address {S|M|address-3[V]}

T is the command for Memory Checksum/Test/Transfer/Compare.

P!X are memory type designations for microcontrollers indicating program memory and external data memory respectively. (Refer to section 2.7 for a detailed description of memory types.)

start-address is a hexadecimal address of the emulation CPU indicating a memory location where the operation is to begin.

S displays the checksum of the contents in the specified range.

M performs a memory test for the specified range.

address-3 is a hexadecimal address in the emulation CPU specifying either a destination address, where data is to be transferred, or the start of a second memory range used in "block compare" (section 5.2.4).

V specifies "block compare".

Define the start and end-address for a memory range in the emulation processor. The end-address must be greater than or equal to the start-address or an error message is printed and the command ends.

#### 5.2.1 Memory Checksum

#### T start-address end-address S

\_\_\_\_\_

An "S" following the range specification causes the checksum to be displayed. The checksum is calculated by taking the hexadecimal sum of the contents for the indicated range, with carry added back, modulo 256.

Example: First display the program memory contents for the range 1025H-102AH, and then calculate the checksum for the same range.

```
>M 1025 102A

00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F ASCII-CODE

1020 54 41 4E 45 57 20 TANEW

>T 1025 102A S

THE CHECKSUM IS: AO
```

## 5.2.2 Memory Test

T start-address end-address M

An "M" following the range specification causes a memory test to be performed on the indicated range. The upper-byte and lower-byte of the address whose memory is to be tested are exclusive-or'ed (XOR) and written into memory for the entire range. The data are verified and then their complements are written into the entire range and thoroughly checked again. If the comparison fails in either pass, the test is stopped at the failed address and that address is displayed. The original contents in memory are destroyed in this test.

Example: Test memory range 1019H through 1023H, displaying the memory contents for the range 1010H to 102FH both before and after.

```
>M 1010 102F

00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F

1010 00 00 00 00 00 00 4E 45 57 20 44 41 54 41 4E ....NEW DATAN

1020 45 57 20 44 41 54 41 4E 45 57 20 44 41 54 41 4E EW DATANEW DATAN

T 1019 1023 M

RAM 0K

>M 1010 102F

00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F ASCII-CODE

1010 00 00 00 00 00 00 00 4E 45 F6 F5 F4 F3 F2 F1 F0 ....NE......

1020 CF CE CD CC 41 54 41 4E 45 57 20 44 41 54 41 4E ...ATANEW DATAN
```

Example: Test the memory range 3FFOH through 400FH, where memory is enabled only through 3FFFH.

## 5.2.3 Memory Transfer

\_\_\_\_\_\_

## T start-address end-address address-3

\_\_\_\_\_\_\_

An address-3 (dest-address) specification indicates that the memory content in the defined range is to be transferred into memory beginning at address-3. Data is transferred, one location at a time beginning at the start address of the destination range. If the memory ranges defined in the transfer command overlap, the transfer will begin at the end address of the destination range to prevent overwrite.

Example: First display the memory content for the range 1000H to 102FH, then transfer memory content from the range 2000H-202FH to memory beginning at 1000H. Finally, display the results of the transfer.

>M 20	00 202	F														
	00 01	02	03	04	05	06	07	80	09	OA	OB	0C	OD	0E	OF	ASCII-CODE
2000	00 00															
	00 00															
	00 00			00	00	00	00	00	00	00	00	00	00	00	00	
> <u>T 10</u>	00 102	F 2	000													
> <u>M</u> 20	00 202															
	00 01	02	03	04	05	06	07	80	09	OA	0B	OC	OD	0E	OF	ASCII-CODE
2000	31 31															11
2010	00 00															NE
2020	CF CE	CD	ĆС	41	54	41	4E	45	57	20	44	41	54	41	4E	ATANEW DATAN
>													-			

## T start-address end-address address-3 V

\_\_\_\_\_\_

A "V" following the address-3 specification executes block compare for the indicated memory ranges. The block from start-address to end-address is compared with the block beginning at address-3. If comparison is successful, "COMPARISON OK!" will display; otherwise the failure addresses along with the incorrect data are displayed.

Example: First display the memory contents from 1000H-102FH and 2000H-202FH, then compare these data blocks.

```
>M 1000 102F
    00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F ASCII-CODE
    1000
1010 00 00 00 00 00 00 00 4E 45 F6 F5 F4 F3 F2 F1 F0
                                         .....NE.....
1020 CF CE CD CC 41 54 41 4E 45 57 20 44 41 54 41 4E ....ATANEW DATAN
>M 2000 202F
    00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
                                           ASCII-CODE
    2000
2010 00 00 00 00 00 00 00 4E 45 F6 F5 F4 F3 F2 F1 F0 ......NE......
2020 CF CE CD CC 41 54 41 4E 45 57 20 44 41 54 41 4E ....ATANEW DATAN
>T 1000 102F 2000 V
COMPARISON OK!
```

Example: Compare the data block from 1000H to 102FH with the address range beginning at OH.

```
>T 1000 102F 0 V
(1001)=31 ;(block 1 failure address) = data 1
(0001)=00 ;(block 2 failure address) = data 2
>
```

#### Afstart-addressl

Α

is the command for Assembly. If no other parameters are specified, inputting "A<CR>" will execute assembly beginning at the current PC.

start-address is the hexadecimal address in the emulation processor's program memory where MICE begins storing the entered assembly language program. (Remember that only emulation program memory may be specified for the Z8 and ZS8.)

Rather than enter programs or program changes in machine code using the previously described memory (M) command, the MICE-II resident assembler accepts and converts mnemonic inputs into machine code. The converted code is then stored in the emulation processor's program memory starting at the indicated start-address. The assembler does not recognize symbolic labels or constants other than hexadecimal values. The instruction mnemonics accepted are those adopted by the original manufacturer for the processor being emulated. In addition to these mnemonic codes (listed in the appendices), the following three instructions are also supported during assembly.

> DB - Define Byte (1-6 bytes) DW - Define Word (1 word) DS - Define Storage (OH-FFFFH)

DB accepts both hex and ASCII codes, while DW and DS are restricted to hex data. (Note that the apostrophe ['], lower case "r" and MICE editing/control characters are not allowed for ASCII input.) If more than 6 bytes are keyed in for DB, excess data is truncated on the right and MICE-II displays: "WARNING: ONLY 6 BYTES ARE VALID!". If more than 1 word (4 digits) are keyed in for DW or DS, the input data is ignored and "ERROR CODE. TRY AGAIN!" is displayed.

After inputting the assembly command, MICE-II displays the following column headings:

> <u>AO</u>				
LOC	$\mathbf{OBJ}$	LINE	LABEL	SOURCE CODE
0000		0001		*

where the decimal value of 0001 under the column "LINE" indicates the line number being entered and the "\*" indicates the new cursor position. MICE-II then waits for an assembly language line input from the user. The source code column consists of an opcode and operand, and must be terminated with either a  $\langle \text{CR} \rangle$  or  $\langle \text{LF} \rangle$ . MICE-II assembles the line and stores the machine code beginning at the indicated start-address. The code for the program memory location to be stored is printed under the column "OBJ". The next line number is printed and MICE-II again waits. If an  $\langle \text{ESC} \rangle$  is entered instead, the command ends.

MICE-II performs data verification after executing a memory WRITE. If any data does not match, the following message displays: "MEMORY WRITE FAILURE!". If an invalid program instruction is entered, MICE-II displays: "ERROR CODE, TRY AGAIN!".

Example: Enter a simple program starting at location OH.

>AO LOC 0000 0003 0006 000A 000D 000E 0011 0013 0014 0015 0017 001A 001D >	OBJ 310020 CD0001 DD210030 110010 1A DD7700 DD23 13 7B FEOF C20D00 C30000	LINE 0001 0002 0003 0004 0005 0006 0007 0008 0009 0010 0011 0012 0013	LABEL	SOURCE CODE  LD SP,2000 <cr> CALL 100 <cr> LD IX,3000 <cr> LD IX,3000 <cr> LD DE,1000 <cr> LD A,(DE) <cr> LD (IX+O),A <cr> INC IX <cr> INC DE <cr> LD A,E <cr> CP OF <cr> JP NZ,OD <cr> JP O <cr> <esc></esc></cr></cr></cr></cr></cr></cr></cr></cr></cr></cr></cr></cr></cr>
>A100 LOC 0100 0103 0105 0106 0107 0108 010A 010D >	OBJ 110010 3E20 12 7B 13 FEOF C20301	LINE 0001 0002 0003 0004 0005 0006 0007 0008	LABEL	SOURCE CODE LD DE,1000 <cr> LD A,20 <cr> LD (DE),A <cr> LD A,E <cr> INC DE <cr> CP OF <cr> JP NZ,103 <cr> <esc></esc></cr></cr></cr></cr></cr></cr></cr>

Example: An error occurs when an incorrect mnemonic is entered. In this case, non-hexadecimal data cannot be used in the data field.

> <u>A E</u>				
LOC	OBJ	LINE	LABEL	SOURCE CODE
000E		0011		LD A(IX+00)
ERROR	CODE, TRY AGAIN!			
000E	DD7EOO	0011		LD A.(IX+00)
0011		0012		<esc></esc>
>				

When making changes in an existing program, it is advisable to check the program around the modified area using the Disassembly command (section 5.4) before and after the change. Rechecking the modified area is important to assure that new program changes do not affect the surrounding program.

# Z[start-address[ end-address]]

is the command for Disassembly. If no other parameters are specified, inputting "Z<CR>" will execute disassembly for the next 16 lines starting at the current PC.

start-address is the hexadecimal address in emulation processor's program memory where display of disassembled memory content begins. (Remember that only emulation program memory may be specified for the Z8 and ZS8.)

end-address is the hexadecimal address in the emulation processor's program memory indicating the last memory location of the range to be disassembled and displayed. (Remember that only emulation program memory may be specified for the Z8 and ZS8.)

If only the start-address is specified, the content for that memory location is disassembled and displayed; more data are then read from subsequent locations to complete the instruction if necessary. An end-address specification causes the memory contents in the defined memory range to be disassembled and displayed. The end-address must be greater than or equal to the start-address or an error message is printed (INPUT ADDRESS ERROR) and the command ends. If an illegal machine code is encountered, disassembly terminates at the illegal code's address.

MICE-II uses a two-pass disassembler with all branch and subroutine call addresses first identified and converted to labels; a total of 900 labels can be stored for disassembly. Depending on the range to be disassembled, there may be a pause before any data is displayed.

Example: Disassemble the previously entered program. Note that the byte following the end-address is also read in order to complete the instruction for this example. Labels include a prefix (B for branch or S for subroutine) and address.

>Z0 1	A				
LOC	OBJ	LINE	LABEL	SOURC	E CODE
0000	310020	0001	B0000	LD	SP,2000
0003	CD0001	0002		CALL	0100
0006	DD210030	0003		LD	IX,3000
000A	110010	0004		LD	DE,1000
OOOD	1A	0005	B000D	LD	A,(DE)
000E	DD7700	0006		LD	(IX+00),A
0011	DD23	0007		INC	IX
0013	13	8000		INC	DE
0014	7B	0009		LD	A,E
0015	FEOF	0010		CP	OF
0017	C20D00	0011		JP	NZ,000D
001A	C30000	0012		JP	0000
	DISASSEMBLY COMP	LETED			
>					

Example: If an illegal machine code is encountered, disassembly terminates at the illegal code's address.

>Z1E 30						
LOC	OBJ		LINE	LABEL	SOUR	CE CODE
001E	110010		0010		LD	DE,1000
0021	DDEEOOFE		0011	B0021		
	ERROR	CODE!				

## 5.5 Port Input Command - I

I port[ count[ duration]]

\_\_\_\_\_\_

I is the command for Port Input.

port is the hexadecimal address of the emulation processor's input port that is to be read and displayed. Note that only port 0~3 (OH~3H) can be used for MICE-II Z8 and only port 0~4 (DOH~D4H) can be used for MICE-II ZS8.

count is a hexadecimal value from 00H to FFH specifying the number of times the input port is to be read, with 00H indicating 256 times.

duration is a hexadecimal value from OOH to FFH specifying the interval in milliseconds between each read, with OOH indicating 256 milliseconds.

The input port command has two modes of operation. If neither the count nor the duration is specified, a range of port contents can be read and displayed beginning with the indicated port address.

MICE-II first reads and displays the contents of the port specified and waits for input from the user. To advance to the next port, enter either a <CR> or <LF>; the next port's content is then read and displayed, and MICE-II again waits. Entering a <CR> or <LF> repeats the entire sequence.

Example: Read and display the contents of ports 80, 81 and 82.

>180 80 DC<CR> 81 87<LF> 82 FF<ESC>

Specifying a count with or without a duration interval, MICE-II first reads from the specified input port the number of times indicated and then displays the contents.

Duration defines the interval between each read in milliseconds, permitting compensation for data inputs which are time critical. If no interval is specified, then data is read at one millisecond intervals.

Example: Read and display the next 64 (40H) values for port DOH at 10 (0AH) millisecond intervals.

```
> IDO 40 A
PORT 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
DO 36 22 AE 9B 2B 18 C7 77 26 D6 86 35 E5 95 44 F4 6"..+..w&..5..E
A3 53 03 B2 62 12 C1 71 20 D0 80 2F DF 8E 3E EE .S..b..q ../..>
9D RD FD AC 5C 0B BB 6B 1A CA 7A 29 D9 88 38 E8 .M.\..k..z)..E
97 47 F6 A6 56 05 B5 65 14 C4 73 23 D3 82 32 E0 .G..V..e..s#..2
```

Note that the interval can be up to 256 milliseconds (approximately a quarter of a second). If the number of times the port is to be read is also 256, the elapse time before any data is displayed is approximately 65 seconds. Therefore, to end the command before display begins, enter an <ESC>.

## 5.6 Port Output Command - 0

0 port data-1[ data-2[ ...data-8]]

0 is the command for Port Output.

port is a hexadecimal address of the emulation processor's output port. Note that only port 0~3 (OH~3H) can be used for MICE-II Z8 and only port 0~4 (DOH~D4H) can be used for MICE-II ZS8.

data-1...8 are hexadecimal values to be written into the specified output port of the emulation processor in sequential order.

If only one value is specified, it is written to the indicated output port. If more than one value is specified, each value is written to the indicated port at one millisecond intervals with the first value going out immediately.

Example: Write the value 48H to port 01H.

Example: Write values 1, 2 and 3 to port 05H. Value 1 is written immediately followed by value 2 after one millisecond and value 3 after another millisecond.

## X[address]

\_\_\_\_\_\_\_

X is the command for Reset/Initialization.

address is a hexadecimal addresses in the emulation CPU's program memory where emulation is to begin. (MICE-II Z80 and NSC800 do not support an optional address.)

A signal pulse is generated on the appropriate pin of the emulation processor to reset it. The processor's program counter, internal registers and flags are all altered. A start address can be defined which sets the emulation processor's program counter to the specified program memory address. Only the emulation processor is reset; any logic or peripherals connected to the target input reset pin are not affected.

In addition, control and interrupt signals to the emulation processor that are selectively controllable by the Disable and Enable commands are activated if MICE-II is connected to a power-applied target system. If no target system is connected to MICE-II, those signals will be disabled.

Example: Reset a emulation processor, showing changes in the program counter (PC) and registers before and after.

```
>R
A B C D E H L I F X Y S PC
FF F7 FE FD EF FB FF 00 FF FFFF FEFF FFFB 0010
>X
>R
A B C D E H L I F X Y S PC
FF F7 FE FD EF FB FF 00 FF FFFF FEFF FFFB 0000
>
```

## 5.8 Register Display/Modify Command - R

# 5.8.1 Register Command for MICE-II Z80 and NSC800

# R[register]

is the command for Register Display/Modification. R

register is an alphabetic character indicating the target register whose content is to be displayed or modified. The Z80 and NSC800 have two sets of registers that may be displayed or changed with the R command. Input "R" to select the current set or "RP" to select the alternate set. The register set that can be displayed and changed by the R command is listed in the following table; where alternates are available, they are listed under the mnemonic heading with an appostrophe.

Mnemonic	Register	Contents
A A'	Accumulator	8 bits
вв'	General Purpose	8 bits
C C'	General Purpose	8 bits
D D'	General Purpose	8 bits
E E'	General Purpose	8 bits
н н'	General Purpose	8 bits
L L'	General Purpose	8 bits
I	Interrupt Mask	8 bits
FF'	Flags	8 bits(6 flags)
X	Index IX	16 bits address
Y	Index IY	16 bits address
S	Stack Pointer	16 bits address

# 5.8.1.1 Display Registers

All register contents are displayed if no specific register is defined. Note that the displayed value of the program counter (PC) always indicates the address for the current instruction's opcode.

Example: Display register contents.

>R A B C D E H L I F X Y S FF F7 FE FD EF FB FF OO FF FFFF FEFF FFFB 0000

## 5.8.1.2 Modify Registers

R register

If a register is specified, the content of that register is first displayed; MICE-II then waits for input. To advance to the next register enter either a <CR> or <LF>; the next register's content is then displayed and MICE-II again waits. Entering a <CR> or <LF> repeats the entire sequence unless the next register to display is "PC". The J command (section 5.9) must be used to change the program counter. If an <ESC> is entered, the command ends. To change the content of the displayed register, enter a new value in hex or ASCII (enclosed with two apostrophes, e.g. 'A') and <CR> or <LF>.

Example: Examine the specified register and change its content.

```
>RA

A FF 02<CR>
B F7 03<CR>
C FE <ESC>
>R

A B C D E H L I F X Y S PC
02 03 FE FD EF FB FF 00 FF FFFF FEFF FFFB 0000
>
```

R[P|G|W|a1[ a2[ d1[..d8]]]]

MICE-II Z8 has three sets of registers:

R displays all register contents.

RP displays control or peripheral register contents.

RG displays general purpose register contents (4H-7FH).

displays working register contents (16 bytes within OH-7FH where the start-address is OH or a multiple of 10H). The pointer can be set by the user program or by modifying register "FD". If the register pointer is at an unused range (80H-EOH), working register contents will display as "--".

Ra1[ a2[ d1[..d8]] can display, modify or fill general purpose registers. Note that 4H<a1<a2<7FH. See section 5.1 for more information on addresses (a1-a2) and data (d1-d8).

Example: Display all control and peripheral register contents. The current PC is shown as 000C. Note that "--" indicates write only registers.

>RP PC SIO TMR T1 PR1 TO PRO P2M P3M PO1 IPR IRQ IMR FLG RP SPH SPL FO F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF 000C 00 50 00 -- FF -- -- -- 00 36 89 20 34 56

Example: Display all general purpose register contents. "WR" indicates working registers. Note that "\*\*" indicates I/O registers.

>RG Α В C D Ε F \* **\*** RO 01 01 R1 12 12 WR OA OC. E3 00 BF DA 0E R3 R4 56 56 56 56 56 56 56 56 R5 R6 67 67 78 78 78 R7 78 78 78 78 78 78 78 78 >

Example: Display working register contents with the register pointer (RP) set to 20H.

>RW
RP 0 1 2 3 4 5 6 7 8 9 A B C D E F
20 0A 31 0C E3 00 BF 46 23 23 23 23 78 DA 0E 23 23
>

Example: Modify the contents of register "F8".

>RF8<CR>
RF8 FF 96<CR>
RF9 FF<ESC>

### 5.8.3 Register Command MICE-II ZS8

# R[Rn|Fflag]|G[ a1[ a2[ d1[..d8]]]]|S[[0|1]a1]

R

displays working register contents (16 bytes within OOH-FFH). The pointer can be set by the user program or by modifying registers D7H/D6H. The contents of reserved registers and "write only" registers are displayed as "--", while the contents of port registers are displayed as "\*\*".

RRn

permits modification of working registers.

RFf1ag

permits modification of flag register with binary input.

RG

displays general purpose register contents (OOH-FFH). can display, modify or fill general purpose registers. RG a1[ a2[ d1[..d8]

RS

displays contents of special purpose registers, including system register (DOH-DFH), mode and control registers (EOH-FFH), and registers COH-CFH (used as working registers only).

RS[0|1]a1

permits modification of special purpose registers, where [0|1] indicate bank selection.

See section 5.1 for more information on addresses (a1-a2) and data (d1-d8).

Example: Display working register contents with the register pointers RPO and RP1 set to COH and C8H respectively, and the PC set to 0020. Also note that the flags "CZSVDHFB" are displayed with binary data.

کR

RPC(CO) RO=55 R1=AA R2=A2 R3=55 R4=75 R5=AA R6=AA R7=55 CZSVDHFB PC=0020 RP1(C8) R8=55 R9=FA RA=AA RB=55 RC=77 RD=AE RE=AB RF=75 01010000

Example: Modify working register R8.

>RR8<CR> R8 55 AA<CR> R9 FA (ESC)

Example: Modify the content of the flag with binary input (1 or 0).

```
>RFC
C 0 <CR>
C 1 0<CR>
C 1 (CR>
C 1 (C
```

Example: Display all general purpose register contents.

```
>RG
       0
            1
                2
                     3
                          4
                               5
                                   6
                                             8
                                        7
                                                 9
                                                                C
                                                      Α
                                                           В
                                                                         Ε
                                                                              F
                                                                    D
RGO
     55
          A2
               AA
                    15
                         57
                             BA
                                  AA
                                       D6
                                            55
                                                Α8
                                                     AA
                                                          5C
                                                               55
                                                                   BE
                                                                        ΑE
                                                                             F5
     55
RG1
          AA
               AA
                    55
                         55
                             AA
                                  AA
                                       F5
                                            45
                                                AA
                                                     AA
                                                          15
                                                               55
                                                                   AA
                                                                        AA
                                                                             55
     45
RG2
          AA
               AA
                    55
                                           55
                         7F
                             ΑE
                                  2B
                                       D7
                                                AA
                                                     EΑ
                                                          55
                                                               55
                                                                   AA
                                                                        AB
                                                                             F5
     54
RG3
          AA
               AA
                    55
                         55
                             AF
                                  9A
                                            55
                                       55
                                                AA
                                                     AA
                                                          55
                                                               D5
                                                                   BB
                                                                             55
                                                                        AΑ
RG4
     15
               A2
          AA
                    55
                         5D
                                  EE
                             BA
                                       57
                                            55
                                                88
                                                     AA
                                                          51
                                                               57
                                                                   BA
                                                                        EΑ
                                                                             5D
     55
RG5
          AA
               8A
                    15
                         5D
                                  Α9
                             AA
                                       55
                                           55
                                                8A
                                                     AA
                                                          55
                                                               57
                                                                   AA
                                                                        A2
                                                                             5F
                                                          84
RG6
     55
          AA
               OA
                    55
                         57
                             AB
                                  FΑ
                                       D5
                                            51
                                                2A
                                                     AA
                                                               75
                                                                   FΑ
                                                                        BA
                                                                             55
RG7
     55
          AA
               AA
                    15
                         57
                             AΒ
                                  AA
                                       5D
                                           51
                                                22
                                                     AA
                                                          15
                                                               75
                                                                   AB
                                                                        AA
                                                                             55
RG8
     55
          Α8
                    55
               AA
                         55
                                           41
                             BB
                                  AA
                                       55
                                                Α2
                                                     A2
                                                          40
                                                               5F
                                                                   BA
                                                                        BB
                                                                             5D
RG9
     55
          AA
               AA
                    55
                        75
                             BA
                                  AA
                                       75
                                            55
                                                AΑ
                                                               D5
                                                     AA
                                                          70
                                                                   AA
                                                                        ΑE
                                                                             D5
                    55
RGA
     71
          AA
               ΑE
                         D5
                             EΑ
                                  BA
                                       57
                                            55
                                                2A
                                                     A2
                                                          55
                                                               55
                                                                   BE
                                                                             55
                                                                        BA
RGB
     55
          AA
               AΑ
                    D5
                         D5
                             AΕ
                                  AA
                                       55
                                           55
                                                AΑ
                                                     AA
                                                          55
                                                               D5
                                                                   BE
                                                                        AA
                                                                             D5
                    55
RGC
     51
          AA
               Α8
                         55
                             EΑ
                                  FA
                                       5D
                                            55
                                                AA
                                                     88
                                                          45
                                                               75
                                                                   AA
                                                                        AA
                                                                             D5
RGD
     55
          8A
               AA
                    55
                         55
                             AA
                                  AA
                                       55
                                           57
                                                AA
                                                     8A
                                                          55
                                                               55
                                                                   AB
                                                                        EΑ
                                                                             D5
     45
RGE
          AA
               8A
                    55
                         55
                             2A
                                  AA
                                       5D
                                           55
                                                AΑ
                                                     AA
                                                          D5
                                                               7D
                                                                   FΕ
                                                                        ΑE
                                                                             5D
RGF
     55
          AA
               AA
                    55
                         55
                             FΒ
                                  EΒ
                                       F5
                                           D5
                                                AA
                                                     AA
                                                          75
                                                               57
                                                                   FΑ
                                                                        AA
                                                                             55
>
```

Example: Modify the contents of general purpose register "15".

```
>RG15<CR>
RG15 AA 33<CR>
RG16 AA<ESC>
```

Example: Display all special purpose register contents. Note that the symbol "--" indicates write only registers. >RS CO C1 C2 C3 C4 c5 c6 C7 c8 c9 CB CC CD CE CF CA AA A2 55 75 AA AA 55 AA FA AA 55 77 ΑE AB 75 55 SYSTEM REGISTERS: FLAG RPO RP1 SPH SPL IPH IPL IRQ IMR SYM D5 D6 D7 D8 D9 DA DB DC DD DF. 60 c8 00 00 00 00 00 00 30 CO MODE AND CONTROL REGISTER: BANK O REGISTERS COCT C1CT COCH COCL C1CH C1CL UTC CRC UIE UIO POM PΜ E4 E5 EΒ EC ED EF FO F1 EO E1 E2 E3 80 0000 00OO 02 00 00 00 00 OA P4D P4OD P2AM P2BM P2CM P2DM P2AI P2BI EMT HOC H1C **IPR** F4. F5 F6 F8 F9 FΑ FB FC FD FΕ FF F7 --FF00 \_\_ \_\_ \_\_\_ \_\_ 00 00 7C 00 --BANK 1 REGISTERS COTH COTL C1TH C1TL DCH DCL UBGH UBGL UMA UMB WUMC WUMS COM C1M F8 F9 EΟ E1 E2 E3 Ε4 E5 FO F1 FA FΒ FΕ FF00 00 00 00 00 00 00 00 00 20 00 00 00 00 > Example: Modify the contents of the system register or registers CO-CF (used as working registers only). >RSCO<CR> RSCO 55 11(CR) RSC1 AA <ESC> > Example: Modify the contents of mode and control register in BANK1 at E2. >RS1E2<CR>

> RS1E2 00 FF<CR> RS1E3 00 (ESC>

>

5-25

#### 5.9 Jump/Branch Command - J

------

#### J address

\_\_\_\_\_\_

J is the command for Jump/Branch.

address is a hexadecimal address of the emulation processor's program memory where the program counter is to be set.

Changing the emulation processor's program counter causes subsequent emulation to continue from that address in program memory space.

Example: Change the program counter from the current address to 5H.

```
> \frac{J6}{R}  
A B C D E H L I F X Y S PC 02 03 FE FD EF FB FF 00 FF FFFF FEFF FFFB 0006 >
```

#### CHAPTER 6

#### CONTROL SIGNAL COMMANDS

These commands enable or disable specific control signals going to the emulation processor. The available signal is either enabled or disabled at the input pin on the emulation processor. Only sense input to the processor is affected; circuits which generate the control signal in the target system are unaffected. The control characters and signal designation for hardware control signals (including pin numbers) and software control signals that are affected by the Disable and/or Enable commands are listed below:

Signal Designation	z80		z8		1
B - Bus Hold Request	BUSRQ - 25     BUSAK - 23	BREQ - 36			1
I - Interrupt Request			IRQ0 - 12 IRQ1 - 30	•	1
 			IRQ2 - 39 IRQ3 - 5	•	:
N - Non-Maskable Interrupt Request	NMI - 17	NMI - 21		! !	1
¦ R - System Reset	RESET - 26	 	RESET - 6	RESET - 26 (40-pin) 30 (48-pin)	•
X - Specify Program Memory and Data Memory Space	1		*	*  -  -	:

- f 1) This is a software control function; no pin signals are affected. Emulation memory (HUEM/UEM) is configured by using the following commands.
  - $\ensuremath{\mathsf{DX}}$  combined memory space
  - EX segregated memory space
  - 2) A/Z/M/T/U and Download commands are not affected by EX or DX.
  - 3) After power-up, or reset by the X command, MICE is set to DX mode (i.e. external memory space is combined).

- Notes 1) MICE-II NSC8 $\underline{00}$  to control emulation of the processor, MICE shares the use of WAIT input (pin-38), pulling the signal low to suspend emulation.
  - 2) MICE-II Z8 D and E commands cannot control internal interrupt.
  - 3) MICE-II ZS8 D and E commands cannot control internal or external interrupt.

### 6.1 Enable/Display Control Signal Command - E

\_\_\_\_\_

### E[control-signal]

\_\_\_\_\_

E is the command for Enable. If no signals are specified, keying in "E" will display the control signals that are enabled.

The control signal specified is activated at the pin of the emulation processor. When resetting the processor with the X command (section 5.7), these signals are not activated unless MICE is connected to a power-applied target system.

Example: Activate interrupt request control signal.

Example: Display the enabled control signals.

### 6.2 Disable/Display Control Signal Command - D

### D[control-signal]

D is the command for Disable. If no signals are specified, keyingin "D" will display the disabled control signals.

The control signal specified is deactivated at the pin of the emulation processor. When resetting the processor using the X command (section 5.7), these signals are activated if MICE is connected to a power-applied target system.

Example: Deactivate the interrupt request (INT) control signal, thereby not processing any interrupts which may occur. Note that this command does not affect the interrupt mask list in the processor status register.

><u>DI</u>

Example: Display the disabled control signals.

>D DISABLE -NMI -INT -DMA -RESET

#### CHAPTER 7

#### EMULATION AND TRACE CONTROL COMMANDS

These commands perform free-running emulation or tracing for the emulation processor in real time. Program operation may be recorded with user defined trigger addresses to specify the start or end of tracing. Up to 2048 machine cycles can be recorded.

Status information displayed by these commands use the following column headings: "IFADDR ADDRESS DATA STATUS SPARE(8 BITS)"

where: IFADDR is the instruction fetch address.

ADDRESS is the hexadecimal value on the address bus.

DATA is the hexadecimal value on the data bus.

STATUS is the type of processor activity.

SPARE is the status of the headers on the personality (CEP) board.

The specific types of processor activity that can be displayed in the status column are indicated below. The mnemonics listed for each processor also serve as qualifiers for H/F/B/L and BPP commands, as well as being displayed as statuses for C/SZ commands.

CPU Statuses	z80	NSC	z8	zs8 ¦
Instuction Fetch Cycle Memory Read Cycle Memory Write Cycle Port Input Port Output Interrupt Acknowledge Interrupt Cycle, Instruction Fetch Interrupt Cycle, Memory Read Interrupt Cycle, Memory Write	S R W I O A	S R W I O A	S R W AS AR AW	S R W AR AW
The second secon				

The following status designators apply only for the MICE-II Z80 and NSC800.

- 1) The statuses "E" and "?" may be displayed for Cycle/Instruction Step and List Trace commands; where "indicates a second opcode fetch cycle, and "?" indicates either a first or second opcode fetch cycle which MICE-II cannot distinguish. Remember that these statuses cannot be used as qualifiers for command specification.
- 2) When selecting "S" activity as a qualifier in the List Trace command, the

- 2) When selecting "S" activity as a qualifier in the List Trace command, the displayed messages will include "S", "E" and "?" qualifiers.
- 3) When using a qualifier in the Halt or Trace commands, if the breakpoint or trigger address is at the second opcode, then the qualifier "S" should be specified.

Trace point connections are also provided for monitoring external signals. There is a 8 post stick header on the CEP board designated XO-X7 from right to left. Any cable or wiring can be used to connect from these test points to the target. The monitored signals are called spare bits and support concurrent trace for the address, data and status bus. Any of these bits can be monitored by trace commands to provide hardware status for display (under the SPARE column) in List, Cycle Step and Instruction Step commands; where "1" represents a high (or floating) signal and "0" indicates a low signal.

#### 7.1 Go/Execution Command - G

G[address]

\_\_\_\_\_

G is the command for Go/Execution.

address is a hexadecimal address of the emulation processor's program memory where emulation will begin.

The emulation processor's program counter is first set to the address indicated. MICE-II then starts realtime emulation of the target processor. If no address is specified, program emulation will start at the current program counter.

Example: Display register content (PC=0006H), and start emulation from address OH.

Example: Display register content, and resume emulation from the current PC.

Note: ?/!/D/E/L/BS\* commands may be input without halting emulation, while the processor is executing G/FR/BR commands, or while executing F/B commands after the trigger has been matched. (\* BS is a BPP command.)

#### 7.2 Halt/Breakpoint Set Command - H

# H[0[1|2]|1 [addx[ count[ qualifier]]]|2 [address-2]]

H is the command for Halt/Breakpoint Set.

0 is the command to clear a breakpoint.

1 is breakpoint 1.

2 is breakpoint 2. (Count, qualifier and wildcard do not apply.)

addx is an up to 4 digit hexadecimal address setting for breakpoint 1, with a wildcard byte pair of "XX" or "XXXX".

count is a hexadecimal value from 1 to 4000H which specifies the number of times the indicated condition must be matched before emulation stops.

address-2 is an up to 4 digit hexadecimal address setting for breakpoint 2. (No wildcard, count or qualifier is permitted.)

#### 7.2.1 Halt

Н

Input "H" during emulation or tracing to stop execution immediately and display the current address.

Example: Stop emulation and display the current address.

><u>G</u> ><u>H</u>

PROGRAM BROKE AT ADDRESS 0106

>

# H 1[addx[ count [ qualifier]]]|2 address-2

MICE-II supports two realtime breakpoints. Breakpoint 1 can be used to specify a program address where emulation will stop. A count may also be specified to define the number of times the indicated condition is to be matched before emulation stops. If no count is specified, the default is one and emulation stops at the first breakpoint address matched. A qualifier can also be selected to choose the type of processor activity which must be matched along with the breakpoint address and count to stop emulation. If no qualifier is specified, all machine cycles are chosen. To enter a qualifier, a count must first be defined.

Breakpoint 2 can be used to specify a program address where emulation or tracing will stop. When setting breakpoint 2, set the breakpoint address only.

Example: Set breakpoint 1 to address 7H and count to 1.

Example: Set breakpoint 2 to address 1BH.

Breakpoints 1 and 2 only set breakpoint conditions. Unless the emulation CPU is in execution, an emulation or trace command must be input to start the CPU. If H1 or H2 is matched, MICE-II will stop the emulation processor and display the current address (at the specified breakpoint address). Breakpoint 1 will reset automatically after the Trace command since it shares the same logic as the Forward/Backward Trace commands. Note that breakpoints are not active in Cycle Step and Instruction Step commands.

Note: For MICE-II Z8 and ZS8, when the breakpoint is matched, the CPU will finish executing the current instruction cycle and stop at the opcode fetch of the next instruction.

Example: Set an emulation program at OH; then set breakpoint 1 to 3H, count to 1, qualifier for instruction fetch cycle (S), and breakpoint 2 to 1BH.

```
><u>JO</u>
><u>H1 3 1 S</u>
><u>H2 1B</u>
><u>G</u>
PROGRAM BROKE AT ADDRESS 0003
```

Note: Z80 (WAIT mode) will display: "PROGRAM BROKE AT ADDRESS XXXX".

Example: Set the breakpoint address to XXFFH, the count to 1 and qualifier for memory write cycle (W).

```
><u>H1 XXFF 1 W</u>
><u>G</u>
PROGRAM BROKE AT ADDRESS 1FFE
>
```

### 7.2.3 Display Breakpoint

### H 1¦2

Input H1 or H2 to display breakpoint 1 or breakpoint 2 messages respectively.

Example: Display breakpoint 1 and 2 messages. Note that the address, count and qualifier are displayed for breakpoint 1; and only address is displayed for breakpoint 2.

```
><u>H1</u>
H1= XXFF 1 W
><u>H2</u>
H2= 1B
```

# 7.2.4 Clear Breakpoint

### H 0[1|2]

--------

MICE-II can clear all breakpoints concurrently or separately.

Example: Clear breakpoint 1 only.

><u>HO1</u> ><u>H1</u> H1=

Example: Clear all breakpoints concurrently.

><u>HO</u> ><u>H1</u> H1= ><u>H2</u> H2= >

#### 7.3 Forward Trace Command - F

### F[R]addx[ count[ qualifier]]

\_\_\_\_\_\_

F is the command for Forward Trace.

R continues running the emulation processor after the trace stops.

addx is an up to 4 digit hexadecimal trigger address with a wildcard byte pair of "XX" or "XXXX" where MICE-II begins recording trace information.

count is a hexadecimal value from 1 to 4000H which specifies the number of times the target condition must be matched before the trace records information.

qualifier is a single alphabetic character indicating the type of processor activity that must be matched with the trigger address.

Forward tracing starts realtime emulation of the target and begins recording target status information when the trigger condition is matched. Forward trace will stop when the trace buffer is full or breakpoint 2 is reached. Forward trace can record up to 2048 machine cycles.

When the trace stops, MICE halts the emulation CPU at the break address. The recorded information can be examined by using the List Trace Buffer command.

Note: For MICE-II Z8 and ZS8, when the breakpoint is matched or the trace buffer filled, the CPU will finish executing the current instruction cycle and stop at the opcode fetch of the next instruction.

Option R allows the emulation CPU to continue running after the trace stops but breakpoint 2 will force the CPU to stop. Without option R, the CPU will stop whenever the trace stops. If only the trigger address is specified, all machine cycles after that trigger address is encountered are recorded. If a count is specified, the trace will record information after the number of matches of the indicated trigger condition occur. If no count is specified, the trace will begin recording information as soon as the trigger condition is matched.

A single qualifier may be specified to choose the type of processor activity associated with the trigger address; default is for all machine cycles. To enter a qualifier, a count must first be defined. When specified, the trace will start recording only when the trigger address together with the qualifier occurs the number of times defined by count.

Example: Begin recording program status from the trigger address of 3H. In the following message, STEP indicates the last trace frame recorded. The trace count begins at zero, so the actual value is one more than the step number shown. The trace buffer is completely filled if STEP 07FF is displayed.

```
><u>F3</u>
THE TRACE STOPS AT STEP 07FF
>
```

Depending on command specifications, the elapse time before the buffers fill may be long. Entering (ESC) terminates the trace, yet retains the information already recorded.

Example: Specify a trigger address of 112H which the program never reaches; the trace buffer is emptied. Note that if breakpoint 2 is encountered before the trigger address is reached, the message will be displayed without entering <ESC>.

```
>F112

<ESC>

FORWARD TRACE FAILS

>
```

Example: Begin tracing when the memory location 2H is addressed and stop at breakpoint 2 before the trace buffer is filled.

```
><u>JO</u>
><u>H2</u> 7
><u>F2</u>
THE TRACE STOPS AT STEP OOBD
PROGRAM BROKE AT ADDRESS 0007
>
```

Example: Begin recording status information the first time the program writes to an address in the range of 1F00H to 1FFFH. Continue running after the trace stops until the program addresses 001BH. Note that qualifiers are only associated with the trigger address; all machine cycles are recorded after the trace has begun.

>JO >H2 1B >FR 1FXX 1 W THE TRACE STOPS AT STEP 01A1 PROGRAM BROKE AT ADDRESS 001B >

### 7.4 Backward Trace Command - B

### B[R]addx[ count[ qualifier]]

\_\_\_\_\_

B is the command for Backward Trace.

R continues running the emulation processor after the trace stops.

addx is an up to 4 digit hexadecimal trigger address with a wildcard byte pair of "XX" or "XXXX" where emulation is to stop.

count is a hexadecimal value from 1 to 4000H which specifies the number of times the target condition must be matched before the trace stops recording information.

qualifier is a single alphabetic character indicating the type of processor activity that must be matched with the trigger address.

Backward tracing starts realtime emulation of the target and immediately begins recording target status information until the trigger address or breakpoint 2 is reached. When the trace is matched, MICE-II halts the emulation processor at the specified break address.

Note: For MICE-II Z8 and ZS8, when the breakpoint is matched or the trace buffer filled, the CPU will finish executing the current instruction cycle and stop at the opcode fetch of the next instruction.

Backward trace can record up to 2048 cycles and the recorded information can be examined using the List Trace Buffer command. If more than 2048 cycles elapse before backward tracing ends, only the last 2048 cycles are recorded. Option R allows the emulation processor to continue running after the trace stops, however breakpoint 2 will force the CPU to stop and display a breakpoint match message.

Without option R, the CPU will stop whenever the trace stops. If only the trigger-address is specified, all machine cycles are recorded up to and including the trigger-address encountered. If a count is specified, backward tracing will record all information before the number of matches of the indicated trigger-address. If no count is specified, the trace will stop after the first match.

A single qualifier may be specified to choose the type of processor activity associated with the trigger-address. To enter any qualifier, a count must first be defined.

Example: Begin tracing immediately and stop when the memory location 1BH is addressed. Note that the trace will also stop when breakpoint 2 is encountered.

```
><u>JO</u>
><u>H2</u> 7
><u>B1B</u>
THE TRACE STOPS AT STEP OOBF
PROGRAM BROKE AT ADDRESS 0007
```

In the above example, the breakpoint message following the command line indicates that O7H cycles have been recorded. The counter is a hexadecimal value from O to 7FFH. The trace count begins at zero, so the actual value is one more than the step number shown.

Again, depending on the specification, elapse time before the trigger address is encountered may be long. Entering an <ESC> terminates the trace, yet retains the information already recorded.

Example: Specify a trigger address of 112H which the program never reaches. The trace buffer is filled with the cycles immediately before <ESC> is received.

```
>HO
>B112
<ESC>
THE TRACE STOPS AT STEP 07FF
>
```

Example: Begin tracing immediately and stop the 1st time the program reads from the address range of 1F00H to 1FFFH. Continue running after the trace stops, until the program addresses 001BH. Note that qualifiers are only associated with the trigger address; all machine cycles are recorded once the trace begins.

```
>JO
>H2 1B
>BR 1FXX 2 W
THE TRACE STOPS AT STEP 0007
PROGRAM BROKE AT ADDRESS 001B
>
```

### 7.5 List/Display Trace Buffer Command - L

# L[step[ address-1[ address-2[ qualifier(s)]]]|S[step]|Z[step]|N]

L is the command for List/Display Trace Buffer.

step is a hexadecimal value from 0 to 7FFH indicating the initial

cycle step to display.

address-1 is the starting address of the range to be listed.

address-2 is the ending address of the range to be listed.

qualifier(s) are single characters indicating the type of processor activi-

ties to list.

S lists the trace buffer using mnemonic code.

Z lists the trace buffer displaying mnemonic code and all machine

statuses.

N displays the frame number where the last trace stopped.

Status information recorded during a trace command is displayed using this command. If a step is specified, MICE-II lists the trace buffer from the specified step to the last recorded step. If no step is specified, MICE-II will list all records in the trace buffer. An optional address range can be entered to specify the range to be listed. If no address range is specified, then the display range is from 0000H to FFFFH.

The type of information to be listed is specified by entering qualifier(s). If no qualifier is entered, all machine cycles within the specified address range are listed. To enter a qualifier, an address range must first be defined. To enter an address range, a step must first be entered. The List command accepts multiple qualifiers; and displays only machine cycles that match the specified qualifiers. If the buffer is listed with the LS or LZ command, only "step" can be specified.

Example: List all records in the trace buffer. Note that the list operation can be terminated by entering an <ESC>. Note that FRAME is the sequence number of the trace step in hexadecimal; the range is 0 to 2047 (7FFH).

```
>L
 FRAME IFADDR ADDRESS DATA STATUS SPARE(8 BITS)
  0000
                 0000
                        31
                               ?
                                      11111111
  0001
                0001
                        00
                              R
                                      11111111
  0002
                 0002
                        20
                              R
                                      11111111
  0003
         0003
                 0003
                        CD
                              S
                                      11111111
  0004
                 0004
                        00
                              R
                                      11111111
  0005
                 0005
                        01
                              R
                                      11111111
  0006
                 1FFF
                        00
                              W
                                      11111111
  0007
                        06
                 1FFE
                              W
                                      11111111
```

Example: List the trace buffer from the 3th step to the last step, and terminate the operation before the listing is completed.

```
2.13
 FRAME IFADDR ADDRESS DATA STATUS SPARE(8 BITS)
  0002
                 0002
                         20
                               R
                                       11111111
  0003
         0003
                 0003
                         CD
                               S
                                       11111111
  0004
                 0004
                         00
                               R
                                       11111111
  0005
                 0005
                         01
                               R
                                       11111111
  0006
                 1FFF
                         00
                               W
                                       11111111
  0007
                 1FFE
                         06
                               W
                                       11111111
>
```

Example: List the trace buffer write cycles in the range 3H to 5H starting at step 2.

```
>L2 3 5
 FRAME IFADDR ADDRESS DATA STATUS SPARE(8 BITS)
  0003
                0003
                        CD
                              S
                                      11111111
  0004
                0004
                        00
                              R
                                      11111111
  0005
                0005
                        01
                              R
                                      11111111
```

Example: List the trace buffer from OH to FH, with qualifier S.

Example: List trace message with source code; the operation is terminated before the listing is completed. Note that the command also ends if the trace buffer is empty or if nothing is recorded within the specified range.

Example: List trace message with mnemonic code and all machine statuses; then display the frame number of the last trace.

```
>LZ
FRAME IFADDR ADDRESS DATA STATUS
                                       SPARE
                                                    SOURCE CODE
  0000
                0000
                        31
                                      11111111
  0001
                0001
                        00
                              R
                                      11111111
  0002
                0002
                        20
                              R
                                      11111111
  0003
         0003
                0003
                        CD
                              S
                                      11111111
                                                    CALL 0100
  0004
                0004
                        00
                              R
                                      11111111
  0005
                0005
                        01
                              R
                                      11111111
  0006
                 1FFF
                        ೧೧
                              W
                                      11111111
 0007
                1FFE
                        06
                              W
                                      11111111
>
>LN
THE TRACE STOPS AT STEP 0007
>
```

#### CHAPTER 8

#### STEPPED EMULATION COMMANDS

These commands perform cycle-stepped or instruction-stepped emulation of the emulation processor in real time. Note that breakpoints are not active for C/S commands. Refer to page 7-1 for a description of the displayed status information.

Note: A blank space (ASCII 20H) is sent at the end of each displayed line immediately before the cursor for C/S commands. This code serves as a an end of data message to the host computer; and is provided to help in implementing symbolic debuggers.

### 8.1 Cycle Step Command - C

C[count]

c is the command for Cycle Step.

count specifies the machine cycle interval between displayed messages. The range is 0-FFFFH. Note that an input value of "0" represents 10000H.

The Cycle Step command first stops the emulation processor, then steps and executes one program one cycle, stopping the processor in HALT state (where the displayed target status has already been executed). MICE-II then awaits a <CR> or <LF> to execute and display the next machine cycle. Enter a <CR> or <LF> to repeat the entire sequence, or an <ESC> to terminate the single-cycle mode of emulation.

Because the Z8 and ZS8 cannot be stopped, MICE keeps the CPU running in place with a jump instruction, where the displayed instruction (including all associated machine cycles) has already been executed.

However, note that the Z80 (WAIT Mode) stops the emulation processor at WAIT state instead, where the displayed cycle status has not yet been executed. Because the displayed status is still active in this situation, debug for associated hardware signals is simplified.

Example: Cycle step the following program.

> <u>10</u>					
> <u>C</u>	TEADDR	ADDRESS	DATA	STATUS	SPARE(8 BITS)
				S	11111111 (CR)
	0000	0000	31		
		0001	00	R	11111111 <u><cr></cr></u>
		0002	20	R	11111111 <u><cr></cr></u>
	0003	0003	CD	S	11111111 (CR)
		0004	00	R	11111111 (CR)
		0005	01	R	11111111 (CR)
		1FFF	00	W	11111111 <u><cr></cr></u>
		1FFE	06	W	11111111 (CR)
	0100	0100	11	S	11111111 <u><cr></cr></u>
		0101	00	R	11111111 <u>(CR)</u>
		0102	10	R	11111111 <u><cr></cr></u>
	0103	0103	3E	S	11111111 <u><esc></esc></u>
>					

Example: Cycle step the above program using a count of 3.

> <u>J0</u>					
<u>/0)</u>	IFADDR	ADDRESS	DATA	STATUS	SPARE(8 BITS)
		0002	20	R	11111111 (CR>
		0005	01	R	11111111 (CR)
	0100	0100	11	S	11111111 (CR)
	0103	0103	3E	S	11111111 (CR)
		1000	20	W	11111111  ⟨CR⟩
	0108	0108	FE	S	11111111
		010B	03	R	11111111 (ESC)
>			_		

### 8.2 Instruction Step Command - S

of old 10 - 11 -

### S[S|R][count]|Z

-----

S is the command for Instruction Step.

S(option) displays messages in mnemonic form.

R displays register contents in addition to mnemonic code.

count is an hexadecimal value from 0000H to FFFFH specifying the step interval between status display. (Note that 0000H indicates 10000H steps.)

Z displays cycle status in addition to mnemonic code.

### 8.2.1 Instruction Step

S -----

If count is not specified for instruction step, the default is one. In this mode, MICE first displays the current instruction to be executed and waits for input. To cause the emulation processor to execute this instruction, a <CR> or <LF> should be entered; the new status is then displayed and MICE again waits. Enter a <CR> or <LF> to repeat the entire sequence, displaying the new status after every instruction. Enter <ESC> to terminate the single step mode of emulation. (Remember that breakpoints are not active for the S command.)

Instruction step only displays "S" status to indicate an instruction fetch cycle; no other status types are displayed. If a more careful examination of a program is required, first Instruction Step to the problem area, and then Cycle Step through the problem area for a more detailed display.

Example: Instruction step the previous program. Note that the processor does not begin emulation until the current status displays and either a <CR> or <LF> is entered.

><u>JO</u>
><u>S</u>

IFADDR ADDRESS DATA STATUS SPARE(8 BITS)

0000 0000 31 S 111111111 ⟨CR>
0003 0003 CD S 111111111 ⟨CR>
0100 0100 11 S 11111111 ⟨ESC>

8-4

# 8.2.2 Instruction Step in Mnemonic Form

SS

Example: Instruction step with S option.

><u>JO</u>
><u>SS</u>

IFADDR ADDRESS DATA
SOURCE CODE

0000 0000 31 LD SP,2000 <u>CR></u>
0003 0003 CD CALL 0100 <u>CR></u>
0100 0100 11 LD DE,1000 <u>CESC></u>
>

# 8.2.3 Instruction Step with Register Content

SR

The R option displays register content along with mnemonic information. All register contents associated with the current step in program execution can be observed; but remember that the contents displayed are prior to executing

Example: Instruction step with R option.

the instruction.

>JO >SR IFADDR ADDRESS DATA SOURCE CODE A=00 B=00 C=06 D=10 E=01 H=F7 L=FF I=00 F=9B X=300F Y=FFFF S=1FFE PC=0000 0000 0000 31 LD SP,2000 <CR>
A=00 B=00 C=06 D=10 E=01 H=F7 L=FF I=00 F=9B X=300F Y=FFFF S=2000 PC=0003 0003 0003 CD CALL 0100 <ESC>

The SR command for MICE-II Z8 and ZS8 displays working register content for the current instruction step in addition to mnemonic code (refer to RW command, section 5.8).

Example: Execute instruction-step with mnemonic code for MICE-II Z8.

>SR	1															
	IFADD:	R A	DDRES	S D	ATA	S	OURC	E CO	DE							
	000C		000C		31	S	RP	#40	)							
RP	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
40	00	00	00	00	47	00	00	00	00	00	00	10	00	00	00	00 <cr></cr>
	000E		000E		4C	L	D	R04	,#AA							<u> </u>
RP	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	F
40	00	00	00	00	AA	00	00	00	00	00	00	10	00	00	00	00 <cr></cr>
	0010		0010		31	S	RP	#50	ı							
RP	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	Ε	F
50	00	00	00	00	AA	00	00	00	00	00	00	10	00	00	00	00 <cr></cr>
	0012		0012		4C	L	D	R04	,#55							
RP	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
50	00	00	00	00	55	00	00	00	00	00	00	10	00	00	00	00 <esc></esc>
>															_	

Example: Executeinstruction-step with mnemonic code for MICE-II ZS8.

```
>SR
   IFADDR ADDRESS DATA
                           SOURCE CODE
    0020
            0020
                    FF
                           NOP
RPO(CO) RO=11 R1=AA R2=A2 R3=55 R4=75 R5=AA R6=AA R7=55 CZSVDHFB PC=0021
RP1(C8) R8=AA R9=FA RA=AA RB=55 RC=77 RD=AE RE=AB RF=75
                                                        00110000(CR>
            0021
                    31
                          SRP
                                 #50
RPO(50) RO=55 R1=AA R2=8A R3=15 R4=5D R5=AA R6=A9 R7=55
                                                        CZSVDHFB PC=0023
RP1(58) R8=55 R9=8A RA=AA RB=55 RC=57 RD=AA RE=A2 RF=5F
                                                        00110000 (CR)
            0023
                    31
                          SRP
                                 #EO
RPO(EO) RO=OA R1=08 R2=00 R3=00 R4=00 R5=00 R6=-- R7=-- CZSVDHFB PC=0025
RP1(E8) R8=-- R9=-- RA=-- RB=02 RC=00 RD=00 RE=-- RF=00 01010000 CR>
            0025
                   FF
                          NOP
RPO(EO) RO=OA R1=08 R2=00 R3=00 R4=00 R5=00 R6=-- R7=-- CZSVDHFB PC=0026
RP1(E8) R8=-- R9=-- RA=-- RB=02 RC=00 RD=00 RE=-- RF=00 01010000<ESC>
>
```

# 8.2.4 Instruction Step with Count

S[S|R] count

If an instruction count of one (default) is entered, the current instruction to be executed is displayed; MICE-II does not step. If an instruction count other than one is entered, emulation immediately begins from the current program counter and continues until the count of the next instruction to be executed equals the number specified. The current status is then displayed and MICE-II waits for a <CR> or <LF> before executing the next "count"

instruction. Enter an  $\langle ESC \rangle$  to terminate the multi-step mode of emulation. For large intervals, emulation may be terminated by entering an  $\langle ESC \rangle$  before the specified number of instructions are executed.

Instruction Step executes "count-1" instructions before the first status line is displayed and then executes "count" instructions between subsequent displays.

Example: Multi-step the program and compare results with the first example.

```
><u>J0</u>
>S3
      IFADDR ADDRESS DATA STATUS SPARE(8 BITS)
       0007
              0007
                   CD
                       S
                                11111111 (CR>
                               0103
              0103
                   3E
                         S
              0107 E5
       0107
                         S
                               11111111 (CR>
                         S
                                11111111 (ESC>
       010D
              010D
                    E1
>
```

### 8.2.5 Instruction Step with Cycle Status

SZ

The SZ option includes a memory and I/O access message that provides data for bus cycles R/W/I/O/A [e.g. 7FEF-W-12]. The first four digits (7FEF) indicate the memory address; the capital letter (W) represents the type of bus cycle; and the last two digits (12) are the data transferred.

Example: Instruction step the program displaying Cycle status together with mnemonic code.

> <u>J0</u> >SZ							
<u> </u>	IFADDR	ADDRESS	DATA			SOURC	E CODE
	0000	0000	31			LD	SP,2000 <cr></cr>
	0003	0003	CD			CALL	0100 (CR)
		1FFF	-W-	00			
		1FFE	-W-	06	<cr:< td=""><td>&gt;</td><td></td></cr:<>	>	
	0100	0100	11			LD	DE,1000 <cr></cr>
	0103	0103	3E			LD	A,20 <esc></esc>
<b>X</b>							

8-7

### 8.3 Application Notes for Stepped Emulation Commands

- 1) To make debugging easier, there are two available methods for slowing down the CPU's execution speed.
  - a) Use the C command with a " $\emptyset$ " count to slow execution speed as follows:

MICE-II	Speed
Z80	1/150
NSC800	1/130
Z8	1/708
zs8	1/454

b) Use the S command with a "Ø" count to slow execution speed as follows:

MICE-II	Speed
Z80	1/7980
NSC800	1/6450
z8	1/710
zs8	1/459

c) Typing ahead with <CR> will keep the processor running.

Example: >CØ

<CR>

<CR>

#### CHAPTER 9

#### UTILITY COMMANDS INVOLVING A SYSTEM

These commands are only applicable when MICE-II is connected to a host system. Programs and data can be downloaded from a file in a host computer to memory in the target system. Conversely, information can also be uploaded from the target back to the host.

Intel and Tektronix loading formats, both of which are recognized by MICE, are described in detail in the following pages.

Note: For the microcontrollers Z8 and ZS8, Upload and Download commands can only access emulation program memory, i.e. memory type "P". (Refer to section 2.7 for a detailed description of memory types).

### 9.1 Download Command (Intel Format) -:

\_\_\_\_\_

#### :load-record

------

: is the command keyword for Download.

load-record is a string of ASCII data containing up to 128 bytes of program
information.

Each record transferred contains the record type, length, memory load address, and checksum in addition to data. Each transfer is limited to 128 bytes of program data. The general format of a record, shown with spaces separating each field, is:

RECORD	RECORD	LOAD	RECOR₽	PROGRAM	CHECK-
MARK	LENGTH	ADDRESS	TYPE	DATA	SUM
l:	##	aaaa	tt	dddd	cc

#### where:

: is the keyword used to signal start of record.

## is a two ASCII hexadecimal value indicating the record length, the number of data bytes in the record.

is a four ASCII hexadecimal value indicating the program memory load-address, the address at which the first byte is to be loaded. (For record type 01 [next item], this field contains "0000".) Successive data bytes are stored in the following memory locations.

tt is a two ASCII hexadecimal value representing the record type:

dd...dd is a two ASCII hexadecimal value per byte representation of the
 program.

tt 00 A pair of hex digits representing the ASCII code for each data byte, where the high order digit is the 1st digit of each pair.

01 none

is a two ASCII hexadecimal value representing the negative sum of the record. Beginning with the record length "##" and ending with the checksum "cc", the hexadecimal sum, taken two at a time, modulo 256 should be zero.

When MICE-II receives a ":", it reads the record length (##). The rest of the record is then read and verified. If the incoming checksum agrees with the computed checksum, MICE-II stores the data into program memory of the target system and reprompts after the following acknowledgement response <ACK sequence> is sent:

#### ACK LF CR NUL NUL NUL NUL NUL NUL

If the checksum does not agree, MICE-II also reprompts but the alternate negative acknowledgement response <NAK sequence> is sent:

#### NAK LE CR NUL NUL NUL NUL NUL NUL

Example: Download with an end-record into a target system using Intel format. Note that the received characters are not echoed. A <CR> is not required at the end of the input line.

```
>:06000002300A8A917046B<ACK sequence>
>:00000001FF<ACK sequence>
>
```

In the above example, the first load record is

## = 06H aaaa = 0000H tt = 00H dd...dd = 23H, 00H, A8H, A9H, 17H, 04H cc = 6BH

where: 06H+00H+00H+00H+23H+00H+A8H+A9H+17H+04H+6BH = 00H

For the end-record.

## = 00H aaaa = 0000H tt = 01H cc = FFH

where: 00H+00H+00H+01H+FFH = 00H

Example: Download with an end-record into a target system using Intel type 2 format.

```
>:1000000004992DB246DB6FF4891DA263CB5FE47E5<ACK sequence>
>:0600100090D9226BB4FD43<ACK sequence>
>:020000020036C6<ACK sequence>
>:100000000062C42688EA4CAE1072D43698FA5CBE00<ACK sequence>
>:080010002082E446A80A6CCE30<ACK sequence>
>:00000001FF<ACK sequence>
>:000000001FF<ACK sequence>
```

End-of-record must then be specified by 01 in the last line of transmission.

### 9.2 Download Command (Tektronix Format) - /

is the command keyword for Download.

load-record is a string of ASCII data containing up to 128 bytes of program information.

Each record transferred contains the record type, length, memory load address and checksum in addition to data. Each transfer is limited to bytes of program data. The general format of a record, shown with spaces separating each field. is:

1	RECORD	LOAD	RECORD	LOAD	PROGRAM	CHECK-
ŀ	MARK	ADDRESS	LENGTH	SUM	DATA	SUM
1	/	aaaa	##	ss	dddd	cc

#### where:

is the keyword used to signal start of record.

aaaa is a four ASCII hexadecimal value indicating the program memory load-address, the address at which the first byte is to be loaded. Successive data bytes are stored in the following memory locations.

## is a two ASCII hexadecimal value indicating record length, the number of data bytes in the record. A record length of zero indicates end-of-file.

is a two ASCII hexadecimal value representing the sum of the pre-SS ceding six digits, load-address and record length.

dd...dd is a two ASCII hexadecimal value per byte representation of the program.

is a two ASCII hexadecimal value representing the sum of the digits CC comprising the data, modulo 256.

When MICE-II receives a "/", input is read until a <CR> terminates the line. Checksums are then computed and compared. If the incoming checksum agrees with the computed checksum, MICE-II stores the data into program memory of the target system and reprompts after the following acknowledgement response <ACK sequence> is sent:

If the checksum does not agree, MICE-II also reprompts but the alternate negative acknowledgement response <NAK sequence> is sent:

#### NAK LF CR NUL NUL NUL NUL NUL NUL

Example: Download with an end-record into a target system using Tektronix format.

```
>/00006062300A8A9170436<CR>
<a href="mailto:ACK">CRX</a> sequence>
<a href="mailto:ACK">ACK</a> sequence>
<a href="mailto:ACK">Sequence></a>
```

In the above example, the load record is

```
aaaa = 0000H

## = 06H

ss = 06H

dd...dd = 23H, 00H, A8H, A9H, 17H, 04H

cc = 36H
```

```
where: ss = OH+OH+OH+OH+OH+OH+OH = OGH

cc = 2H+3H+OH+OH+AH+8H+AH+9H+1H+7H+OH+4H = 3GH
```

For the end-record,

```
aaaa = 0000H
## = 00H
ss = 00H
```

where: ss = OH+OH+OH+OH+OH+OH = OOH

#### 9.3 Upload Command - U

\_\_\_\_\_

### U start-address end-address [format]

-----

U is the command for Upload.

start-address is a logical hexadecimal address of the emulation processor's

memory where data transfer begins.

end-address is the last logical hexadecimal address of the emulation pro-

cessor's program memory where data transfer ends.

format is a single alphabetic character [I|T] indicating the load-

record format to be used.

I - Intel

T - Tektronix

Memory contents defined by the memory range start-address to end-address are transferred to the host system using either Intel or Tektronix format. If the format is not specified, then Intel is used. Also, the end-address must be greater than or equal to the start-address or an error message is sent and the command ended.

MICE-II first sends the current segment value record to the host system. It then reads data from memory and sends a maximum of 32 bytes (depending on data length) to the host system using one of the above formats. Data transmission continues in this manner until an end address is sent. MICE-II then sends an end-of-record file and prompts for the next command.

If anything other than an <ACK> is received when MICE-II is waiting for an acknowledgement response, the same block is retransmitted. If after five retries transmission is still unsuccessful, the command is aborted, and an error message is sent to the host system before MICE-II prompts for the next command. The command can also be aborted by the host system when MICE-II receives an <ESC> character from the console.

Example: Upload from MICE-II using Intel format. Note that load records are shown on separate lines for clarity. No <CR> or <LF> characters are generated by MICE-II, and anything received other than an <ACK>, is treated the same as a <NAK>.

```
><u>U 0 6 I<CR></u>:070000002300A8917046E8FF<ACK>
:00000001FF<ACK>
>
```

Example: Upload using Tektronix format.

```
><u>U 0 6 T<CR></u>/000007072300A8917046E848<CR>

<<u>NAK></u>/000007072300A8917046E848<CR>

<<u>ACK></u>/00000000

<<u>ACK></u>>
```

In the above example, the host system did not acknowledge the first transmission when Tektronix format was used. Hence, the first line was retransmitted until an <ACK> was received.

### Appendix A

### Summary of MICE-II Commands

#### MICE-II UTILITY COMMANDS

- ? Help Command
- ! Attention Command

#### MEMORY, PORT AND REGISTER COMMANDS

- M Memory Display/Examine/Modify/Fill/Search Command M[start-address[ end-address[ data-1...8][ S]]
- T Memory Checksum/Test/Transfer/Compare Command
   T start-address end-address {S|M|address-3[ V]}
- A Line Assembly command A[start-address]

- X Reset/Initialization Command
   X[address]
- R Register Display/Modify Command R[register]
- J Jump/Branch Command J address

#### CONTROL SIGNAL COMMANDS

- D Disable/Display Control Signal Command
   D[control signal]

### EMULATION AND TRACE CONTROL COMMANDS

- G Go/Execution Command G[address]
- H Halt/Breakpoint Set Command
   H[0[1|2]|1[address-1[ count[ qualifier]]]|2 [address-2]]
- F Forward Trace Command
   F[R]trigger-address[ count[ qualifier]]
- B Backward Trace Command
  B[R]trigger-address[ count[ qualifier]]
- L List/Display Trace Buffer Command
   L[step[ address-1[ address-2[ qualifier(s)]]]|S[step]|Z[step]|N]

#### STEPPED EMULATION COMMANDS

- C Single Cycle/Step Command
   C[count]
- S Instruction Step Command
   S[S|R][count]|[Z]

#### UTILITY COMMANDS INVOLVING A SYSTEM

- : Download Command (Intel Format)
  :load-record
- / Download Command (Tektronix Format)
  /load-record
- U Upload Command
   U[type ]start-address end-address [I|T]

### Appendix B

#### Hexadecimal-Decimal Conversion

To find the decimal equivalent of a hexadecimal number, first locate your hex number in the correct position (1st through 4th place digit) in the following table. Note the decimal equivalent for each hex digit in your number and then add up these decimal values.

To find the hexadecimal equivalent of a decimal number, locate the next lower decimal number in the table, write down the hex equivalent and its position (1st through 4th place digit). Subtract this decimal number from yours, take the difference and continue this process until conversion is completed.

					D.70			
BYTE				BYTE				
4th pla	ace digit	3rd p	lace digit	2nd p	lace digit	1st p	lace digit	
HEX	DEC	HEX	DEC	HEX	DEC	HEX	DEC	
0	0	0	0	0	0	0	0	
1   2	4096 8192	¦ 1 ¦ 2	256   512	1 2	16   32	1   2	2	
1 3 1 4	12288 16384	1 3 1 4	768 1024	3	48 64	3   4	3   4	
5	20480	5	1280	5	80	5	5	
6   7	24576 28672	6   7	1536 1792	¦ 6   7	96 112	6   7	7	
8   9	32768 36864	8   9	2048 2304	¦ 8 ¦ 9	128 144	8   9	8 ¦ 9 ¦	
Á	40960	A	2560	Á	160 176	Å B	10   11	
B   C	45056 49152	B   C	2816 3072	B C	192	C	12	
¦ D ¦ E	53248 57344	D   E	3328 3584	¦ D ¦ E	208 224	¦ D ¦ E	13   14	
F	61444	F	3840	F	240	F	15	

Appendix C
ASCII Code Lists and Definitions

Table	C-1
ASCII Cod	le List

HEX	DEC	CHAR	HEX	DEC	CHAR	
00	0	NUL	22	34	"	
01	1	SOH	23	35	#	
02	2	STX	24	36	\$	
03	3	ETX	25	37	%	
04	4	EOT	26	38	&	
05	5	ENQ	27	39	•	
06	6	ACK	28	40	. (	
07	7	BEL	29	41	)	
08	8	BS	2A	42	*	
09	9	HT	2B	43	+	
OA	10	LF	2C	44	,	
OB	11	VT	2D	45	-	
OC	12	FF	2E	46	•	
OD	13	CR	2F	47	/	
OE	14	SO	30	48	0	
OF	15	SI	31	49	1	
10	16	DLE	32	50	2	
11	17	DC1	33	51	3 4	
12	18	DC2	34	52	4	
13	19	DC3	35	53	5 6	
14	20	DC4	36	54	6	
15	21	NAK	37	55	7	
16	22	SYN	38	56	8	
17	23	ETB	39	57	9	
18	24	CAN	3A	58	:	
19	25	EM	3B	59	;	
1Ã	26	SUB	3C	60	<	
1B	27	ESC	3D	61	=	
1C	28	FS	3E	62	>	
1D	29	GS	3F	63	?	
1E	30	RS	40	64	@	
1F	31	US	41	65	Α	
20	32	SP	42	66	В	
21	33	!	43	67	C	

Appendix C
ASCII Code Lists and Definitions

### Table C-1 ASCII Code List (Cont.)

ABOTT COME DIST (CONT.)								
HEX	DEC	CHAR	HEX	DEC	CHAR			
44	68	D	62	98	 b			
45	69	E	63	99	С			
46	70	F	64	100	d			
47	71	G	65	101	е			
48	72	Н	66	102	${f f}$			
49	73	I	<del> </del> 67	103	g			
4A	74	J	<del> </del> 68	. 104	h			
4B	75	K	l 69	105	i			
4C	76	L	6A	106	j			
4D	77	M	6B	107	k			
4E	78	N	6c	108	1			
4F	79	0	6D	109	m			
50	80	P	6E	110	n			
51	81	Q	6F	111	0			
52	82	R	70	112	р			
53	83	S	71	113	q			
54	84	T	72	114	$\mathbf{r}$			
55	85	U	73	115	S			
<u> 56</u>	86	V	74	116	t			
57 -0	87	W	75	117	u			
<u>5</u> 8	88	X	76	118	V			
59	89	Y	77	119	W			
5A	90	Z	78	120	x			
5B	91	Ĺ	79	121	У			
5C	92	\	7A	122	Z			
5D	93	j	7B	123	{			
5E	94		7C	124	ļ			
5F	95		7D	125	}			
60	96		7E	126	D. #74			
61	97	а	7F	127	DEL			

Appendix C
ASCII Code Lists and Definitions

### Table C-2 ASCII-Code Definitions

NUL         NULL Character         00           SOH         A         Start of Heading         01           STX         B         Start of Text         02           ETX         C         End of Text         03           EOT         D         End of Text         03           EOT         E         Enquiry         05           ACK         F         Acknowledge         06           BEL         G         Bell         07           BS         H         Backspace         08           HT         I         Horizontal Tabulation         09           LF         J         Line Feed         0A           VT         K         Vertical Tabulation         0B           FF         L         Form Feed         0C      <	ABB	CTRL	MEANING	нех
STX         B         Start of Text         02           ETX         C         End of Text         03           EOT         D         End of Transmission         04           ENQ         E         Enquiry         05           ACK         F         Acknowledge         06           BEL         G         Bell         07           BS         H         Backspace         08           HT         I         Horizontal Tabulation         09           LF         J         Line Feed         0A           VT         K         Vertical Tabulation         0B           FF         L         Form Feed         0C           CR         M         Carriage Return         0D           SO         N         Shift Out         0E           SI         0         Shift In         0F           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 4         14           NAK         U         Negative Acknowle				
ETX         C         End of Text         03           EOT         D         End of Transmission         04           ENQ         E         Enquiry         05           ACK         F         Acknowledge         06           BEL         G         Bell         07           BS         H         Backspace         08           HT         I         Horizontal Tabulation         09           LF         J         Line Feed         0A           VT         K         Vertical Tabulation         0B           FF         L         Form Feed         0C           CR         M         Carriage Return         0D           SO         N         Shift Out         0E           SI         O         Shift In         0F           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchr				
EOT         D         End of Transmission         04           ENQ         E         Enquiry         05           ACK         F         Acknowledge         06           BEL         G         Bell         07           BS         H         Backspace         08           HT         I         Horizontal Tabulation         09           LF         J         Line Feed         0A           VT         K         Vertical Tabulation         0B           FF         L         Form Feed         0C           CR         M         Carriage Return         0D           SO         N         Shift Out         0E           SI         O         Shift In         0F           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         S				
ENQ         E         Enquiry         05           ACK         F         Acknowledge         06           BEL         G         Bell         07           BS         H         Backspace         08           HT         I         Horizontal Tabulation         09           LF         J         Line Feed         0A           VT         K         Vertical Tabulation         0B           FF         L         Form Feed         0C           CR         M         Carriage Return         0D           SO         N         Shift Out         0E           SI         O         Shift In         0F           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End		С		
ACK         F         Acknowledge         06           BEL         G         Bell         07           BS         H         Backspace         08           HT         I         Horizontal Tabulation         09           LF         J         Line Feed         0A           VT         K         Vertical Tabulation         0B           FF         L         Form Feed         0C           CR         M         Carriage Return         0D           SO         N         Shift Out         0E           SI         O         Shift In         0F           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X <td></td> <td>D</td> <td>End of Transmission</td> <td></td>		D	End of Transmission	
BEL         G         Bell         07           BS         H         Backspace         08           HT         I         Horizontal Tabulation         09           LF         J         Line Feed         OA           VT         K         Vertical Tabulation         OB           FF         L         Form Feed         OC           CR         M         Carriage Return         OD           SO         N         Shift Out         OE           SI         O         Shift In         OF           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y	ENQ	Ε		05
BS         H         Backspace         08           HT         I         Horizontal Tabulation         09           LF         J         Line Feed         OA           VT         K         Vertical Tabulation         OB           FF         L         Form Feed         OC           CR         M         Carriage Return         OD           SO         N         Shift Out         OE           SI         O         Shift In         OF           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z<	ACK	F	Acknowledge	
HT         I         Horizontal Tabulation         09           LF         J         Line Feed         0A           VT         K         Vertical Tabulation         0B           FF         L         Form Feed         0C           CR         M         Carriage Return         0D           SO         N         Shift Out         0E           SI         0         Shift In         0F           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z         Substitute         1A           ESC		G	Bell	07
LF         J         Line Feed         OA           VT         K         Vertical Tabulation         OB           FF         L         Form Feed         OC           CR         M         Carriage Return         OD           SO         N         Shift Out         OE           SI         O         Shift In         OF           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement 15         5           SYN         V         Synchronous Idle 16         16           ETB         W         End of Transmission Block 17         17           CAN         X         Cancel 18         18           EM         Y         End of Medium 19         19           SUB         Z         Substitute 17         10           CGS         Group Separator 10         10           RS         File	BS	Н	Backspace	08
VT         K         Vertical Tabulation         OB           FF         L         Form Feed         OC           CR         M         Carriage Return         OD           SO         N         Shift Out         OE           SI         O         Shift In         OF           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement 15         SYN           SYN         V         Synchronous Idle 16         16           ETB         W         End of Transmission Block 17         CAN         X           CAN         X         Cancel 18         Em           EM         Y         End of Medium 19         19           SUB         Z         Substitute 1A         1A           ESC         Escape 1B         1B           FS         File Separator 1C         1C           GS         Gro	HT	I	Horizontal Tabulation	09
FF         L         Form Feed         OC           CR         M         Carriage Return         OD           SO         N         Shift Out         OE           SI         O         Shift In         OF           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z         Substitute         1A           ESC         Escape         1B           FS         File Separator         1C           GS         Group Separator         1D           RS         Record Separator         1E	LF	J	Line Feed	OA
CR         M         Carriage Return         OD           SO         N         Shift Out         OE           SI         O         Shift In         OF           DLE         P         Data Link Escape         10           DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z         Substitute         1A           ESC         Escape         1B           FS         File Separator         1C           GS         Group Separator         1D           RS         Record Separator         1E	VT	K	Vertical Tabulation	OB
SO       N       Shift Out       OE         SI       0       Shift In       OF         DLE       P       Data Link Escape       10         DC1       Q       Device Control 1       11         DC2       R       Device Control 2       12         DC3       S       Device Control 3       13         DC4       T       Device Control 4       14         NAK       U       Negative Acknowledgement       15         SYN       V       Synchronous Idle       16         ETB       W       End of Transmission Block       17         CAN       X       Cancel       18         EM       Y       End of Medium       19         SUB       Z       Substitute       1A         ESC       Escape       1B         FS       File Separator       1C         GS       Group Separator       1D         RS       Record Separator       1E	FF	L	Form Feed	OC
SI       0       Shift In       0F         DLE       P       Data Link Escape       10         DC1       Q       Device Control 1       11         DC2       R       Device Control 2       12         DC3       S       Device Control 3       13         DC4       T       Device Control 4       14         NAK       U       Negative Acknowledgement       15         SYN       V       Synchronous Idle       16         ETB       W       End of Transmission Block       17         CAN       X       Cancel       18         EM       Y       End of Medium       19         SUB       Z       Substitute       1A         ESC       Escape       1B         FS       File Separator       1C         GS       Group Separator       1D         RS       Record Separator       1E	CR	M	Carriage Return	OD
DLE P Data Link Escape 10 DC1 Q Device Control 1 11 DC2 R Device Control 2 12 DC3 S Device Control 3 13 DC4 T Device Control 4 14 NAK U Negative Acknowledgement 15 SYN V Synchronous Idle 16 ETB W End of Transmission Block 17 CAN X Cancel 18 EM Y End of Medium 19 SUB Z Substitute 1A ESC Escape 1B FS File Separator 1C GS Group Separator 1E	S0	N	Shift Out	OE
DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement 15           SYN         V         Synchronous Idle 16           ETB         W         End of Transmission Block 17           CAN         X         Cancel 18           EM         Y         End of Medium 19           SUB         Z         Substitute 1A           ESC         Escape 1B         1B           FS         File Separator 1C         1C           GS         Group Separator 1D         1D           RS         Record Separator 1E	SI	0	Shift In	OF
DC1         Q         Device Control 1         11           DC2         R         Device Control 2         12           DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement 15           SYN         V         Synchronous Idle 16           ETB         W         End of Transmission Block 17           CAN         X         Cancel 18           EM         Y         End of Medium 19           SUB         Z         Substitute 1A           ESC         Escape 1B         1B           FS         File Separator 1C         1C           GS         Group Separator 1D         1D           RS         Record Separator 1E	DLE	P	Data Link Escape	10
DC3         S         Device Control 3         13           DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z         Substitute         1A           ESC         Escape         1B           FS         File Separator         1C           GS         Group Separator         1D           RS         Record Separator         1E	DC1	Q		11
DC4         T         Device Control 4         14           NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z         Substitute         1A           ESC         Escape         1B           FS         File Separator         1C           GS         Group Separator         1D           RS         Record Separator         1E	DC2	R	Device Control 2	12
NAK         U         Negative Acknowledgement         15           SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z         Substitute         1A           ESC         Escape         1B           FS         File Separator         1C           GS         Group Separator         1D           RS         Record Separator         1E	DC3	S	Device Control 3	13
SYN         V         Synchronous Idle         16           ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z         Substitute         1A           ESC         Escape         1B           FS         File Separator         1C           GS         Group Separator         1D           RS         Record Separator         1E	DC4	${ m T}$	Device Control 4	14
ETB         W         End of Transmission Block         17           CAN         X         Cancel         18           EM         Y         End of Medium         19           SUB         Z         Substitute         1A           ESC         Escape         1B           FS         File Separator         1C           GS         Group Separator         1D           RS         Record Separator         1E	NAK	U	Negative Acknowledgement	15
CAN       X       Cancel       18         EM       Y       End of Medium       19         SUB       Z       Substitute       1A         ESC       Escape       1B         FS       File Separator       1C         GS       Group Separator       1D         RS       Record Separator       1E	SYN	V	Synchronous Idle	16
EMYEnd of Medium19SUBZSubstitute1AESCEscape1BFSFile Separator1CGSGroup Separator1DRSRecord Separator1E	ETB	W	End of Transmission Block	17
SUB Z Substitute 1A ESC Escape 1B FS File Separator 1C GS Group Separator 1D RS Record Separator 1E	CAN	X	Cancel	18
ESC Escape 1B FS File Separator 1C GS Group Separator 1D RS Record Separator 1E	EM	Y	End of Medium	19
FS File Separator 1C GS Group Separator 1D RS Record Separator 1E	SUB	Z	Substitute	1A
GS Group Separator 1D RS Record Separator 1E	ESC		Escape	1B
RS Record Separator 1E	FS		File Separator	1C
	GS		Group Separator	1D
	RS		Record Separator	1E
US Unit Separator 1F	US		=	1F
SP Space 20			<del>-</del>	20
DEL Delete 7F				7F

### Appendix D

### Writing a Driver Program

Driver programs for various computer systems have already been written. However, the driver programs available may not run or be suitable for your particular host computer.

The most important consideration in writing a driver program is the availability of an RS-232C port. Without it, a driver program has no means of communicating with MICE-II. The programming language used to implement the driver program is not important as long as access to the console, the MICE-II communication port and the file system is available.

Eight modules are necessary to establish a communication link between the console and MICE-II.

```
InitMICE-II - initialize MICE-II
TestMICE-II - test if MICE-II sent a character
ReadMICE-II - read a character from MICE-II
WriteMICE-II - send a character to MICE-II
InitCons - initialize baud rate and parity of console
TestCons - test if console has a character
ReadCons - read a character from console
WriteCons - send a character to console
```

These eight modules are the necessary ingredients in creating a program to replace the simple terminal.

```
call InitCons
call InitMICE-II
do forever
   if TestCons then do
        Char = ReadCons
        call WriteMICE-II(CHAR)
   end
   if TestMICE-II then do
        Char = ReadMICE-II
        call WriteCons(CHAR)
   end
end
```

If the RS-232C handshaking signals are not monitored, the baud rate selection for MICE-II must be less than or equal to the console baud rate to avoid overrun errors, where MICE-II is sending too fast for the display console. Refer to Chapter 2 for configuring MICE-II with the appropriate baud rate, parity and interface (DTE or DCE, with or without handshaking).

Interface to the file system requires similar but more complicated modules, which vary for different computer systems. The general concept is to have the program loop intercept the download and upload commands, not retransmit them to MICE-II. The program then queries for the file to be transmitted or received. The appropriate command must then be created and transmitted to MICE-II.

Remember that the maximum amount of data that can be transferred at one time is limited to 128 bytes for download and 32 bytes for upload. The program may be required to reformat data to one of the acceptable formats required by MICE-II. Finally, to add hardcopy for CRT consoles, an additional write to a remote printer can be added by calling the printer output module each time a write to MICE-II or a write to the console is performed.

### Appendix E

### MICE Driver and Symbolic Debug Software

The following is a listing of currently available MICE software.

### List of MICE Software Support

Host Computer	Operating System	Symbolic	High-Level	Company
		Debug	Debug	<u> </u>
Altos 8000	MP/M-80			Microtek
Apple II/II+/IIe	Apple DOS 3.3	1		Microtek
DEC VAX-11 750/780	VMS			Microtek
DEC VAX-11 750/780	VMS	Yes		ARSM <sup>1</sup>
DEC MicroVAX	VMS	Yes		ARSM
DEC Rainbow	CP/M-86 & MS-DOS	Yes		ARSM
IBM PC/XT/AT	CP/M-86 & MS-DOS	l I		Microtek
IBM PC/XT/AT	MS-DOS	Yes		ARSM
IBM PC/XT/AT	MS-DOS	Yes	Yes	RTCS <sup>2</sup>
Intel-MDS 220/225/286	ISIS-II/III		! !	Microtek
Intel-MDS 220/225/286	ISIS-II/III	Yes	<u> </u>	ARSM
Intel-MDS 310/380	iRMX-86	¦ Yes	Yes	RTCS
Intel-PDS	ISIS-II	!		Microtek
Sun Microsystems	UNIX	Yes		ARSM
8080/8085/Z80 systems	CP/M Version 2.2	Yes		ARSM
NEC 9801	MS-DOS			Microtek

1)	ARS Microsystems Ltd.	2	2)	Real-Time Computer Science Corp.
1	Doman Road, Camberly	1		1390 Flynn Road
-	Surrey, GU15 3DF, England	-		Camarillo, CA 93010, U.S.A.
1	TEL: (0276) 64341 TLX: 858779	ļ		TEL: (805) 987-9781 TLX: 467897

### Appendix F

### Emulation Memory Boards (UEM/HUEM)


The Emulation Memory board is the bottom board in the three board MICE-II module. Each memory board supports 32K bytes (UEM) or 64/128K bytes (HUEM) of emulation memory.

Memory can be expanded with the addition of HUEM boards. Memory boards can be added simply by the addition of six brass spacers for each board and by replacing the existing 50 pin flat wire assembly with enough connections to join the Control Emulation Processor board, Realtime Trace board and the number of memory boards required. An additional board can be assembled into the MICE-II case by using smaller spacers. However, we recommend leaving the cover of the MICE-II case off while using four boards, otherwise overheating may cause intermittent problems in operation.


Remember, each additional memory board requires 800 mA current at +5 volts DC which may require a larger power supply to support the expanded memory in your MICE-II.

A memory expansion package including the HUEM board, spacers and interconnection cable is optionally available from MICROTEK.

Appendix F
Universal Emulation Memory Board (UEM)
Placement Chart




Appendix F
Universal Emulation Memory Board (UEM)
Block Diagram



High Performance Universal Emulation Memory Board (HUEM)
Placement Chart


Appendix F



Appendix F


High Performance Universal Emulation Memory Board (HUEM)

Block Diagram




### Appendix G

# Realtime Trace Board (RTT) Placement Chart



G-1


Appendix G
Realtime Trace Board (RTT)
Block Diagram



Appendix H


Control Emulation Processor Board (CEP)

Block Diagram




#### I.1 Hardware

### I.1.1 Control Emulation Processor Board, CEP-Z80



I-1



Interface Diagram from Target Processor to CEP-Z80

## I.2 Application Notes for the Z80 Command Set

- 1) If a trace or breakpoint is set to stop at a memory write cycle, MICE-II Z80 will stop at the next cycle.
- 2) For Z80 peripheral chips which use the RETI instruction to reset interrupt requests or internal flags, the instruction must reside in target system memory (not in emulation memory).
- 3) When executing a RETI instruction (whose opcodes are ED and 4D) while in BUSAK mode, the peripheral does not allow the CPU to stop in the middle of these two bytes (ED and 4D).

### I.3 Assembly Mnemonic Code Summary, with Disassembly Examples

T 00	ODT	LINE	LABEL	SOURCE	CODE
LOC 0000	OBJ ED5A	0001	S0000	ADC	HL,DE
0002	CEOO	0002	50000	ADC	A,00
0004	87	0003		ADD	A, A
0005	C600	0004		ADD	A,00
0007	86	0005		ADD	A, (HL)
8000	DD8600	0006		ADD	A,(IX+00)
000B	FD8600	0007		ADD	A,(IY+00)
000E	19	8000		ADD	HL,DE
000F	DD19	0009		ADD	IX,DE
0011	FD19	0010		ADD	IY,DE
0013	E600	0011		AND	00
0015	CB4B	0012		BIT	1,E
0017	CB4E	0013		BIT	1,(HL)
0019	DDCB004E	0014		BIT	1,(IX+00)
001D	FDCB094E	0015		BIT	1,(IY+09)
0021	CD0000	0016		CALL	0000
0024	E40000	0017		CALL	P0,0000
0027	3F	0018		CCF	
0028	FEOO	0019		CP	00
002A	EDA9	0020		CPD	
002C	EDB9	0021		CPDR	
002E	EDA1	0022		CPI	
0030	EDB1	0023		CPIR	
0032	2F	0024	D0022	CPL	
0033	27	0025	B0033	DAA	DE
0034	1B	0026		DEC DEC	DE IX
0035	DD2B	0027 0028		DEC	IY
0037	FD2B			DEC	В
0039	05	0029 0030		DEC	ט
003A	F3	0030		ŊΤ	


<b>LOC</b> 003B	<b>ОВЈ</b> 10С3	LINE 0031	LABEL	SOURO DJNZ	CE CODE 0000
003D	FB	0032		EI	0000
003E	EB	0033			DD 111
003F	08			EX	DE,HL
		0034		EX	AF,AF'
0040	E3	0035		EX	(SP),HL
0041	DDE3	0036		EX	(SP),IX
0043	FDE3	0037		EX	(SP),IY
0045	D9	0038		EXX	` ,,
0046	76	0039		HALT	
0047	ED46	0040		IM	0
0049	ED56	0041		IM	1
004B	ED5E	0042		IM	2
004D	DBAO	0043		IN	A,(AO)
004F	ED78	0044		IN	
0051	3C	0045		INC	A,(C)
0052	34	0046			A
0053	DD3409	0040		INC	(HL)
0056	FD3407	0047		INC	(IX+09)
0059	14			INC	(IY+07)
005A	DD23	0049		INC	D
005C		0050		INC	IX
	FD23	0051		INC	IY
005E	EDAA	0052		IND	
0060	EDBA	0053		INDR	
0062	EDA2	0054		INI	
0064	EDB2	0055		INIR	
0066	E9	0056		JP	(HL)
0067	DDE9	0057		JP	(IX)
0069	FDE9	0058		JP	(IY)
006B	C30000	0059		JP	0000
006E	FA0000	0060		JP	M,0000
0071	188D	0061		JR	0000
0073	388B	0062		JR	C,0000
0075	30FF	0063		JR	NC,0076
0077	28BA	0064	B0077	JR	Z,0033
0079	20FC	0065	200//	JR	NZ,0077
007B	51	0066		LD	D,C
007C	1699	0067		LD	D,0 D,99
007E	66	0068		LD	
007F	DD4E07	0069		LD	H, (HL)
0082	FD5606				C,(IX+07)
0085	210D00	0070 0071		LD	D, (IY+06)
0088	DD7707	0071		LD	HL,000D
008B	FD7106	-		LD	(IX+07),A
008E	3602	0073		LD	(IY+06),C
000E		0074		LD	(HL),02
0090	DD360643	0075		LD	(IX+06),43
0094	FD360677	0076		LD	(IY+06),7


LOC	OBJ	LINE	LABEL	SOURC	E CODE
0098	OA	0077	шилш	LD	A, (BC)
0099	1A	0078		LD	A, (DE)
0099 009A	3A6500	0079		LD	A, (0065)
-		080		LD	
009D	02				(BC),A
009E	12	0081		LD	(DE),A
009F	326600	0082		LD	(0066),A
00A2	ED57	0083		LD	A,I
00A4	ED5F	0084		LD	A,R
00A6	ED47	0085		LD	I,A
8A00	ED4F	0086		LD ·	R,A
OOAA	118800	0087		LD	DE,0088
OOAD	DD218800	0088		LD	IX,0088
00B1	FD214400	0089		LD	IY,0044
00B5	2A4400	0090		LD	HL,(0044)
00B8	ED4B4400	0091		LD	BC, (0044)
OOBC	DD2A7600	0092		LD	IX, (0076)
00C0	FD2A7500	0093		LD	IY, (0075)
00C4	227600	0094		LD	(0076),HL
00C7	ED535400	0095		LD	(0054),DE
OOCB	DD224400	0096		LD	(0044),IX
00CF	FD226600	0097		LD	(0066),IY
00D3	F9	0098		LD	SP,HL
00D3	DDF9	0099		LD	SP,IX
00D4 00D6	_	0100		LD	SP,IX
	FDF9				SP,11
00D8	EDA8	0101		LDD	
OODA	EDB8	0102		LDDR	
OODC	EDAO	0103		LDI	
OODE	EDBO	0104		LDIR	
OOEO	ED44	0105		NEG	
00E2	00	0106		NOP	
00E3	В7	0107		OR	Α
OOE4	EDBB	0108		OTDR	
00E6	EDB3	0109		OTIR	
00E8	D307	0110		OUT	(07),A
OOEA	ED79	0111		OUT	(C),A
OOEC	EDAB	0112		OUTD	
OOEE	EDA3	0113		OUTI	
00F0	D1	0114		POP	DE
00F1	DDE1	0115		POP	IX
00F3	FDE1	0116		POP	IY
00F5	D5	0117		PUSH	DE
00F6	DDE5	0117		PUSH	IX
00F8	FDE5	0110		PUSH	IY
	CB8F	0119		RES	1,A
OOFA					1, M
00FC	C9	0121		RET	14
00FD	F8	0122		RET	M

LOC	OBJ	LINE	LABEL	SOURC	E CODE
OOFE	ED4D	0123		RETI	
0100	ED45	0124		RETN	
0102	CB17	0125		RL	A
0104	17	0126		RLA	
0105	CB01	0127		RLC	C
0107	СВ06	0128		RLC	(HL)
0109	DDCB0706	0129		RLC	(IX+07)
010D	FDCB0706	0130		RLC	(IY+07)
0111	07	0131		RLCA	
0112	ED6F	0132		RLD	
0114	CB1F	0133		RR	Α
0116	1F	0134		RRA	
0117	CB0A	0135		RRC	D
0119	OF	0136		RRCA	
011A	ED67	0137		RRD	
011C	C7	0138		RST	00
011D	98	0139		SBC	A,B
011E	ED52	0140		SBC	HL,DE
0120	37	0141		SCF	
0121	CBCF	0142		SET	1,A
0123	CBCE	0143		SET	1,(HL)
0125	DDCB07CE	0144		SET	1,(IX+07)
0129	FDCB67CE	0145		SET	1,(IY+67)
012D	CB20	0146		SLA	В
012F	CB2B	0147		SRA	E
0131	CB3A	0148		SRL	D
0133	90	0149		SUB	В
0134	AF	0150		XOR	Α

#### J.1 Hardware

### J.1.1 Control Emulation Processor Board, CEP-NSC800





Interface Diagram from Target Processor to CEP-NSC800

### J.2 Application Notes for NSC800 Command Set

- 1) During I/O read and write cycles, the I/O port address is duplicated in the upper byte of the address. If port addresses are used as halt or trace addresses, the command specification must also duplicate the port address in the upper byte.
- 2) Dynamic memory refresh from the NSC800 is not supported by MICE-II NSC800 during Cycle Step or Instruction Step operation.

### J.3 Assembly Mnemonic Code Summary, with Disassembly Examples

Refer to section I.3.

### Appendix K


**78** 

#### K.1 Hardware


MICE-II Z8 comes with two or three boards, depending on the user's specified emulation requirements. When only internal memory is used, the CEP-Z8 and RTT boards are all that is required. However, when external memory is used, UEM or HUEM is also required. When replacing the CEP board on another MICE model with the CEP-Z8, UEM/HUEM may be removed if desired.

- 1) The CEP-Z8 uses a Z8612 to emulate Z8611, Z8613 and Z8681 processors.
- 2) Z8601, Z8603, Z8671 and Z8682 processors can also be emulated; but external program memory (2K-4K bytes) must be transferred to the CEP-Z8 RAM at U51(6264). Either read the data into the host computer and then download it to MICE emulation memory, or place the target ROM on the CEP-Z8 at U51. However, note that data memory (2K-4K bytes) cannot be accessed by the user program.

### K.1.1 Control Emulation Processor Board, CEP-Z8



K.1. Interface Diagram from Target Processor to CEP-Z8



### K.2 Application Notes for the Z8 Command Set

- 1) The Z8 family has no HALT or READY state. When the emulation CPU is stopped by any MICE command, it will execute a "JR \$" instruction to prevent the program counter from changing to another location.
- 2) If execution is halted by H3/H4 at a one-byte instruction at the last cycle of a multi-byte instruction, the program counter will equal the halt address plus two instructions. For any other break location, the program counter will equal the halt address plus one instruction. If any other breakpoint is encountered, or the program is cycle-stepped or instruction-stepped, the program counter will point to next instruction.
- 3) When port 1 is set at high impedance mode (i.e. D3 & D4 = 1 in RF8 [RF8 = XXX11XXX]), MICE control program will overwrite one register during A/I/J/M/O/R/SR/T/Z, Upload and Download commands. The user should define any general purpose register R4~R7F to be overwritten, otherwise default is for R4.

Example: If RF8(PO1M) = 9EH, then RW will display as indicated below.

```
>RW
*** HIGH-IMPEDANCE ADO-AD7, AS~, DS~, R/W~!
*** OVERWRITE WHICH REGISTER (04H~7FH, <CR>=04H)? 3F
                            6
                                    8
RP
         1
             2
                 3
                        5
                               7
                                       9
                                               В
20
    OA 31 OC E3 OO BF 46 23
                                   23 23
                                          23 78 DA OE 23 23
>
```

- 4) If PC(H/L) and FLAGS are saved at RO4H-RO6H on the stack, and an internal interrupt is accepted during A/I/J/M/O/R/SR/T/Z, Upload or Download command execution, the PC and FLAGS will be overwritten.
- 5) If PO/P1 are both set to I/O mode, and RO4 $\geq$ 10H, and the register pointer (RP) is within an unused range (i.e. 80H-E0H), the contents of RFEH and RFFH will be overwritten during A/I/J/M/O/R/SR/T/Z, Upload or Download command execution.

K.3 Z8 Assembly Mnemonic Code Summary, with Disassembly Examples

LOC	OBJ	LINE	LABEL	SOURCE	CODE
0004	140100	0003		ADC	00,01
0004	1402E4	0004		ADC	RO4,02
0007 000A	14E503	0005		ADC	03,R05
	150604	0006		ADC	04,006
000D				ADC	RO6,@07
0010	1507E6	0007		ADC	
0013	15E708	8000			08,@R07
0016	160901	0009		ADC	09,#01
0019	16E823	0010		ADC	RO8,#23
001C	170A45	0011		ADC	@OA,#45
001F	17E967	0012		ADC	@RO9,#67
0022	O2AB	0013		ADD	ROA, ROB
0024	03CD	0014		ADD	ROC,@ROD
0026	040COB	0015		ADD	OB,OC
0029	O4ODEE	0016		ADD	ROE,OD
002C	O4EFOE	0017		ADD	OE,ROF
002F	05100F	0018		ADD	OF,@10
0032	0511E0	0019		ADD	ROO,@11
0035	05E112	0020		ADD	12,@R01
0038	061389	0021		ADD	13,#89
003B	06E2AB	0022		ADD	RO2,#AB
003E	0714CD	0023		ADD	@14,#CD
0041	07E3EF	0024		ADD	@RO3,#EF
0044	5245	0025		AND	RO4,RO5
0046	5367	0026		AND	RO6,@RO7
0048	541615	0027		AND	15,16
004B	5417E8	0028		AND	RO8,17
004E	54E918	0029		AND	18,R09
0051	551A19	0030		AND	19,@1A
0054	551BEA	0031	*	AND	ROA,@1B
0057	55EB1C	0032		AND	1C,@ROB
005A	561D41	0033		AND	1D,#41
005D	56EC42	0034		AND	ROC,#42
0060	571E43	0035		AND	@1E,#43
0063	57ED44	0036		AND	@ROD,#44
0066	D60012	0037		CALL	\$0012
0069	D420	0038		CALL	@20
006B	D4EE	0039		CALL	@RROE
006D	EF	0040		CCF	
006E	B021	0041		CLR	21
0070	BOEF	0042		CLR	ROF
0070	B122	0043		CLR	@22
0072	B1E0	0044		CLR	@ROO
0074	6023	0045		COM	23
0078	60E1	0046	в0078	COM	R01
0010	OOET	0070	סוסס	COM	1101

LOC 007A 007C 007E 0080 0082 0085 0088 008B 008E 0091 0094 0097 009A 009D 00A0 00A2 00A4 00A6 00A8 00AA 00AC 00AE 00B0 00B2 00B4 00B6 00B9 00BB 00BD 00BB 00BD 00BE 00BF 00CT 00C3 00C7 00C9 00CB 00CD 00CC	OBJ 6124 61E2 A234 A356 A42625 A427E7 A4E828 A52A29 A52BE9 A5EA2C A62DFE A6EBDC A72EBA A7EC98 402F 40ED 4130 41EE 0031 00EE 0132 01EF 8032 80E0 8133 81E1 8F 2A7F 3A80 9F 4E 2034 2135 21E5 A036 A0E6 A137 A1E7 BF OD0034	0047 0048 0049 0050 0051 0052 0053 0054 0055 0056 0057 0058 0059 0060 0061 0062 0063 0064 0065 0066 0067 0068 0069 0070 0071 0072 0073 0074 0075 0076 0077 0078 0079 0080 0081 0082 0083 0084 0085 0086	BOO9A BOOAA	COM	E CODE  @24  @R02  R03,R04  R05,@R06  25,26  R07,27  28,R08  29,@2A  R09,@2B  2C,@ROA  2D,#FE  ROB,#DC  @2E,#BA  @ROC,#98  2F  ROD  @30  @ROE  31  ROE  @32  @ROF  32  RROO  @33  @RO1  R02,\$013A  R03,\$003D  R04  34  @35  @RO5  36  RRO6  @37  @RO7  F,\$0034
OOCB	A1E7 BF	0084 0085		INCW IRET	@R07

LOC	OBJ	LINE	LABEL	SULLB	CE CODE
00E3	7D0100	0093	шин	JP	ULT,\$0100
00E6	8D0200	0094		JP	\$0200
00E9	9D0300	0095		JP	
00EG	ADO400	0095		JP	GE,\$0300
					GT,\$0400
OOEF	BD0500	0097		JP	UGT,\$0500
00F2	CD0600	0098		JP	NOV,\$0600
00F5	DD0700	0099		JP	PL,\$0700
00F8	ED0800	0100		JP	NE,\$0800
00FB	FD0900	0101		JP	UGE,\$0900
00FE	OBCA	0102		JR	F,\$00CA
0100	1BA8	0103	B0100	JR	LT,\$OOAA
0102	2в86	0104		JR	LE,\$008A
0104	3B32	0105		JR	ULE,\$0138
0106	4B33	0106		JR	OV,\$013B
0108	5B3E	0107		JR	MI,\$0148
010A	6в4́Е	0108		JR	EQ,\$015A
010C	7B6E	0109		JR	ULT,\$017C
010E	8B7E	0110		JR	\$018E
0110	9B77	0111		JR	GE,\$0189
0112	AB71	0112		JR	GT,\$0185
0114	BB63	0112			
0114	CB55			JR	UGT,\$0179
0118	DB42	0114		JR	NOV,\$016D
		0115		JR	PL,\$015C
011A	EB37	0116		JR	NE,\$0153
011C	FB36	0117		JR	UGE,\$0154
011E	8c44	0118		LD	RO8,#44
0120	9839	0119		LD	R09,39
0122	A8EB	0120		LD	ROA,ROB
0124	B93A	0121		LD	3A,ROB
0126	E3CD	0122		LD	ROC,@ROD
0128	F3EF	0123		LD	@ROE,ROF
012A	E4603B	0124		LD	3B,60
012D	E53E3C	0125		LD	3C,@3E
0130	E53FE0	0126		LD	ROO,@3F
0133	E5E140	0127		LD	40,@R01
0136	E64245	0128		LD	42,#45
0139	2C46	0129		LD	RO2,#46
013B	E74300	0130	B013B	LD	@43 <b>,</b> #00
013E	E7E301	0131	DOLJD	LD	@RO3,#01
0141	F54544	0132		LD	@44,45
0144	F546E4	0133		LD	
0147	F5E547				@RO4,46
0147 014A	C76748	0134		LD	@47,R05
_		0135		LD	R06,48(R07)
014D	C78AE9	0136		LD	RO8, RO9 (ROA)
0150	D7CB49	0137		LD	49(ROB),ROC
0153	D7FEED	0138	B0153	LD	ROD(ROE),ROF

LOC			,			
0158         D254         0140         LDC         @RR04,R05           015A         C368         0141         B015A         LDCI         @R06, @RR08           015C         D3BA         0142         B015C         LDCI         @RR04, @R08           015E         82CE         0143         LDE         @RC0, @RR0E           0160         9210         0144         LDE         @RR02, @RR04           0162         8324         0145         LDEI         @R02, @RR04           0164         9356         0146         LDEI         @RR06, @R05           0167         4278         0148         OR         R07, R08           0169         439A         0149         OR         R09, @R0A           016B         44484A         0150         OR         A4, 4B           016C         1444CEB         0151         OR         R0B, 4C           0171         44EC4D         0152         OR         4D, ROC           0174         454F4E         0153         OR         4E, @4F           0177         4550ED         0154         OR         R0B, 4C           0177         456EOD         0155         OR         51, @R0E				LABEL		
015A         C368         0141         B015A         LDCI         @R06,@RR08           015C         D3BA         0142         B015C         LDCI         @RR0A,@R0B           015E         82CE         0143         LDE         RCC,@RR0A,@R0B           0160         9210         0144         LDE         @RR00,R01           0162         8324         0145         LDEI         @RC02,@RR04           0164         9356         0146         LDEI         @RR02,@RR04           0166         FF         0147         NOP           0167         4278         0148         OR         RO7,R08           0169         439A         0149         OR         RO9,@ROA           0161         444ECB         0151         OR         ROB,4C           0171         44EC4D         0152         OR         4D,ROC           0174         454F4E         0153         OR         4E,@4F           0177         4550ED         0154         OR         ROD,@50           017A         45EE51         0155         OR         51,@ROE           017A         45EE51         0155         OR         51,@ROE           017A						
015C         D3BA         0142         B015C         LDCI         @RROA, @ROB           015E         82CE         0143         LDE         ROC, @RROE           0160         9210         0144         LDE         @RROO, R01           0162         8324         0145         LDEI         @RRO6, @RO5           0164         9356         0146         LDEI         @RRO6, @RO5           0166         FF         0147         NOP         NOP           0167         4278         0148         OR         RO7, R08           0169         439A         0149         OR         RO9, @ROA           016B         444B4A         0150         OR         4A, 4B           016E         444CEB         0151         OR         ROB, 4C           0171         44EC4B         0153         OR         4D, ROC           0174         454F4E         0153         OR         4E, @4F           0177         45F4E         0153         OR         6D, e50           017A         45EE51         0155         OR         51, eROE           017D         465202         0156         OR         52, #02           0180				BO15∆		
015E         82CE         0143         LDE         ROC,@RROE           0160         9210         0144         LDE         @RROO,R01           0162         8324         0145         LDEI         @RO2,@RRO4           0164         9356         0146         LDEI         @RRO6,@RO5           0166         FF         0147         NOP           0167         4278         0148         OR         RO7,RO8           0169         439A         0149         OR         RO9,@ROA           016B         444B4A         0150         OR         4A,4B           016E         444B4B         0151         OR         ROB,4C           0171         44ECBB         0151         OR         ROB,4C           0171         44ECBB         0153         OR         4E,@4F           0177         45F0ED         0154         OR         ROD,@50           017A         45EE51         0155         OR         51,@ROE           017D         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR<						
0160         9210         0144         LDE         @RROO,RO1           0162         8324         0145         LDEI         @RO2, @RRO4           0164         9356         0146         LDEI         @RRO6, @RO5           0166         FF         0147         NOP           0167         4278         0148         OR         RO7, RO8           0169         439A         0149         OR         RO9, @ROA           016B         444B4A         0150         OR         4A, 4B           016E         444CEB         0151         OR         ROB, 4C           0171         44ECBD         0152         OR         HD, ROC           0174         454F4E         0153         OR         4E, @4F           0177         4550ED         0154         OR         ROD, @50           017A         45EE51         0155         OR         51, @ROE           017D         465202         0156         OR         52, #02           0180         46EF03         0157         OR         ROF, #03           0183         475304         0158         OR         @53, #04           0189         5054         0160				202)0		
0162         8324         0145         LDEI         @R02,@RR04           0164         9356         0146         LDEI         @RR06,@R05           0166         FF         0147         NOP           0167         4278         0148         OR         RO7,R08           0169         439A         0149         OR         RO9, @ROA           016B         444B4A         0150         OR         4A,4B           016E         444CBB         0151         OR         ROB,4C           0171         44EC4D         0152         OR         4D,ROC           0174         454F4E         0153         OR         4E,@4F           0177         4550ED         0154         OR         ROD, @50           017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0188         50E1         0160         B0189         POP         54           018B         50E1         0161						
0164         9356         0146         LDEI         @RR06, @R05           0166         FF         0147         NOP           0167         4278         0148         OR         R07, R08           0169         439A         0149         OR         R09, @ROA           016B         444B4A         0150         OR         4A, 4B           016E         444CEB         0151         OR         R0B, 4C           0171         44EC4D         0152         OR         4D, ROC           0174         45F4E         0153         OR         4E, @4F           0177         4550ED         0154         OR         R0D, @50           017A         45EE51         0155         OR         51, @ROE           017D         465202         0156         OR         52, #02           0180         46EF03         0157         OR         R0F, #03           0183         475304         0158         OR         @53, #04           0186         47E005         0159         OR         @ROO, #05           0189         5054         0160         B0189         POP         54           018B         50E1         016						
0166         FF         0147         NOP           0167         4278         0148         OR         R07,R08           0169         439A         0149         OR         R09,@R0A           016B         444B4A         0150         OR         R0B,4C           0171         44ECBB         0151         OR         R0B,4C           0171         44EC4D         0152         OR         4D,ROC           0174         454F4E         0153         OR         4E,@4F           0177         4550ED         0154         OR         R0D,@50           017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         R0F,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         @55           018F         51E2         0163					LDEI	@RRO6,@RO5
0169         439A         0149         OR         R09,@R0A           016B         444B4A         0150         OR         4A,4B           016E         444CBB         0151         OR         ROB,4C           0171         44EC4D         0152         OR         4D,ROC           0174         454F4E         0153         OR         4E,@4F           0177         45E0ED         0154         OR         ROD,@50           017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @ROF,#03           0189         5054         0160         B0189         POP         RO5           018B         50E1         0161         POP         RO1           018B         50E1         0161         POP         RO2           0191         7056         0164         PUSH         96           0195         7157         01	0166	FF			NOP	
016B         444B4A         0150         OR         4A,4B           016E         444CBB         0151         OR         ROB,4C           0171         44ECBD         0152         OR         4D,ROC           0174         454F4E         0153         OR         4E,@4F           0177         4550ED         0154         OR         ROD,@50           017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO5           018F         51E2         0163         POP         @55           018F         51E2         0163         POP         BC2           0191         7056         0164         PUSH         80           0193         70E2         0165 <td>0167</td> <td></td> <td></td> <td></td> <td></td> <td></td>	0167					
016E         444CEB         0151         OR         ROB, 4C           0171         44EC4D         0152         OR         4D,ROC           0174         454F4E         0153         OR         4E,@4F           0177         4550ED         0154         OR         ROD,@50           017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         QROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1         018D         5155         0162         POP         @55           018F         51E2         0163         POP         @RO2         0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         @RO3         019         O19         OF         019         O19         O19						
0171         44EC4D         0152         OR         4D,ROC           0174         454F4E         0153         OR         4E,@4F           0177         4550ED         0154         OR         ROD,@50           017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1           018B         50E1         0161         POP         RO1           018B         5155         0162         POP         @55           018F         51E2         0163         POP         @RO2           0191         7056         0164         PUSH         80           0195         7157         0166         PUSH         @87           0197         71E3         0167			0150			
0174         454F4E         0153         OR         4E,@4F           0177         4550ED         0154         OR         ROD,@50           017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1           018B         50E1         0162         POP         @55           018F         51E2         0163         POP         @RO2           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         RO2           0195         7157         0166         PUSH         @RO3           0199         CF         0168         RCF         O198         O199         RET           019B						
0177         4550ED         0154         OR         ROD,@50           017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1           018B         50E1         0162         POP         @55           018F         51E2         0163         POP         @RO2           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         @87           0195         7157         0166         PUSH         @87           0197         71E3         0167         PUSH         @803           0199         CF         0168         RCF         O198         RET           019B         9058         <						
017A         45EE51         0155         OR         51,@ROE           017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1           018D         5155         0162         POP         @55           018F         51E2         0163         POP         @RO2           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         RO2           0195         7157         0166         PUSH         @87           0197         71E3         0167         PUSH         @RO3           0199         CF         0168         RCF           019B         9058         0170         RL         58           019D         90E4         0171         RL         RO4 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
017D         465202         0156         OR         52,#02           0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         023,#04           0186         47E005         0159         OR         0ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1           018D         5155         0162         POP         055           018F         51E2         0163         POP         0RO2           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         RO2           0195         7157         0166         PUSH         02           0197         71E3         0167         PUSH         0803           0199         CF         0168         RCF           019B         9058         0170         RL         58           019D         90E4         0171         RL         RO4           019F         9159         0172         RL         059						
0180         46EF03         0157         OR         ROF,#03           0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1           018D         5155         0162         POP         @55           018F         51E2         0163         POP         @RO2           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         RO2           0195         7157         0166         PUSH         @57           0197         71E3         0167         PUSH         @RO3           0199         CF         0168         RCF           019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         @RO5           01A1         91E5         0173         RL         @RO5						
0183         475304         0158         OR         @53,#04           0186         47E005         0159         OR         @R00,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1           018D         5155         0162         POP         @55           018F         51E2         0163         POP         @R02           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         R02           0195         7157         0166         PUSH         @803           0197         71E3         0167         PUSH         @R03           0199         CF         0168         RCF         RCF           019A         AF         0169         RET         O19B         9058         0170         RL         58           019D         90E4         0171         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A						
0186         47E005         0159         OR         @ROO,#05           0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         R01           018D         5155         0162         POP         @55           018F         51E2         0163         POP         @RO2           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         @57           0195         7157         0166         PUSH         @67           0197         71E3         0167         PUSH         @RO3           0199         CF         0168         RCF           019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         RO4           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @RO5           01A3         105A         0174         RLC         5A           01A5						
0189         5054         0160         B0189         POP         54           018B         50E1         0161         POP         RO1           018D         5155         0162         POP         @55           018F         51E2         0163         POP         @R02           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         RO2           0195         7157         0166         PUSH         @57           0197         71E3         0167         PUSH         @R03           0199         CF         0168         RCF           019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         RO4           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         RO6           01A7						
018D         5155         0162         POP         @55           018F         51E2         0163         POP         @R02           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         R02           0195         7157         0166         PUSH         @57           0197         71E3         0167         PUSH         @R03           0199         CF         0168         RCF           019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         R04           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         R06           01A7         115B         0176         RLC         @5B           01A9         11E7         0177         RLC         @R07	0189		0160	в0189		
018F         51E2         0163         POP         @RO2           0191         7056         0164         PUSH         56           0193         70E2         0165         PUSH         RO2           0195         7157         0166         PUSH         @57           0197         71E3         0167         PUSH         @RO3           0199         CF         0168         RCF           019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         R04           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @RO5           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         RO6           01A7         115B         0176         RLC         @5B           01A9         11E7         0177         RLC         @RO7						
0191       7056       0164       PUSH       56         0193       70E2       0165       PUSH       RO2         0195       7157       0166       PUSH       @57         0197       71E3       0167       PUSH       @RO3         0199       CF       0168       RCF         019A       AF       0169       RET         019B       9058       0170       RL       58         019D       90E4       0171       RL       R04         019F       9159       0172       RL       @59         01A1       91E5       0173       RL       @R05         01A3       105A       0174       RLC       5A         01A5       10E6       0175       RLC       R06         01A7       115B       0176       RLC       @5B         01A9       11E7       0177       RLC       @R07						
0193         70E2         0165         PUSH         RO2           0195         7157         0166         PUSH         @57           0197         71E3         0167         PUSH         @RO3           0199         CF         0168         RCF           019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         R04           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         R06           01A7         115B         0176         RLC         @5B           01A9         11E7         0177         RLC         @R07		-				
0195       7157       0166       PUSH       @57         0197       71E3       0167       PUSH       @R03         0199       CF       0168       RCF         019A       AF       0169       RET         019B       9058       0170       RL       58         019D       90E4       0171       RL       R04         019F       9159       0172       RL       @59         01A1       91E5       0173       RL       @R05         01A3       105A       0174       RLC       5A         01A5       10E6       0175       RLC       R06         01A7       115B       0176       RLC       @5B         01A9       11E7       0177       RLC       @R07						
0197         71E3         0167         PUSH         @R03           0199         CF         0168         RCF           019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         R04           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         R06           01A7         115B         0176         RLC         @5B           01A9         11E7         0177         RLC         @R07						
0199         CF         0168         RCF           019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         R04           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         R06           01A7         115B         0176         RLC         @5B           01A9         11E7         0177         RLC         @R07						
019A         AF         0169         RET           019B         9058         0170         RL         58           019D         90E4         0171         RL         R04           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         R06           01A7         115B         0176         RLC         @5B           01A9         11E7         0177         RLC         @R07						choj
019B         9058         0170         RL         58           019D         90E4         0171         RL         R04           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         R06           01A7         115B         0176         RLC         @5B           01A9         11E7         0177         RLC         @R07						
019D         90E4         0171         RL         R04           019F         9159         0172         RL         @59           01A1         91E5         0173         RL         @R05           01A3         105A         0174         RLC         5A           01A5         10E6         0175         RLC         R06           01A7         115B         0176         RLC         @5B           01A9         11E7         0177         RLC         @R07						58
01A1       91E5       0173       RL       @R05         01A3       105A       0174       RLC       5A         01A5       10E6       0175       RLC       R06         01A7       115B       0176       RLC       @5B         01A9       11E7       0177       RLC       @R07		90E4	0171		RL	RO4
01A3       105A       0174       RLC       5A         01A5       10E6       0175       RLC       R06         01A7       115B       0176       RLC       @5B         01A9       11E7       0177       RLC       @R07						
01A5       10E6       0175       RLC       R06         01A7       115B       0176       RLC       @5B         01A9       11E7       0177       RLC       @R07						
01A7       115B       0176       RLC       @5B         01A9       11E7       0177       RLC       @RO7						
01A9 11E7 0177 RLC @R07						
			•			
OTAB EOOC OTTO						
01AD E0E8 0179 RR R08						
01AF E15D 0180 RR @5D						
01B1 E1E8 0181 RR @R08						
01B3						
01B5 C0E9 0183 RRC R09						
01B7 C15F 0184 RRC @5F		C15F	0184		RRC	@5F

			LADEL	SOURCE	CODE
LOC	OBJ	LINE	LABEL		@ROA
01B9	C1EA	0185			ROB,ROC
01BB	32BC	0186			ROD, ROE
O1BD	33DE	0187			60,61
01BF	346160	0188			ROF,FF
01C2	34FFEF	0189			62,R00
01C5	34E062	0190			63,@64
01C8	356463	0191			
01CB	3565E1	0192			RO1, @65
O1CE	35E266	0193		SBC	66,@RO2
01D1	366706	0194		SBC	67,#06
01D4	36E307	0195		SBC	RO3,#07
01D7	376808	0196		SBC	@68,#08
O1DA	37E409	0197		SBC	@RO4,#09
O1DD	DF	0198		SCF	69
O1DE	D069	0199		SRA	
01E0	DOE5	0200		SRA	RO5 @6A
01E2	D16A	0201		SRA	@R06
01E4	D1E6	0202		SRA SRP	#OA
01E6	310A	0203			R07,R08
01E8	2278	0204		SUB	RO9, @ROA
O1EA	239A	0205		SUB SUB	6B,6C
O1EC	246C6B	0206		SUB	ROB,6D
01EF	246DEB	0207		SUB	6E,ROC
01F2	24EC6E	0208		SUB	6F,@70
01F5	25706F	0209		SUB	ROD, @71
01F8	2571ED	0210		SUB	72,@ROE
01FB	25EE72	0211		SUB	72,enob 73,#0B
O1FE	26730B	0212		SUB	ROF,#OC
0201	26EFOC	0213 0214		SUB	@74,#OD
0204	27740D			SUB	@ROO,#0E
0207	27E00E	0215 0216		SWAP	75
020A	F075			SWAP	RO1
020C	FOE1	0217 0218		SWAP	@76
020E	F176	0219		SWAP	@R02
0210	F1E2	0219		TCM	RO3,RO4
0212	6234	0221		TCM	R05,@R06
0214	6356	0222		TCM	77,78
0216	647877	0223		TCM	RO7,79
0219	6479E7	0224		TCM	7A,R08
021C	64E87A	0225		TCM	7B,@7C
021F	657C7B	0226		TCM	RO9,@7D
0222	657DE9	0227		TCM	7E,@ROA
0225	65EA7E	0227		TCM	7F,#0F
0228	667F0F 66EB10	0229		TCM	ROB,#10
022B		0229		TCM	@FO,#20
022E	67F020	0230		TON	CIO; II CO

LOC	OBJ	LINE	LADDI	COIDC	II. 6000
0231	67EC30	0231	LABEL		E CODE
0234	72DE	0231		TCM	@ROC,#30
0236	73F0	0232		TM TM	ROD, ROE
0238	74F2F1	0234		TM	ROF,@ROO
023B	74F3E1	0235		TM	F1,F2 R01,F3
023E	74E2F4	0236		TM	F4,RO2
0241	74FEE3	0237		TM	RO3,FE
0244	74E4F5	0238		TM	F5,R04
0247	75F7F6	0239		TM	F6,@F7
024A	75F8E5	0240		TM	RO5,@F8
024D	75E6F9	0241		TM	F9,@R06
0250	76FA40	0242		TM	FA,#40
0253	76E750	0243		TM	RO7,#50
0256	77FB60	0244		TM	@FB,#60
0259	77E870	0245		TM	@RO8,#70
025C	B29A	0246		XOR	RO9,ROA
025E	B3BC	0247		XOR	ROB,@ROC
0260	B40100	0248		XOR	00,01
0263	B402ED	0249		XOR	ROD,02
0266	B4EE03	0250		XOR	O3.ROE
0269	B50504	0251		XOR	04,005
026C	B506EF	0252		XOR	ROF,@06
026F	B5E007	0253		XOR	07,@ROO
0272	B60880	0254		XOR	08,#80
0275	B6E190	0255		XOR	RO1,#90
0278	B709A0	0256		XOR	@09,#A0
027B	B7E2B0	0257		XOR	@RO2,#BO


#### L.1 Hardware


MICE-II ZS8 comes with two or three boards, depending on the user's specified emulation requirements. When only internal memory is used, the CEP-ZS8 and RTT boards are all that is required. However, when external memory is used, HUEM is also required. When replacing the CEP board on another MICE model with the CEP-ZS8, UEM/HUEM may be removed if desired.

The CEP-ZS8 uses a Z8883 to emulate the following processors:


Z8800	Z8811	Z8820	z8823	z8832
Z8801	Z8812	Z8821	z8830	z8833
Z8810	Z8813	z8822	z8831	33

#### L.1.1 Control Emulation Processor Board, CEP-ZS8









Ŀ.  $\sim$ Interface Diagram from Target Processor to CEP-ZS8

#### L.2 Application Notes for the ZS8 Command Set

- 1) The ZS8 family has no HALT or READY state. When the emulation CPU is stopped by any MICE command, it will execute a "JR \$" instruction to prevent the program counter from changing to another location.
- 2) If execution is halted by H3/H4 at a one-byte instruction at the last cycle of a multi-byte instruction, the program counter will equal the halt address plus two instructions. For any other break location, the program counter will equal the halt address plus one instruction. If any other breakpoint is encountered, or the program is cycle-stepped or instruction-stepped, the program counter will point to next instruction.

#### L.3 ZS8 Assembly Mnemonic Code Summary, with Disassembly Examples

LOC 0020 0022 0024 0027 002A 002D 002F	0BJ 1201 1323 1403C5 1507C6 16C7FF 03AB 04CDOC	UINE 0001 0002 0003 0004 0005 0006 0007	LABEL	SOURCE ADC ADC ADC ADC ADC ADC ADD ADD	R00,R01 R02,@R03 R05,03 R06,@07 R07,#FF R0A,@R0B OC,ROD
0032 0035	050E0D 061012	0008 0009		ADD ADD	OD,@OE 10,#12
0038	0201	0010		ADD	ROO,RO1
003A	0323	0011		ADD	RO2,@RO3
003C	04C514	0012		ADD	14,R05
003F	051716	0013		ADD	16,@17
0042	061912	0014		ADD	19,#12
0045	67801A	0015		BAND	RO8,1A,#0
0048	678209	0016		BAND	RO8,RO9,#1
004B	67C7CB	0017		BAND	ROB,#3,ROC
004E	17D81C	0018		BCP	ROD,1C,#4
0051	17EACF	0019		BCP	ROE, ROF, #5
0054	570C	0020		BITC	ROO,#6
0056	771E	0021		BITR	RO1,#7
0058	7721	0022		BITS	RO2,#0
005A	07321D	0023		BOR	RO3,1D,#1
005D	074405	0024		BOR	RO4,RO5,#2
0060	07671E	0025		BOR	1E,#3,R06
0063	078907	0026		BOR	RO7,#4,RO8
0066	379AFD	0027	в0066	BTJRF	\$0066,R09,#5
<b>°</b> 0069	37AD00	0028		BTJRT	\$006C,ROA,#6
00éc	27BE1F	0029	в006С	BXOR	ROB,1F,#7
006F	27COCD	0030		BXOR	ROC,ROD,#O

<b>LOC</b> 0072 0075	<b>OBJ</b> 27E320 2705CF	LINE 0031 0032	LABEL	SOURCE BXOR BXOR	CODE 20,#1,ROE ROF,#2,ROO
0078	F60000	0033		CALL	\$0000
007B	F422	0034		CALL	@22
007D 007F	D440 EF	0035 0036		CALL CCF	#\$40
0080	BOC1	0030		CLR	RO1
0082	6025	0038		COM	25
0084	60C2	0039		COM	R02
0086	6126	0040		COM	@26
0088	A234	0041		CP	R03,R04
008A	A356	0042		CP	RO5,@RO6
008C 008F	A42827 A4C82A	0043 0044		CP CP	27,28
000F	A52C2B	0044		CP	2A,R08 2B,@2C
0095	A6CA56	0046	B0095	CP	ROA,#56
0098	C2CBFA	0047	20075	CPIJE	ROB,@ROC,\$0095
009B	D2ED00	0048		CPIJNE	
009E	402F	0049	B009E	DA	2F
00A0	40CF	0050		DA	ROF
00A2	4130	0051		DA	@30
00A4 00A6	0031 00C0	0052 0053		DEC DEC	31
00A0 00A8	0132	0054		DEC	ROO @32
OOAA	80C2	0055		DECW	RRO2
OOAC	943736	0056		DIV	36,37
OOAF	94C53A	0057		DIV	3A,R05
00B2	940706	0058		DIV	RR06,R07
00B5	953EC8	0059		DIV	RRO8,@3E
00B8 00BB	969ACA BAOO	0060 0061		DIV	RROA,#9A
OOBD	20C3	0062	BOOBD	DJNZ INC	ROB,\$00BD RO3
00BF	A042	0063	БООББ	INCW	42
00C1	AOCE	0064		INCW	RROE
00C3	A143	0065		INCW	@43
00C5	BF	0066		IRET	
0006	1D4321	0067		JP	LT,\$4321
00C9	7D1111	0068		JP	ULT,\$1111
OOCC OOCF	8D3333 9D2233	0069 0070		JP JP	\$3333 GE,\$2233
000F 00D2	FD8899	0070		JP JP	UGE,\$8899
00D5	3044	0072		JP	@44
00D7	6B00	0073		JR	EQ,\$00D9
00D9	EB00	0074	B00D9	JR	NE,\$OODB
OODB	18C2	0075	BOODB	LD	R01,R02
OODD	C745	0076		LD	RO4,@RO5

LOC	OBJ	LINE	LABEL	SOURCE	CODE
OODF	E44847	0077		LD	47,48
00E2	984A	0078		LD	RO9,4A
OOE4	E54C4B	0079		LD	4B,@4C
00E7	D64EFO	0080		LD	@4E,#FO
OOEA	F5504F	0081		LD	@4F,50
OOED	87DFCE	0082		LD	ROD, CE(ROF)
OOFO	9743C2	0083		LD	C2(RO3),RO4
00F3	4768c7	0084		LDB	RO6,RO7,#4
00F6	47ADC9	0085		LDB	RO9,#6,ROA
00F9	C3DF	0086		LDE	ROD,@RROE
OOFB	D333	0087		LDE	@RR02,R03
OOFD	E74610	0088		LDC	RO4,\$10(RRO6)
0100	E77920	0089		LDE	RO7,\$20(RRO8)
0103	A7DE3412	0090		LDC	ROD, \$1234 (RROE)
0107	A7F37856	0091		LDE	ROF,\$5678(RRO2)
010B	A7700010	0092		LDC	RO7,\$1000
010F	A7810020	0093		LDE	R08,\$2000
0113	E2BC	0094		LDCD	ROB,@RROC
0115	E2DF	0095		LDED	ROD,@RROE
0117	E3F0	0096		LDCI	ROF,@RROO
0119	E313	0097		LDEI	RO1,@RRO2
011B	F234	0098		LDCPD	@RRO4,RO3
011D	F257	0099		LDEPD	@RR06,R05
011F	F378	0100		LDCPI	@RR08,R07
0121	F39B C4CE5A	0101		LDEPI	@RROA,RO9
0123 0126	C4C2C0	0102		LDW	5A,RROE
0120	C55D5C	0103 0104		LDW	RR00,RR02
0129 012C	C6C60020	0104		LDW LDW	5C,@5D
0130	846162	0105		MULT	RR06;#0020 62,61
0133	84CBCA	0100		MULT	RROA, ROB
0136	8568CC	0107		MULT	RROC, @68
0139	86306A	0100		MULT	6A,#30
013C	OF	0110		NEXT	011, 11 )0
013D	42F0	0111		OR	ROF,ROO
013F	4312	0112		OR	RO1,@RO2
0141	456FC5	0113		OR	R05,@6F
0144	460660	0114		OR	RO6,#60
0147	50C7	0115		POP	R07
0149	5172	0116		POP	<b>@</b> 72
014B	927508	0117		POPUD	RO8,@75
014E	9378c9	0118		POPUI	RO9,@78
0151	7079	0119		PUSH	79
0153	827DCB	0120		PUSHUD	
0156	837E7F	0121		PUSHUI	@7E,7F
0159	CF	0122		RCF	

LOC 015A 015C 015E 0160 0162 0164 0166 0167	OBJ 9081 10CE 1184 E085 C0C0 C188 4F 5F	LINE 0123 0124 0125 0126 0127 0128 0129 0130	LABEL	SOURCE RL RLC RLC RR RRC RRC SBO SB1	CODE 81 ROE @84 85 ROO @88
0168	3334	0131		SBC	RO3,@RO4
016A	34C58B	0132		SBC	8B,R05
016D	358F8E	0133		SBC	8E,@8F
0170	369170	0134		SBC	91,#70
0173	DF	0135		SCF	
0174	DOC8	0136		SRA	R08
0176	D193	0137		SRA	<b>@93</b>
0178	3190	0138		SRP	#90
017A	31A2	0139		SRP0	#A0
017C	31B1	0140		SRP1	#BO
017E	23BC	0141		SUB	ROB, @ROC
0180	24CEB3	0142 0143		SUB SUB	B3,ROE ROF,@CO
0183 0186	25COCF 26C2DO	0143		SUB	RO2,#DO
0189	FOD4	0145		SWAP	D4
0109 018B	6367	0146		TCM	RO6,@RO7
018D	64D9C8	0147		TCM	RO8,D9
0190	65DCDB	0148		TCM	DB.@DC
0193	66E3E0	0149		TCM	E3,#E0
0196	72CD	0150		TM	ROC, ROD
0198	76C255	0151		TM	RO2,#55
019B	3F	0152		WFI	
019C	B234	0153		XOR	RO3,RO4
019E	В356	0154		XOR	RO5,@RO6
01A0	B4F3C7	0155		XOR	RO7,F3
01A3	B5F6F5	0156		XOR	F5,@F6
01A6	B5F7C9	0157		XOR	RO9,@F7
01A9	B6FFDD	0158		XOR	FF,#DD
O1AC	в6саее	0159		XOR	ROA,#EE

#### Appendix M

#### Breakpoint Processor Board (BPP)

#### M.1 Introduction

MICROTEK's BreakPoint Processor (BPP) is a comprehensive breakpoint control unit for all MICE-II emulators. The BPP is an optional single card PCB that features sophisticated breakpoint logic. It includes up to 120 new breakpoint constructs for more flexibility in target system debug and development. The BPP also includes external hardware triggering and an execution interval timer. This powerful triggering system helps you to quickly solve the most difficult software and hardware problems.

Breakpoint conditions designating precise events can be logically joined with ARM/AND/OR connectives, permitting you to -

- \* begin or end tracing
- \* activate another event group
- \* specify delayed trigger count
- \* initiate event counter
- \* use external signal as trace trigger
- \* send trigger signal to external device
- \* record execution time between 2 events
- \* break emulation

Flexible trigger constructs are used to define single events, multiple activities or hardware sync signals. These powerful triggers make it easy to specify complex processor and hardware events. Data breakpoints can be set for address, data, status, count and delay. While external hardware breakpoint can specify up to 2 triggers (each with any combination of 2 signals).

The breakpoint system combines a large number of trigger events, permitting you to begin trace or break emulation on the following activities -

- \* Address
- \* Data bus
- \* Delay Count
- \* Event Counter (trigger match)
- \* Microprocessor Status Lines (Fetch, Read, Write, Input, Output, Interrupt Acknowledge)
- \* Logically Joined Breakpoints
- \* Sequence Levels
- \* Logic State Input

# M.2 Breakpoint Characteristics

#### M.2 Breakpoint Characteristics

The BPP includes 4 breakpoints (H3-H6) and 2 triggers for transmitting a sync signal to an external device (BS1,BS2). MICE-II's other two breakpoints (H1,H2) can also be combined. H3-4 are data breakpoints (sync triggers), H5-6 are the external hardware breakpoints, and BS1-2 are sync signal triggers.

#### M.2.1 Breakpoint Syntax

```
H4 [addx [data [<dbwc>][status [delay]]]]
H5 [xx] - 2 spare bits (X1,X0)
H6 [xx] - 2 spare bits (X3,X2)
BS1 [addx [data [<dbwc>][status]]]
BS2 [addx [data [<dbwc>][status]]]
addx - up to 5 digit hex address with wildcard byte pair of "XX", or with wildcard nibble of "X" for the fifth digit only (i.e. X2345).
data - up to 4 digit hex data.
dbwc - up to 4 digit hex setting with binary "0" as wildcard for corresponding data bit.
```

status - type of processor activity with wildcard "X".

count - trigger count; range 1-4000H.

delay - cycle count delay; range 2-FFFFH.

H3 [addx [data [<dbwc> ][status [count]]]]

spare bits - enabled at HIGH, LOW or wildcard (1/0/X).

#### M.2.2 Data Breakpoints

These breakpoints are latched on the rising edge of a STROBE signal from the CEP board. When the breakpoint is matched, emulation stops and a SYNC signal is transmitted. If a trigger count or cycle delay is defined in H3 or H4, then the input value must be matched before the breakpoint is activated. This method is most useful for tracing data after all other trigger conditions have been matched.

#### M.2.3 External Hardware Breakpoints

H5 and H6 use two external signal groups on the CEP board (X1,X0 and X3,X2 respectively). HIGH, LOW or "don't care" can be defined for these signals. Hardware breakpoints are latched when the specified logic state occurs.

#### M.2.4 Halt Breakpoints

 $\mbox{H1-6}$  can serve as individual Halt breakpoints for B, F or G commands. H1 and H2 (defined prior to BT) can also be used to add another logical OR to the trigger construct.

#### M.3 Breakpoint Trace Logic

Breakpoints H3-H6 are used in logical combination with the "BT" command. Tracing begins at the current address as soon as the command is input (Backward Tracing) and continues until the specified breakpoints are matched. Each logical connective is used as follows:

#### 1) ARM Trigger Trace

```
>BT A[ B[ C[ D]]]*
```

Breakpoints can be logically joined in any armed sequence (except that they can't be repeated). There are 64 different ARM trigger combinations.

\*A-D can represent any of H3~6.

#### 2) AND Trigger Trace

```
>BT (A B C) [D]
>BT (A B) [C [D]]
```

Breakpoints A-D can be combined as indicated above in any combination. Sequence breakpoints may also be specified after the AND trigger construct. There are 38 different AND trigger combinations.

#### 3) OR Trigger Trace

```
>BT <A B C>
>BT <A B> [C [D]]
```

The OR trigger may use any breakpoint combination. Sequence breakpoints may also be specified after the OR trigger construct. When a Sequence trigger is used with the OR trigger construct, the ORed pairs must be either data (H3,H4) or external breakpoints (H5,H6). There are 18 different OR trigger combinations.

### M.4 Breakpoint Interval Timer

A timer is also supported for trigger trace mode which displays the interval from the initial trigger until emulation stops. (The interval will display only where a sequenced breakpoint is set.) Time is displayed down to microseconds for up to 35.39 minutes before the counter is reset.

#### M.5 External Hardware Trigger Output

The BS command can be used to trigger a SYNC signal to an external device e.g. oscilloscope or logic analyzer. When the specified parameters are matched, a SYNC signal is transmitted and emulation continues.

#### Appendix N

#### Error Messages

#### 1) ADDRESS xxxx RAM ERROR!

Condition: Memory addressed in Memory Test (T) command failed.

Recovery: Verify that specified address is write enabled RAM; and then

see if the address bus and/or data bus are open or shorted.

#### 2) BACKWARD TRACE FAILS!

Condition: Trace buffer is empty when the breakpoint is matched, or

⟨ESC⟩ is input, or the processor is stopped without stepping

any machine cycles.

Recovery: See if the READY signal is always inactive, or the HOLD

signal is always active. Then see is the trigger address or a

specified breakpoint (H1~H6) was matched immediately.

#### 3) BC TABLE FULL

Condition: Instructions branched to and called in the disassembly command

exceed 900.

#### 4) BUS REQUESTING!

Condition: Target bus requesting signal always active.

Recovery: Verify that target has a bus request signal.

#### 5) COMMAND TOO LONG!

Condition: Instruction string in assembly command exceeds 50 characters.

#### 6) ERROR!

Condition: Command syntax error.

#### 7) ERROR CODE!

Condition: Instruction error in disassembly command.

#### 8) ERROR CODE, TRY AGAIN!

Condition: Instruction error in assembly command.

#### 9) FORWARD TRACE FAILS!

Condition: Trace buffer is empty when the breakpoint is matched, or

<ESC> is input, or the processor is stopped without stepping

any machine cycles.

Recovery: See if the trigger address was invalid, or a specified break-

point was matched before the trace started.

#### 10) Hx NOT SET!

Condition: Specified breakpoint not set prior to executing BT command.

#### 11) MEMORY SEARCH FAILURE!

Condition: Data string not found within specified address range for

Memory Search (M) command.

#### 12) MEMORY VERIFICATION FAILURE!

Condition: Data cannot be written to address memory in Modify (M) command.

Recovery: Verify that specified address is valid and write enabled.

#### 13) MEMORY WRITE FAILURE!

Condition: Data cannot be written to addressed memory in assembly com-

mand.

Recovery: Verify that specified address is valid and write enabled.

#### 14) NO BPP CARD!

Condition: BPP commands cannot be executed without a BPP card.

#### 15) PROGRAM HALT!

Condition: Emulation processor halted by instruction.

Recovery: Use an interrupt or reset to recover; then perform a trace to

see where the HALT instruction occurred.

#### 16) TARGET CAN'T STEP! \*

Condition: Emulation processor does not respond after applying power or inputting the software reset command "r" (see section 2.10).

There is a problem with emulation processor that prevents a program from executing; there are several possibilities which can generate this message:

- a) There is no clock.
- b) There is a problem with the address line.
- c) Target does not support the "ready" signal.
- d) There is a problem with the RTT, CEP or HUEM/UEM board.
- e) Other component failure.

Recovery: Check to be sure the emulation processor clock signal is correct and verify that the clock source selection switch is properly adjusted (see CEP Placement Chart in the appropriate appendix for switch location).

#### 17) TARGET IS NOT READY!

Condition: Target memory or input/output ready signal is inactive.

Recovery: Use a valid physical location in the command specification.

#### 18) Ux -- FAILURE! \*

Condition: MICE selftest indicates location number for failure device.

Recovery: Contact your nearest Microtek distributor for assistance.

#### 19) WARNING: ONLY 6 BYTES ARE VALID

Condition: Define byte (DB) in assembly command exceeds 6 bytes.

#### 20) WHAT? \*

Condition: RS-232C communication with parity or framing error.

Recovery: Check interface setting for communications at U13.

<sup>\*</sup>Potentially fatal error; if problem cannot be resolved, contact your nearest Microtek distributor for assistance.

#### APPENDIX O

#### Warranty and Service

#### 0.1 Warranty

Microtek International, Inc. (MII) warrants this product to be free from defects in material or workmanship for a perid of 365 days from the date of original purchase. This warranty applies only to the original purchaser who bought this unit from Microtek or its duly authorized agents and dealers. If the unit is found to be defective during the warranty period, obtain authorization for return from an MII product service or support engineer. Then return the unit for repair to MII, or an authorized MII dealer or representative, along with proof of purchase and purchase date. Products covered by this warranty will be repaired free of charge. The warranty shall be voided if the unit has been subjected to improper or abnormal use, if the unit is altered or modified in any way, or any attempt is made to repair the unit without proper authorization from MII.

Microtek's sole obligation under this warranty is to repair or, at its discretion, to replace a defective product. MII makes no other warranties, express or implied, including but not limited to any implied warranites of merchantability or suitability for particular applications. In no event shall MII be liable for loss of profits or of other benefits, or for any other damages, consequential or incidental, arising out of any breach of this warranty, or use or possision of this product by the user.

To validate this warranty, please fill out and mail the enclosed user registration card. If this card is not mailed and recieved by MII, this warranty will only be valid for a period of 365 days following the date of shipment from the factory.

#### 0.2 Service

Microtek's responsibility in the event of defect is limited to correction of defects by adjustment, repair or replacement at Microtek's sole expense and discretion for a period of 365 days following the date of purchase. Repair of products out of warranty, and firmware updates, are provided at a set rate.

#### APPENDIX P

#### MICE International Distributors

10/1/86

#### ARGENTINA

MICROTEC INGENIERIA S.R.L. VIAMONTE 1167, 8° P. OF. 31 Y 32 (1053) BUENOS AIRES ARGENTINA

TEL: 54 (1) 46-8749/45-1934

TLX: 22496 TECNOS AR

#### AUSTRALIA

MACRO DYNAMICS PTY LTD. 80 LEWIS RD., WANTIRNA SOUTH P.O. BOX 336, BAYSWATER 3153 MELBOURNE, AUSTRALIA TEL: 61 (03) 2207260 TLX: 30674 METO AA

#### AUSTRIA

ALLMOS ELECTRONIC GMBH. 1100 VIENNA. TROSTSTRASSE 50/3 RD FLOOR VIENNA, AUSTRIA TEL: 43 (222) 627 19 54 TLX: 112757

#### BELGIUM

SIMAC ELECTRONICS B.V. RUE DU PROGRES 52 BTE 3 1210 BRUSSELS. BELGIUM TEL: 32 (02) 219 24 53 TLX: 23662

#### BRAZIL

DIGIBYTE SISTEMAS DIGITAIS LTDA. RUA PALACETE DAS AQUIAS, 494 CEP 04635 SAO PAULO, S.P., BRAZIL TEL: 55 (011) 241-3611 TLX: 1153972 DGBT BR

#### CANADA

TRACAN ELECTRONICS CORP. 1200 AEROWOOD DR., #4 MISSISSAUGA, ONTARIO L4W 2S7 CANADA TEL: 1 (416) 625-7752

TEX: 961366

#### CHILE

EQUIPOS INDUSTRIALES S.A.C.I. MONEDA 812 - OF. 905 CASILLA 13550 SANTIAGO CHILE TEL: 56 (2) 382942 TLX: 241282 FLOBR CL

#### DENMARK

METRIC A/S SKODSBORGVEJ 305 DK-2850 NAERUM, DENMARK TEL: 45 (02) 80 42 00

TLX: 37163

#### FINLAND

NURMIKRO KY VAINOLANTIE 5 01900 NURMIJARVI FINLAND PUHELIN

TEL: 358 (0) 204981 TLX: 15132 PERO SF

#### FRANCE

MICRO TECHNOLOGIE ELECTRONIQUE 3F, 68, RUE DE PARIS 93804 EPINAY-SUR-SEINE CEDEX FRANCE

TEL: 33 (1) 823.15.24 TLX: 613615 MTE F

#### HONG KONG

CHAI LUK COMPUTER LTD. 16TH FLOOR, UNIT A-B. VICWOOD BUILDING. 128 BLOUCESTER ROAD HONG KONG

TEL: 852 (5) 751151/752172

CABLE: "HKCHAILUK" TLX: 84960 CHAIL HX

IDEALAND ELECTRONICS, LTD. 702 CASTLE PEAK ROAD. HOP HING INDUSTRIAL BLDG., SIMAC ELECTRONICS B.V. 9TH FLOOR BLOCK D. LAI CHI KOK KOWLOON, HONG KONG

TEL: 852 (3) 7443516-9 TLX: 37155 IDEA HX CABLE ADDRESS: IDINTLIM FAX: 852 (3) 7441354

TSRAEL.

ARITMOR 54. JABOTINSKY ST. RAMAT-GAN 52462 ISRAEL.

TEL: 972 (03) 727317 TLX: 342369 CVSIL

#### ITALY

PRATICA SRL CORSO RE UMBERTO. 79-10128 TORINO, ITALY

TEL: 39 (011) 50.34.27

TLX: 212163

TEKNO SCUOLA SRL (EDUCATIONAL MARKET ONLY) VIA DELLA BONIFICA N.104-106 65100 PESCARA, ITALY

TEL: 39 (085) 693510

TLX: 600878

#### NETHERLANDS

HIGH TECH PARK 5503 HP VELDHOVEN THE NETHERLANDS

TEL: 31 (040) 533725

TLX: 51037

#### NORWAY

TORMATIC A/S SKREPPESTADVEIEN 15 N-3250 LARVIK NORWAY

TEL: 47 (034) 25011 TLX: 21941 TOR N

#### SINGAPORE

EPE COMPUTRONICS PTE LTD.
35, TANNERY ROAD, #10-04 TANNERY
BLOCK, RUBY INDUSTRIAL COMPLEX,

SINGAPORE 1334 TEL: 65 7468182

TLX: RS 37998 EPECOM

#### SPAIN

NOVATRONIC S.A.
POLIGONO INDUSTRIAL
NEINVER, 48016 DERIO
(VIZCAYA) SPAIN
TEL: 34 (4) 4520811

TLX: 34163 NVAM E

#### SWEDEN

NORDISK ARRAYTEKNIK AB BOX 1410 HUVUDSTAGATAN 1 S-17127 SOLNA, SWEDEN

TEL: 46 (08) 7349935 TLX: 14932 NORTEC S FAX: 46 8272204

#### SWITZERLAND

TRACO
JENATSCHSTRASSE 1, 8002
ZURICH
SWITZERLAND

TEL: 41 (01) 201 07 11 TLX: 815 570 TRCO CH FAX: 41 (01) 201 11 68

#### UNITED KINGDOM

ARS MICROSYSTEMS LTD.
DOMAN RD, CAMBERLEY
SURREY, GU15 3DF,
ENGLAND

TEL: 44 (0276) 685005 TLX: 858779 ARSM G FAX: 44 (0276) 61524

#### U.S.A.

NEW MICRO INC. 16901 SOUTH WESTERN AVE. GARDENA, CA 90247 U.S.A.

TEL: 1 (213) 321-2121 TLX: 797880 MICRO FAX: 1 (213) 538-1193

#### WEST GERMANY

ALLMOS ELECTRONICS GMBH. FRAUNHOFERSTRASSE 11A 8033 MARTINSRIED W. GERMANY

TEL: 49 (089) 8572086-89 TLX: 5215111 ALEC D FAX: 49 (089) 857 37 02

# BPP USER'S GUIDE

(V)KOROTEK INTERNATIONAL INC).

# **BPP USER'S GUIDE**

3rd Edition May, 1986

MICROTEK INTERNATIONAL INC. No. 6 Industrial E. Road 3 Science-Based Industrial Park Hsinchu, Taiwan 30077, R.O.C.

TEL: (035) 772155 TLX: 32169 MICROTEK FAX: (035) 772598

# TABLE OF CONTENTS

CUADTED	1.	INTRODUCTION	Page
CHAPTER	1.	1.1 Installation	1-2
CHAPTER	2:	BPP FUNCTIONS  2.1 Halt Breakpoints and Breakpoint Commands  2.2 Breakpoint Syntax  2.3 Data Breakpoints (H3/H4)  2.4 External Hardware Breakpoints (H5/H6)	2-1 2-2 2-3
CHAPTER	3:	BREAKPOINT TRACE LOGIC  3.1 Breakpoint Trace - BT  3.1.1 Event Count Trace (with H3)  3.1.2 Delay Trigger Trace (with H4)  3.1.3 Breakpoint Interval Timer  3.2 Armed Trigger Trace  3.3 AND Trigger Trace  3.4 OR Trigger Trace	3-1 3-2 3-3 3-4 3-5 3-8
CHAPTER	4:	SYNC SIGNAL OUTPUT  4.1 External Hardware Trigger Output  4.2 Output Signal Timing	4–1
APPENDIX	<b>B</b> :	BPP BLOCK DIAGRAM  BPP PLACEMENT CHART  TIMING FOR BREAK OPERATION (H1-H6)  C.1 Emulation Status  C.2 Timing for Breakpoints H1/H2  C.3 Timing for Breakpoints H3/H4  C.4 Timing for Breakpoints H5/H6  C.5 Timing Diagrams for Break Operation  C.6 Breakpoint Timing (H5/H6) for Respective MICE-II	B-1 C-1 C-1 C-2 C-5 C-6 C-7

# CHAPTER 1 INTRODUCTION

Microtek's BreakPoint Processor (BPP) is a comprehensive breakpoint control unit for all MICE-II emulators. The BPP is an optional single card PCB that features sophisticated breakpoint logic. It includes up to 120 new breakpoint constructs for more flexibility in target system debug and development. The BPP also includes external hardware triggering and an execution interval timer. This powerful triggering system helps you to quickly solve the most difficult software and hardware bugs.

Breakpoint conditions designating precise events can be logically joined with ARM/AND/OR connectives, permitting you to -

- \* begin or end tracing
- \* activate another event group
- \* specify delayed trigger count
- \* initiate event counter
- \* use external signal as trace trigger
- \* send trigger signal to external device
- \* record execution time between two events
- \* break emulation

Flexible trigger constructs can be used to define single events, multiple activities or external hardware signals. These powerful triggers make it easy to specify complex processor and hardware sequences. Data breakpoints can be set for address, data, status, count and delay. While external hardware breakpoints can specify up to two triggers (each with any combination of two signals).

This breakpoint system combines a large number of trigger events, permitting you to begin target trace or break emulation on the following activities -


- \* Address Bus
- \* Data Bus
- \* Delay Count
- \* Event Counter (trigger match)
- \* Microprocessor Status Lines (Fetch, Read, Write, Input, ^utput and Interrupt Acknowledge)
- \* Logically Joined Breakpoints
- \* Sequence Levels
- \* Logical State Input

#### 1.1 Installation

The  $\mbox{\sc BPP}$  is a multilayer board that must be added as the second board in the  $\mbox{\sc MICE-II}$  module.

To install the BPP board, first remove the cover to the MICE-II case. With the power off, disconnect the two ribbon cable connectors; then remove the CEP and RTT boards. Replace the original brass spacers with the new ones provided with the BPP board. Reassemble all boards back into the MICE case, inserting the BPP board between the CEP and RTT boards. Then attach the new ribbon cable connectors (supplied with the BPP) firmly to each board.

Note: We recommend leaving the cover of the MICE-II case off when using four boards, otherwise overheating may cause intermittent problems in operation.



# 1.2 Electrical and Environmental Specifications

#### Electrical Characteristics

Power +5 VDC Maximum current 1.3 Amp

Note: When an 8-bit MICE-II model with BPP board installed is used with the optional fan (provided by Microtek), power consumption is as indicated below. (Supersedes information in MICE-II User's Guide, section 2.2).

+ 5VDC at 4.0A (maximum) +12VDC at 0.3A (maximum) -12VDC at 0.1A (maximum)

## **Environmental Characteristics**

Operating temperature  $0^{\circ}$ -50°C  $(32^{\circ}$ -122°F) Storage temperature  $-10^{\circ}$ -65°C  $(14^{\circ}$ -149°F) Relative humidity 20-80°C

# CHAPTER 2 BPP FUNCTIONS

The BPP includes four breakpoints (H3-H6), two triggers for transmitting a sync signal to an external device (BS1-BS2), and a Breakpoint Trigger Trace command (BT).

MICE-II's other breakpoints (H1/H2) can be combined with the BPP commands; and H2-H6 can also serve as individual breakpoints for B/F/G commands (note that H1 can not be used for B/F commands).

# 2.1 Halt Breakpoints and Breakpoint Commands

#### Breakpoints:

H3/H4 are data breakpoints.

H5/H6 are external hardware breakpoints.

#### Commands:

- BS is the Breakpoint Sync command. It outputs a sync signal (to an external device) when the specified trigger condition is matched.
- BT is the Breakpoint Trace command. It begins tracing from the current program address up to the specified trigger condition (Backward Trace).

?B is the command to display BPP syntax as illustrated below:

```
> ?B

BP < addr1[ addr2[ addr3[ addr4]]]> [IDT = a1] *

H ? | [0][3|4|5|6]

H3 addx[ data[ <dbwc>][ q[ cnt]]]

H4 addx[ data[ <dbwc>][ q[ dly]]]

H5 xx

H6 xx

BS 1 | 2[ addx[ data[ <dbwc>][ q]]]

BT A[ B[ C[ D]]]

BT <A B C>

BT <A B>[ C[ D]]

BT (A B)[ C[ D]]

BT (A B)[ C[ D]]

BT (A B C)[ D]

A-D ARE ANY OF H3-6
```

\* BP (Execution Breakpoint) is a MICE-II command available for all 16-bit MICE-II models, MICE-II firmware version 3.0 and later. Note that IDT defines the base value of the Interrupt Descriptor Table (80286 only).

# 2.2 Breakpoint Syntax

## For H3/H4

```
addx - is an up to 6 digit hex address with an optional byte pair of "XX".
data - is up to 4 digit hex data.

<dbwc> - is an up to 4 digit hex setting; interpreted as 16 binary data bits, where "O" indicates "don't care".

q - is a qualifier for the type of processor activity, where "X" indicates "don't care".

cnt - is a trigger count; the range is 1~4000H (for nth match).
dly - is a cycle count delay; the range is 2~FFFFH.
```

For a detailed description refer to section 2.3.

# For H5/H6

```
H5 [xx] - are 2 spare bits (X1 and X0).
H6 [xx] - are 2 spare bits (X3 and X2).
```

Spare bits are monitored signals input from stick headers X0~3 on the CEP board. They can be set to match signal input at HIGH, LOW or "don't care" (1/0/X). For a detailed description refer to section 2.4.

# 2.3 Data Breakpoints (H3/H4)

	<pre>data [<dbwc>][ qualifier[ count]]]] data [<dbwc>][ qualifier[ delay]]]]</dbwc></dbwc></pre>
Н3	is the command for a Data Breakpoint with an optional event count.
H4	is the command for a Data Breakpoint with an optional cycle delay.
addx	is the trigger address where emulation is to stop. This can be an up to six digit hex address with an optional byte pair of "XX". (The maximum address length depends on the address range for the current emulation processor.)
data	is up to 4 digit hex data to be matched with the trigger address. (For 8-bit processors, maximum data length is up to 2 hex digits.)
<dbwc></dbwc>	is an up to 4 digit hex setting indicating a "data bit wildcard". (For 8-bit processors, the setting may up to 2 hex digits.) To enter any <dbwc>, a data value must first be defined. The data bit wildcard is interpreted as 16 binary data bits, where "O" indicates "don't care". The default value for the dbwc is FFFFH. (For 8-bit processors the default is FFH.)</dbwc>
qualifier	is a single or double alphabetic character indicating the type of processor activity to be matched with the trigger address. (If a count or delay is to be input, an "X" may be used in the status specification to indicate "don't care".)  For a complete listing of qualifiers applicable for a particular processor, refer to the appropriate appendix in the MICE-II User's Guide.
count	is a hexadecimal value from $14000\text{H}$ that specifies the number of times the target condition must be matched before the trace stops. To enter a count, a qualifer must first be defined.
delay	is a hexadecimal value from 2~FFFFH that specifies a cycle count delay. After all other trigger conditions have been matched, the trace will continue until the specified cycle count has expired.

The breakpoints H3 and H4 are latched on the rising edge of a  $\overline{STROBE}$  signal from the CEP board. When the breakpoint is activated, emulation stops at the end of the next bus cycle. (See Appendix C for a detailed description of break operation.) If a trigger count or cycle delay is defined, then the

To enter a delay, a qualifier must first be defined.

specified value must also be matched before the breakpoint is activated. This method is useful for tracing data after all other trigger conditions have been matched.

When the specified break condition is matched, a sync signal is output. Note that delay is not calculated for the sync signal; as soon as all other trigger conditions are matched, the sync signal is transmitted without waiting for the specified delay to transpire. A count, however, specifies the number of times a sync signal will be transmitted. Everytime the trigger condition is matched and the count incremented, and a sync signal is output.

The following sample program for an 8086 target is used as the basis for all the examples listed in this user's guide. This program includes commonly used instructions for performing various bus cycles. Without a target system connected, it executes in a simple loop.

DX
•
to DX.
OEH.
H.

DISASSEMBLY COMPLETED

>

```
Example 1: Use the "H?" command to display all breakpoint settings; then set H3 at address 00000H and begin program execution.
```

```
:Display H1-6 settings.
>H?
H1 =
H2=
H3=
H4=
H5=
H6=
                 :Set H3 at 00000H. for any data and any status.
>H3 0
>H3
                 :Display H3 setting.
\overline{H3} = 0
                  :Examine the registers prior to program execution.
>R
                  CX=0000 DX=0100 SP=0000 BP=FFFF SI=FFFF DI=FFFF
AX=FFFF
         BX=FFFF
                                    IP=0000 FS=F002 PC=00000
         SS=0000 ES=0000 CS=0000
DS=0000
                  ;Breakpoint matched at 00000H; emulation stopped at 00002H.
>G
PROGRAM BROKE AT BREAKPOINT-3
                  ;Cycle command steps the program to address 00004H.
><u>C</u>
                                       DMA FLUSH
       ADDRESS DATA STATUS
                              SPARE
                       S
                             1111010
                                         0
                                              0
        00004 00BA
>
```

Note: For the 8086/88, if H3/H4 has been set and the trigger condition is matched at the current cycle, the CPU will stop at the next cycle (see Appendix C).

Example 2: Set H3 for any address with "don't care" and data for 9090. (Note that without a dbwc, all binary bits of the specified data value are qualified.)

```
:Reset the IP to 0000H.
>J0
                 :Use H3 to break at data 9090H.
>H3 XXXX 9090
>G
PROGRAM BROKE AT BREAKPOINT-3
>C
                                       DMA FLUSH
       ADDRESS DATA STATUS
                             SPARE
                             1111010
                                        0
                                             0
        00004 00BA
                      S
>
```

Example 3: Set H3 with address and data of "don't care"; then set the status to Port Input with a count of 3.

```
>J0
                                    :Reset the IP to 0000H.
><del>H3</del> XXXX FFFF <0> I 3
                                    :H3 set to break on 3rd input cycle.
                                    ;OUT DX,AX prefetched but not executed.
PROGRAM BROKE AT BREAKPOINT-3
>C
                                    OUT DX.AX executed by Cycle command.
       ADDRESS DATA STATUS
                             SPARE
                                     DMA FLUSH
        00100 FFFF
                      0
                            11110100 0
                                            0
>
Example 4: Set H4 to address 100H with a data bit wildcard that qualifies
           bit 1 only; then set the status to Port Output with a delay of 2.
>J0
                      ; Reset the IP to 0000H.
>H4 100 FFFF <2> 0 2
                      :H4 set for address 100H, data "xxxx xxxx xxxx xx1x",
                       output status and a delay of 2.
>H4
                      Display the setting for H4.
H4= 100 FFFF <2> 0 2
>G
PROGRAM BROKE AT BREAKPOINT-4
><u>C</u>
       ADDRESS DATA STATUS
                             SPARE
                                      DMA FLUSH
        00300 FFFF
                    W
                            11111110 0
                                            0
>
```

# 2.4 External Hardware Breakpoints (H5/H6)

H5 [xx]
H6 [xx]

H5 is the command for an External Hardware Breakpoint set by monitored signals at X1 and X0 on the CEP board.

xx indicates spare bit "X1" and spare bit "X0".

H6 is the command for an External Hardware Breakpoint set by monitored signals at X3 and X2 on the CEP board.

xx indicates spare bit "X3" and spare bit "X2".

The breakpoints H5 and H6 use two external signal groups on the CEP board (X1/X0 and X3/X2 respectively). Mini-jumpers provided with the BPP can be used to connect from these test points to the target. The monitored signals are called spare bits and support concurrent trace for address, data and status bus. Any of these bits can be monitored to provide hardware status based on machine cycles. Hardware breakpoints are latched when the specified logic state occurs.

The spare bits input from stick headers X0-3 on the CEP board can be set to match signal input at HIGH, LOW or "don't care" (1/0/X), where

1 = high level
0 = low level
X = don't care (either 1 or 0)

Note: Input signals to XO-3 must meet specifications for the Schmitt trigger IC - 74LS132.

To demonstrate External Hardward Breakpoints in the following examples, jumpers are connected to the CEP board of a MICE-II 8086. The spare bits XO, X1, X2, X3 are configured as shown below:

XO is connected to U57-2 (CEP 8086 SOA signal) X1 is connected to U57-6 (CEP 8086 S2A signal) X2 is connected to U57-5 (CEP 8086 S1A signal) X3 is connected to U57-6 (CEP 8086 S2A signal) Note:  $\overline{\text{SO-S2}}$  are latched by the ALE (Address Latch Enable) of 74LS373 (U57), and are output according to the controlled CPU status as SOA-S2A.

 $\begin{array}{ccc} \text{SOA} & \text{reflects} & \overline{\text{SO}} \\ \text{S1A} & \text{reflects} & \overline{\text{S1}} \\ \text{S2A} & \text{reflects} & \overline{\text{S2}} \end{array}$ 

The following table on 8086/88 bus cycles is a reference for checking the status of spare bits.

8086/88 Bus Cycle Status			
<u>S2</u>	<u>S1</u>	<u>50</u>	Bus Cycle Initiated
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Example 1: Use H5 to break emulation on an I/O Read cycle by setting the input trigger at O1 for X1/X0.

```
>H0
                                      :Clear H1-6.
>\overline{J0}
                                      ; Reset the IP to 0000H.
>H5 01
                                      :Set break condition for X1=0 and X0=1.
PROGRAM BROKE AT BREAKPOINT-5
>C
       ADDRESS DATA STATUS
                               SPARE
                                        DMA FLUSH
        00100 FFFF
                      0
                              11110100 0
                                              0
>
```

Example 2: Use H6 to break emulation on an I/O Write cycle by setting the input trigger at O1 for X3/X2.

```
>J0
                                       :Reset the IP to 0000H.
><del>HO</del>5
                                       ;Clear H5.
>H6 01
                                       ;Set break condition for X3=0 and X2=1.
>G
PROGRAM BROKE AT BREAKPOINT-6
><u>C</u>
       ADDRESS DATA STATUS
                                SPARE
                                         DMA FLUSH
        00010 2D03
                        S
                               11111010 0
>
```

# CHAPTER 3 BREAKPOINT TRACE LOGIC

# 3.1 Breakpoint Trace - BT

Refer to the following sections for description of syntax.

BT is the command for Breakpoint Tracing.

Breakpoint Tracing begins at the current address (Backward Trace) and continues until all the specified breakpoints are matched. H3-H6 must be set prior to command execution, and may be specified as a single breakpoint or in logical combinations (ARM/AND/OR) with the BT command. Note that H1 and H2 (specified prior to execution, and not within the BT command definition) can also be used to add another logical OR to the trigger construct (refer to the last example in section 3.1.1). The BPP performs the following types of tracing:

Event Count Trace Delay Trigger Trace ARM Trigger Trace AND Trigger Trace OR Trigger Trace

#### 3.1.1 Event Count Trace (with H3)

The address, data and qualifier of a specific program event can be defined along with a count in the H3 breakpoint. When the Event Count trigger is enabled, it is added as a logical OR to the breakpoint parameters defined in B/F commands. When enabled and then defined in the BT command, it can be used alone or in any legal combination with other breakpoints. (Also refer to the example in section 3.1.3.)

Example: Set break conditions for H3 at any address, any data, Write cycle and with a count of 2; then execute a trace using the BT command.

```
>H3 XXXX FFFF <O> W 2
                                     :Set the event count trigger.
>H?
                                     :Display H1-H6 settings.
H\overline{1} =
H2=
H3= XXXX FFFF <0> W 2
H4=
H5 = 01
                                     :Set in previous example.
H6 = 01
                                     :Set in previous example.
>J0
                                     :Reset the IP to 0000H.
>BTH3
                                     Execute a Breakpoint Trace with H3.
THE TRACE STOPS AT STEP 0014
>LO O FFFF W
                                     ;List all Write cycles between O-FFFFH
                                     ; starting at frame 0.
 FRAME ADDRESS DATA STATUS
                                       DMA FLUSH
                              SPARE
  000C
        00300 FFFF
                             11111110
                                       0
                                             0
  0013
        00300 FFFD
                       W
                             11111110 0
                                             n
Example: Set the break condition for H1 at address OH, then execute a trace
         again using the BT command.
>J0
                                     :Reset the IP to 0000H.
>H1 0
                                     :Set H1 to address 0000H.
>BTH3
THE TRACE STOPS AT STEP 0000
PROGRAM BROKE AT BREAKPOINT-1
                                     Tracing is stopped by H1.
>
```

#### 3.1.2 Delay Trigger Trace (with H4)

The address, data and qualifier of specific program activity can be defined along with a delay in the H4 breakpoint. When the Delay Trigger is enabled, it is added as a logical OR to the breakpoint parameters defined in the B/F commands. When enabled and then defined in the BT command, it can be used alone or in any legal combination with other breakpoints. (Also refer the example in section 3.1.3.)

Example: Set the break conditions for H4 at address 300H, data FFFFH, Write cycle and with a delay of 5 machine cycles; then execute tracing using the BT command.

```
:Set a delay trigger.
>H4 300 FFFF W 5
                                       :Display H1-H6 settings.
>H?
H1=
H2=
H3= XXXX FFFF <0> W 2
                                       :Set in previous example.
H4= 300 FFFF W 5
H5 = 01
H6 = 01
                                       :Reset the IP to 0000H.
>J0
>BTH4
                                       ;Execute a Breakpoint Trace with H4.
THE TRACE STOPS AT STEP 0011
                                       :List all data in the trace buffer.
>L
FRAME
                        STATUS
                                   SPATE
                                              DMA
                                                   FLUSH
        ADDRESS
                  DATA
                  9090
                           S
                                   11111010
                                               0
                                                     0
 0000
         00000
         00002
                  9090
                           S
                                   11111010
                                               0
                                                     0
 0001
 0002
         00004
                  OOBA
                           S
                                   11111010
                                               0
                                                     0
                           S
                                               0
                                                     0
 0003
         00006
                  EDO1
                                   11111010
                           S
                                               0
                                                     0
 0004
         80000
                  9090
                                   11111010
                  B9EF
                           S
                                               0
                                                     0
 0005
         A0000
                                   11111010
                           Ι
 0006
         00100
                  FFFF
                                   11000001
                                               0
                                                     0
                           S
                                               0
                                                     0
 0007
         0000C
                  0002
                                   11111010
                           S
                                               0
                                                      0
 8000
         0000E
                  00A3
                                   11111010
 0009
         00100
                  FFFF
                           0
                                   11110100
                                               0
                                                      0
                           S
                                                      0
 000A
         00010
                  2D03
                                   11111010
                                               0
                           S
 000B
                  0002
                                               0
                                                      0
         00012
                                   11111010
                           W
                                                      0
 0000
         00300
                  FFFF
                                   111111110
                                               0
                                                          :Setting matched.
                           S
 000D
         00014
                  F8E2
                                   11111010
                                               0
                                                      0
                           S
                                               Õ
                                                      Ō
                                                            Trace delayed
 OOOE
         00016
                  E8EB
                                   11.111010
 COOF
         00018
                  DBFF
                           S
                                               0
                                                      0
                                                           \rightarrowfor 5 cycles
                                   11111010
 0010
         0000E
                  00A3
                           S
                                   11111010
                                               0
                                                      1
                                                            then stopped.
                           S
 0011
         00010
                  2D03
                                   11111010
                                               0
```

#### 3.1.3 Breakpoint Interval Timer

A timer is also supported for trigger trace mode which displays the interval from the initial trigger until emulation stops. (The interval will only display when an Armed breakpoint is encountered.) The timer can run for up to 35.39 minutes before the counter is reset. Note that resolution for the interval is down to microseconds. Time interval message syntax is as follows:

#### INITIAL TRIGGER TO BREAKPOINT INTERVAL-- aa:bb:ccc:ddd

```
where: aa = minute
bb = second
ccc = millisecond
ddd = microsecond
```

Example: Display the execution interval for an Armed Trigger Trace. (Refer to section 3.2 for a description of the Arm Trigger.)

```
>H?
H\overline{1} =
H2 =
H3= 300 FFFF W
H4= 300 FFFD W 5
H5 = 01
H6 = 01
>J0
>BT H3 H4
THE TRACE STOPS AT STEP 0018
INITIAL TRIGGER TO BREAKPOINT INTERVAL--00:00:000:006
>LB
 FRAME ADDRESS DATA STATUS
                               SPARE
                                       DMA FLUSH
  000B
        00012 0002
                       S
                              11111010 0
                                              0
  000C
        00300 FFFF
                       W
                              11111110
                                        0
                                              0
                                                  :H3 matched, timer starts.
  000D
        00014 F8E2
                       S
                              11111010
                                        0
                                              0
  000E
        00016 E8WB
                       S
                              11111010
                                              0
                                        0
  OOOF
        00018 DBFF
                       S
                              11111010
                                              0
                                        0
                       S
  0010
        COOOE
                00A3
                              11111010
                                        0
                                              1
  0011
        00010
                       S
                2D03
                              11111010
                                        0
                                              0
  0012
        00012 0002
                       S
                              11111010
                                        0
                                              0
                       W
  0013
        00300
               FFFD
                                              0
                              11111010
                                        0
                                                  ;H4 delay enabled.
  0014
        00014 F8E2
                       S
                              11111110
                                        0
                                              O
  0015
        00016 E8WB
                       S
                              11111010
                                        0
                                              0
  0016
        00018
                DBFF
                       S
                              11111010
                                        0
                                              0
  0017
        0001A
                0000
                       S
                              11111010
                                        0
                                              0
                       S
  0018
        00000
               9090
                                              1
                              11111010
                                                  ;Emulation stops after
                                                  ; 5 cycles; count ends.
```

# 3.2 Armed Trigger Trace - BT

#### BT A[ B[ C[ D]]]

A[ B[ C[ D]]] Breakpoints A-D (which represent any of H3-6) can be logically joined in any Armed Trigger sequence. (The only exception being that they cannot be repeated).

There are up to 64 different Armed Trigger combinations. Sequential tracing is executed as follows -

if trigger A is matched, then trigger B is enabled; if trigger B is matched, then trigger C is enabled; and so on until the final breakpoint is matched.

Example 1: Execute a trigger trace using the single breakpoint of H5 set at (X1=0,X0=1).

```
:Reset the IP to 0000H.
><u>J</u>0
                                     :Display H1-H6 settings.
>H?
H1=
H2=
H3= XXXX FFFF <0> W 2
H4= 300 FFFF W 5
H5 = 01
H6 = 01
                                     :Execute trace.
>BTH5
THE TRACE STOPS AT STEP 0006
                                      :List all traced data.
L
                                      DMA FLUSH
FRAME ADDRESS DATA STATUS
                              SPARE
                             11111010
                                       0
                                             0
       00000
              9090
                      S
 0000
                      S
                             11111010
                                       -0
                                             0
       00002
               9090
 0001
                                             0
       00004
               OOBA
                      S
                             11111010 0
 0002
                                             0
                      S
                             11111010
       00006
               EDO1
 0003
                                             0
                      S
                             11111010 0
               9090
 0004
       80000
                             11111010
                                             0
                      S
 0005
       A0000
               B9EF
                                             0
                       Ι
                             11000001
              FFFF
 0006
       00100
```

Example 2: Execute an armed trigger trace with a single sequence of H5->H6.

```
>J0
                                   :Reset the IP to 0000H.
>BTH5 H6
                                   ; Specify H5 (X1=0.X0=1) and H6 (X3=0.X2=1).
THE TRACE STOPS AT STEP 0009
INITIAL TRIGGER TO BREAKPOINT INTERNAL-00:00:000:002
>L5
                                   ;List traced data from frame 5.
 FRAME ADDRESS DATA STATUS
                             SPARE
                                     DMA FLUSH
  0005 0000A B9EF
                      S
                            11111010 0
                                           0
  0006
        00100 FFFF
                      Ι
                            11000001 0
                                           0
                                               :H5 matched.
  0007
        0000C 0002
                      S
                            11111010 0
                                           0
  8000
                      S
        0000E 00A3
                            11111010 0
                                           0
  0009
        00100
              FFFF
                      0
                            11110100 0
                                           0
                                               :H6 matched.
```

Example 3: Execute an armed trigger trace using a sequence of two triggers and a final breakpoint, i.e.  $H5\longrightarrow H6\longrightarrow H3$ .

```
>J0
                                   ; Reset the IP to 0000H.
>BTH5 H6 H3
                                   ;Settings displayed in Example 1.
THE TRACE STOPS AT STEP 0014
INITIAL TRIGGER TO BREAKPOINT INTERVAL---00:00:000:008
                                   :List traced data from frame 5.
 FRAME ADDRESS DATA STATUS
                             SPARE
                                     DMA FLUSH
  0005 0000A B9EF
                      S
                            11111010 0
                                           0
  0006
       00100 FFFF
                      Ι
                                           0
                            11000001
                                      0
                                              :H5 matched. H6 enabled.
  0007
       0000C
              0002
                      S
                                           0
                            11111010
                                      0
  8000
       0000E 00A3
                      S
                                           0
                            11111010
  0009
       00100
              FFFF
                      0
                            11110100
                                      0
                                           0
                                              :H6 matched. H3 enabled.
 A000
       00010
              2D03
                      S
                            11111010 0
                                           0
 000B
       00012
               0002
                      S
                            11111010 0
                                           0
 000C
       00300
                      W
              FFFF
                            111111110 0
                                           0
 000D
       00014
              F8E2
                      S
                            11111010 0
                                           0
 000E
       00016
              E8EB
                      S
                            11111010 0
                                           0
 000F
       00018
              DBFF
                      S
                            11111010 0
                                           0
 0010
                      S
       0000E
              00A3
                            11111010 0
                                           1
 0011
                      S
       00010
               2D03
                                           0
                            11111010 0
 0012
       00012
              0002
                      S
                            11111010 0
                                           0
 0013
                      W
       00300
               FFFD
                            111111110 0
                                           0
                                              :H3 matched.
 0014
       00014
               F8E2
                      S
                            11111010
                                              :*
```

<sup>\*</sup> Breakpoints H3 and H4 execute one additional cycle past the final trigger address. See timing diagram in Appendix C.

Example 4: Execute an armed trigger trace using a sequence of three triggers and a final breakpoint, i.e.  $H5\longrightarrow H6\longrightarrow H3\longrightarrow H4$ .

```
:Reset the IP to 0000H.
>J0
                                   :Settings displayed in Example 1.
>BTH5 H6 H3 H4
THE TRACE STOPS AT STEP 0029
INITIAL TRIGGER TO BREAKPOINT INTERVAL--00:00:000:019
                                   :List all INPUT/OUTPUT/WRITE cycles
>LO O FFFF I O W
                                   : between O-FFFFH, starting at frame O.
 FRAME ADDRESS DATA STATUS
                             SPARE
                                     DMA FLUSH
                                              :H5 matched, H6 enabled.
  0006 00100
             FFFF
                      Ι
                            11000001
                                      0
                                           0
                                              ;H6 matched, H3 enabled.
  0009 00100 FFFF
                      0
                            11110100
  000C 00300 FFFF
                      W
                            11111110 0
                                           0
                                              :H3 count enabled.
  0013 00300 FFFD
                      W
                            11111110 0
                      T
                            11110001
                                     0
                                           0
  001E 00100 FFFF
                            11110100 0
                                           0
  0021
        00100 FFFF
                      0
  0024 00300 FFFF
                      W
                            111111110 0
                                              ;H4 delay enabled.
```

# 3.3 AND Trigger Trace - BT

BT(A B C)[ D]
BT(A B)[ C[ D]]

- (A B C)[ D] The AND trigger (breakpoints A, B and C) can be used as a single breakpoint construct, or can serve as a trigger construct for breakpoint D.
- (A B)[C [D]] The AND trigger (breakpoints A and B) can be used as a single breakpoint construct, or can serve as a trigger construct for breakpoint C or for the armed trigger construct of  $C\longrightarrow D$ .

Breakpoints A-D can be combined in a two or three level AND construct. Armed breakpoints can also be specified following the AND trigger. There are up to 38 different AND trigger combinations. Note that parantheses "()" must be used in the syntax when inputting an AND trigger construct.

Example 1: Run a trace with an AND trigger used as a single breakpoint construct with H4, H5 and H6. (Note that breakpoints specified in an AND construct can be matched in any order.)

```
:Reset the IP to 0000H.
>J0
>\overline{H?}
                                       :Display H1-H6 settings.
H1 =
H2=
H3= XXXX FFFF <0> W 2
H4= 300 FFFF W 5
H5 = 01
H6 = 01
                                       ;Trace with an AND trigger.
>BT(H5 H6 H4)
THE TRACE STOPS AT STEP 0012
>L5
                                       :List traced data from frame 5.
 FRAME ADDRESS DATA STATUS
                                SPARE
                                         DMA FLUSH
  0005
        0000A
                B9EF
                        S
                               11111010
                                          0
                                                0
        00100
                FFFF
                        Ι
                               11000001
                                          0
                                                0
                                                    :H5 matched.
  0006
                0002
                        S
                               11111010
                                          0
                                                0
         0000C
  0007
  8000
         0000E
                00A3
                        S
                               11111010
                                                0
                        0
                                                0
                                                    ;H6 matched.
  0009
         00100
                FFFF
                               11110100
                        S
                                                0
         00010
                2D03
                               11111010
  A000
                        S
                                                0
  000B
         00012
                0002
                               11111010
         00300
                FFFF
                        W
                               11111110
                                                0
  000C
                        S
                                                0
  000D
         00014
                F8E2
                               11111010
                                          0
                                                0
  000E
         00016
                E8EB
                        S
                               11111010
                        S
                                                0
  000F
         00018
                DBFF
                               11111010
                                          0
                        S
                               11111010
                                          0
                                                1
  0010
         0000E
                00A3
                        S
                                                0
                                                     ;H4 matched.*
  0011
         00010
                 2D03
                               11111010
                        S
  0012
         00012
                0002
                               11111010
                                                0
```

<sup>\*</sup> H5, H6 and H4 all matched; breakpoint H4 stops emulation at the next cycle.

Example 2: Perform a trace using an AND construct as the trigger for an armed breakpoint.

```
>J0
                                   :Reset the IP to 0000H.
>BT(H4 H5 H6) H3
                                   :Execute the trace.
THE TRACE STOPS AT STEP 0025
INITIAL TRIGGER TO BREAKPOINT INTERVAL--00:00:000:017
>LO O FFFF I O W
                                   ;List all INPUT/OUTPUT/WRITE cycles between
                                   : OH-FFFFH, starting at frame O.
 FRAME ADDRESS DATA STATUS
                             SPARE
                                     DMA FLUSH
  0006 00100 FFFF
                      Ι
                            11000001
                                      0
                                           0
                                               :H5 matched.
  0009 00100 FFFF
                      0
                            11110100 0
                                           0
                                               :H6 matched.
  000C 00300 FFFF
                      W
                            111111110 0
                                           0
                                               :H4 delay enabled.
  0013
       00300 FFFD
                            11111110 0
                                           0
                      W
  001E
       00100 FFFF
                      Ι
                            11110001 0
                                           0
  0021
        00100 FFFF
                      0
                            11110100 0
                                           0
  0024
       00300 FFFF
                            111111110 0
                                           0
                                               :H3 matched.
>
```

Example 3: Run a trace with an AND trigger and an armed breakpoint sequence.

```
>J0
                                   :Reset the IP to 0000H.
>BT(H6 H5) H4 H3
                                   :Use an AND trigger and H4-H3 as an
THE TRACE STOPS AT STEP 0025
                                   ; armed breakpoint.
INITIAL TRIGGER TO BREAKPOINT INTERVAL--00:00:000:017
>LO O FFFF I O W
                                   :List all INPUT/OUTPUT/WRITE cycles between
                                   : OH-FFFFH. starting at frame O.
 FRAME ADDRESS DARA STATUS
                             SPARE
                                     DMA FLUSH
  0006 00100 FFFF
                      Τ
                            11000001
                                     0
                                           0
                                                :H5 matched.
  0009
        00100 FFFF
                      0
                            11110100 0
                                           0
                                                :H6 matched.
  000C 00300 FFFF
                      W
                            111111110 0
                                           0
                                                ;H4 delay enabled.
  0013
       00300 FFFD
                      W
                            111111110 0
                                           0
  001E
        00100 FFFF
                      Ι
                            11110001 0
                                           0
  0021
                            11110100 0
                                           0
        00100 FFFF
                      0
  0024
        00300 FFFF
                            11111110 0
                                           0
                                                ;H3 matched.
  >
```

# 3.4 OR Trigger Trace - BT

BT<A B C>
BT<A B>[ C[ D]]

- $\langle A \ B \ C \rangle$  The OR trigger (breakpoints A, B or C) can be used as a single breakpoint construct.

Breakpoints A-D can be combined in a two or three level OR construct. Armed breakpoints can also be specified after the OR trigger. If an armed trigger is used with the OR construct, the ORed pairs must be either data  $({\rm H3,H4})$  or external breakpoints  $({\rm H5,H6})$ . There are up to 18 different OR trigger combinations. Note that angular brackets "<>" must be used in the syntax when inputting an OR trigger construct.

Example 1: Execute a trace using a two level OR construct.

```
>J0
                                   :Reset the IP to 0000H.
>BT<H4 H5>
                                   :Execute a trace with data breakpoint pair.
THE TRACE STOPS AT STEP 0006
                        :List all traced data.
 FRAME ADDRESS DATA STATUS
                             SPARE
                                     DMA FLUSH
  00000 00000
               9090
                      S
                            11111010 0
                                           0
                      S
  0001
       00002
               9090
                            11111010 0
                                           0
  0002 00004
              OOBA
                      S
                            11111010 0
                                           0
  0003
       00006
              ED01
                      S
                            11111010 0
                                           0
  0004
       00008
              9090
                      S
                            11111010
                                     0
                                           0
  0005
                      S
       0000A
              B9EF
                            11111010 0
                                           0
                      Т
  0006
       00100 FFFF
                                           0
                            11000001
                                               :H5 matched.
>
```

Example 2: Execute a trace using an OR construct as the trigger for an armed breakpoint.

```
:Reset the IP to 0000H.
>J0
>BT<H5 H6> H3
                                    :Execute the trace.
THE TRACE STOPS AT STEP 0014
INITIAL TRIGGER TO BREAKPOINT INTERVAL--00:00:000:008
                                    :List traced data from frame 5.
                                      DMA FLUSH
 FRAME ADDRESS DATA STATUS
                             SPARE
               B9FF
  0005
       A0000
                      S
                            11111010
                                       0
                                            0
  0006
        00100
               FFFF
                      Ι
                            11000001
                                       0
                                            0
                                                :H5 matched.
                      S
  0007
        0000C 0002
                            11111010
                                            0
                      S
                                            0
                                      0
  0008
        30000
               00A3
                            11111010
        00100
              FFFF
                      0
                            11110100
                                            0
  0009
  000A
        00010
                      S
                            11111010 0
                                            0
               2D03
                      S
  000B
        00012
              0002
                            11111010
                                      0
                                            0
  000C
        00300
              FFFF
                      W
                            11111110
                                      0
                                            0
                      S
                                            0
  000D
        00014
               F8E2
                             11111010
                      S
  000E
        00016
              E8EB
                             11111010
                                       0
                                            0
                      S
  000F
        00018
              DBFF
                                       0
                                            0
                             11111010
                      S
  0010
        0000E 00A3
                                       0
                                            1
                             11111010
  0011
        00010 2D03
                      S
                             11111010 0
                                            0
                      S
  0012
        00012 0002
                             11111010 0
                                            0
                      W
                                            0
  0013
        00300 FFFD
                             111111110 0
                                                 :H3 matched.
                      S
                             11111010 0
                                            0
  0014
        00014
              F8E2
>
```

Example 3: Run a trace using an OR trigger and an armed breakpoint sequence.

```
:Reset the IP to 0000H.
>J0
>BT<H3 H4> H5 H6
                                     :Use an OR trigger and an armed breakpoint
THE TRACE STOPS AT STEP 0021
                                     ; of H5 \longrightarrow H6.
INITIAL TRIGGER TO BREAKPOINT INTERVAL--00:00:000:009
                                     :List all INPUT/OUTPUT/WRITE cycles between
>LO O FFFF I O W
                                     : OH-FFFFH. starting at frame O.
 FRAME ADDRESS DATA STATUS
                              SPARE
                                       DMA FLUSH
        00100 FFFF
  0006
                       Ι
                             11000001
                                        0
                                             0
  0009
        00100 FFFF
                              11110100
                                             0
                       0
                                        0
  000C
        00300
               FFFF
                       W
                              111111110 0
                                             0
                                                  *
  0013
        00300
               FFFD
                       W
                              11111110
                                        0
                                             0
  001E
        00100
               FFFF
                       Ι
                                             0
                                                  :H5 matched.
                              11110001
                                        0
  0021
        00100
               FFFF
                       0
                             11110100
                                       0
                                             0
                                                  :H6 matched.
```

<sup>\*</sup> H4 matched at frame 0011.

# CHAPTER 4 SYNC SIGNAL OUTPUT

# 4.1 External Hardware Trigger Output - BS


BS 1 2[addx[ data[ <dbwc>][ qualifier]]]</dbwc>				
BS	is the command for External Hardware Trigger Output.			
1	specifies a positive signal pulse of 140-180ns. (Executing BS1 clears H3 because the same hardware circuit is used to support both of these breakpoints.)			
2	specifies a positive signal pulse that lasts for the duration of the trigger condition. (Executing BS2 clears H4 because the same hardware circuit is used to support both of these breakpoints.)			
addx	is the trigger address that causes output of a sync signal. This can be an up to six digit hex address with an optional byte pair of "XX". (The maximum address length depends on the address range of the current emulation processor.)			
data	is up to 4 digit hex data to be matched with the trigger address. (For 8-bit processors, maximum data length is up to 2 hex digits.)			
<dbwc></dbwc>	is an up to 4 digit hex setting indicating a "data bit wildcard". (For 8-bit processors, the setting may up to 2 hex digits.) To enter any <dbwc>, a data value must first be defined. The data bit wildcard is interpreted as 16 binary data bits, where "O" indicates "don't care". The default value for the dbwc is FFFFH. (For 8-bit processors the default is FFH.)</dbwc>			
qualifier	is a single or doulble alphabetic character indicating the type of processor activity to be matched with the trigger address. For a complete listing of the qualifiers applicable for a particular processor, refer to the appendices in the MICE-II User's Guide.			

The BS command can be used to trigger a sync signal to an external device (e.g. oscilloscope or logic analyzer). Connection is made on the BPP board at BSYNC1 (J3-1) or BSYNC2 (J3-2).

When the specified parameters are matched, a sync signal is transmitted. If no other breakpoints are specified before the BS command, emulation will continue after the trigger condition is met. To stop emulation before execution has been completed, input a Halt command.


# 4.2 Output Signal Timing

#### 1) BSYNC 1 Output Timing



When the BS1 setting is matched, the BPP will issue a positive signal pulse as indicated in the figure above. The pulse width of t0 = 140-180ns.

#### 2) BSYNC 2 Output Timing




When the BS2 setting is matched, the BPP will issue a positive signal pulse as indicated in the figure above. The pulse width of tl is determined by the following conditions:

# a) No "wait state" inserted

Pulse width of tl = duration the trigger condition is matched on the bus (which depends on bus timing for the particular target system).


### b) "Wait state" inserted

Pulse width of tl = duration the trigger condition is valid on the bus, plus timing for wait state.



# APPENDIX A BPP BLOCK DIAGRAM

# APPENDIX B BPP PLACEMENT CHART



Connection For External Hardware Trigger Output

# APPENDIX C TIMING FOR BREAK OPERATION (H1-H6)

# C.1 Emulation Status

 $\ensuremath{\mathsf{MICE}\text{-}\mathsf{II}}$  performs emulation in two different ways, depending on the type of processor.

#### 1) Hold State

The emulation processor bus is at high impedence whenever it stops. In this state all signals on the bus are floating and cannot be tested. Hold state is used in MICE-II 8086/88(MIN/MAX), 80186/188, 80286, 6809/6809E, 68000/10, 68008 and Z80. Also, for the 6809/6809E, emulation always stops at the end of instruction execution.

#### 2) Wait State

The emulation processor bus is in wait state whenever it stops. In this state all signals on the bus are stable and can be tested with a logic probe or oscilloscope. Wait state is used in MICE-II 8085, 6502F, NSC800 and 8048. In wait state, the bus indicates the current address for the 8085 and NSC800, and the next address for the 6502F and 8048.

#### 3) Run State

Whenever program execution stops, the emulation processor is in free-run state, executing "JR \$" instructions. In this state the signals at the Input/Output pins are stable and can be tested, but the signals on the Address/Data bus are changing dynamically and cannot be tested. Run state is used for MICE-II Z8, ZS8, 8051/8344 and 80515/80535.

The type of emulation performed determines timing for breakpoint operation. The following sections describe break operation for H1-H6. (The examples for hold state are based on the 80186, examples for wait state are based on the 8085 and those for run state are based on the Z8.)

# C.2 Timing for Breakpoints H1/H2

#### 1) Hold State

Emulation stops at the end of the bus cycle\* in which the break condition is matched; the bus cycle is completed.

\*bus cycle: complete operation of bus activity such as read/write data from/to memory, or input/output data from/to I/O port.

Now input a Cycle Step command to display the address of the next cycle (i.e. PC+1H for 8-bit and PC+2H for 16-bit systems, assuming no branch instruction is executed). Entering an Register command instead of the C command at this time may show that the PC does not equal PC+1H or PC+2H, though. If the current instruction has not yet been completed, the R command will finish it. Therefore, the PC displayed in the R command always points to the starting address of next unexecuted instruction; as illustrated by the program segment below.

ADDRESS	DATA	STATUS	SOURCE CODE	
:	:	:	:	
10008	9090	S	NOP	
			NOP	
1000A	BA90	S	NOP	;*
			MOV DX, #FF28	•
1000C	FF28	S	·	
1000E	9090	S	NOP	
			NOP	
:	:	:	:	

<sup>\*</sup>The break condition (H1 or H2) is matched and emulation stops.

In this example, the break condition is matched and emulation stops at the end of the current bus cycle (address 1000AH). The C command displays address 1000CH, but an R command displays 1000EH instead. Because the first byte (BAH) of the instruction (MOV DX, #FF28) was already fetched when emulation stopped, entering an R command completes execution of this instruction and displays PC=1000E. (See figure C-1, section C.5.)

#### 2) Wait State

Emulation stops at stable bus state, before the current cycle has been completed. (The bus can be tested with a oscilloscope or logic probe at this time.) Entering a C command displays the current cycle address; but inputting an R command instead will display a different address if the status of the break cycle is other than S (instruction fetch). This is illustrated in the following program segment.

ADDRESS	DATA	STATUS	SOURCE CODE	
:	:	:	:	
1000	32	S	STA 3000	:Break condition 1
1001	00	R		Break condition 2
1002	30	R		·
3000	AF	W		
1003	77	S	MOV M.A	:A=OAF
:	:	:	:	•

Note that no branch instruction is executed in the preceding example. In break condition 1, emulation is stopped at an instruction fetch cycle. Entering a C or R command displays address 1000H. In break condition 2, however, emulation is stopped at a cycle where bus status is other than instruction fetch. Entering a C command displays 1001H; but inputting an R command finishes the instruction and displays PC=1003H. (See figure C-2 under section C.5.)

#### 3) Run State

When the break condition is matched, emulation stops at the end of the current instruction. Entering a C command will execute the next instruction and then display the current status. However, entering an R command will display the current status without causing any instructions to be executed. This is illustrated in the following example.

ADDRESS	DATA	STATUS	SOURCE CODE		
:	:	:	;	:	
0101	08	S	LD	ROO,RO1	
0102	E1	R			
0103	56	S	AND	20,#FE	;*
0104	20	R			;*
0105	FE	R			,*
0106	38	S	LD	RO3,20	
0107	20	R			
0108	FF	S	NOP		
:	:	:		:	

<sup>\*</sup> The specified break condition (H1 or H2) may be matched at any cycle of this instruction.

Entering a C command will execute the next instruction at address 0106H-0107H and then display the current status; but entering the R command instead will simply display the current status, where the PC=0106H. (See figure C-3, section C.5.)

# C.3 Timing for Breakpoints H3/H4

The comparison operation for data breakpoints takes too long for emulation to be stopped at the current cycle. Also note that executing the C or R command after emulation has been stopped by  $\rm H3$  or  $\rm H4$  produces the same results as described above for  $\rm H1/H2$ .

#### 1) Hold State

When the break condition is matched, emulation stops at the end of the next bus cycle. (See figure C-1, section C.5.)

#### 2) Wait State

When the break condition is matched, emulation stops at stable bus state for the next cycle. (See figure C-2, section C.5.)

#### 3) Run State

When the break condition is matched, emulation stops at the end of the current instruction. However, if it is matched at the last cycle of an instruction; emulation will stop at the end of the next instruction. (See figure C-4, section C.5.)

# C.4 Timing for Breakpoints H5/H6

#### 1) Hold State

When H5 or H6 is matched, a signal is immediately (appx. 100ns) generated by MICE to stop emulation. Therefore, if the trigger occurs "early enough" in a bus cycle (e.g. before T2 for 8086), emulation will stop at the end of the current cycle (same as H1/H2); but if the trigger occurs "too late" (e.g. after T2 for 8086), then emulation will stop at the end of the next cycle (same as H3/H4).

#### 2) Wait State

When H5 or H6 is matched, a signal is immediately (appx. 100ns) generated by MICE to stop emulation at stable bus state. Therefore, if the trigger occurs "early enough" in a bus cycle (e.g. before T2 for 8085), emulation will stop at valid state for the current cycle; but if the trigger occurs "too late" (e.g. after T2 for 8085), then emulation will stop at valid state for the next cycle.

#### 3) Run State

When H5 or H6 is matched, a signal is immediately (appx. 100ns) generated by MICE to stop emulation. Therefore, if the trigger occurs "early enough" (i.e. anywhere before the rising edge of  $\overline{\rm DS}$  or  $\overline{\rm MDS*}$  for Z8/ZS8 or the rising edge of ALE for 8051/8344, during the last cycle of an instruction), emulation will stop at the end of the current instruction; but if the trigger occurs "too late" (i.e. after the rising edge of  $\overline{\rm DS}$  or  $\overline{\rm MDS}$  for Z8/ZS8 or the rising edge of ALE for 8051/8344, during the last cycle of an instruction), then emulation will stop at the end of the next instruction.

\*  $\overline{\text{MDS}}$  indicates internal program memory data strobe. This signal is output from the emulation CPU.

The break position for the emulation states described above is determined by the timing of H5/H6 and by the specific point in cycle execution that can be defined as "early enough" or "too late" (which depends on the type of emulation processor used, refer to section C.6).

# C.5 Timing Diagrams for Break Operation

The following diagrams show the timing of break condition match and emulation halt during bus cycle execution.

#### 1) Hold State




Figure C-1 Hold State Timing Diagram

S

is fetch state. (No I/O or R/W operation, or branch instruction is assumed in this example.)

PC

is the program counter. (The increment per bus cycle is PC=PC+1 for 8-bit microprocessors and PC=PC+2 for 16-bit microprocessors.)

stable state

is a full bus cycle.

transition state is the end of a bus cycle and the start of the next one.

For 16-bit processors (e.g. 8086/88, 80186/188, 80286 68000/10, 68008), once emulation stops, prefetch instructions already in the queue are executed. Note that prefetched instructions requiring external bus cycles\* are not executed, though.

\*External bus cycles access external peripherals (eg. memory, I/O port, etc.)

#### 2) Wait State

There are 4 bus cycles illustrated in the following diagram. (Note that this diagram is applicable for the Wait State example under section C.2.)




Figure C-2 Wait State Timing Diagram

Is an opcode fetch cycle (i.e. the 1st byte of an instruction; no branch instruction is assumed in this example).

R is a memory read cycle or the subsequent byte read for an instruction.

W is a memory write cycle.

PC is the program counter. (The increment per bus cycle is PC=PC+1; the PC is 1000 in this example.)

stable state is a full bus cycle.

transition state is end of a bus cycle and start of the next one.

#### 3) Run State





Figure C-3 Run State Timing Diagram for H1/H2



If execution is stopped by  $\rm H3/H4$ , the the program counter will equal the halt address plus one instruction. However, if the halt address is at the last cycle of an instruction, the program counter will equal the halt address plus two instructions.

S is an opcode fetch cycle (i.e. 1st byte of an instruction; no branch instruction is assumed in this example).

R is a memory read cycle for an instruction.

PC is the program counter. (The increment per bus cycle is PC=PC+1.)

stable state is a full bus cycle.


transition state is end of a bus cycle and start of the next one.

# C.6 Breakpoint Timing (H5/H6) for Respective MICE-II


MICE-II	Break Match Timing	Stop CPU Setup Time	Emulation Processor	
	Minimum Value (tBMS)	Minumin Value		MHz
6502F	321.2ns + tPCS	tPCS = *		
6809/6809E	207.5ns + tPCS	tPCS = 200ns 140ns 110ns	6809/6809E 68A09/68A09E 68B09/68B09E	8 8 8
8085	202ns + tRYS	tRYS = 110ns 110ns 100ns	8085A 8085AH 8085AH–Z	6 6 10
8086/88(MIN)	235.6ns + tHVCH	tHVCH = 35ns 20ns	8086/88 8086/88 <b>-</b> 2	5 8
8086/88(MAX)	210.5ns + tRYHCH	tRYHCH = 118ns 68ns	8086/88 8086/88 <b>-</b> 2	5 8
68000/010	234.3ns + tASI	tASI = 20ns	68000/010	8/10/12.5
68008	243.5ns + tASI	tASI = 20ns	68008	8/10/12.5
80186/188	202.2ns + tHVCL	tHVCL = 25ns	80186/188	6/8
80286	244.8ns + tHVCL	tHVCL = 30ns 20ns	80286–6 80286–8/10	6 8/10
NSC800	202ns + tWS	tWS = 50ns 100ns 35ns	NSC800 NSC800-1 NSC800-4	5 2 8
Z80 WAIT Mode	249.8ns + Tsw	Tsw = 70ns 70ns 60ns 50ns	Z80 Z80A Z80B Z80H	2•5 4 6 8
Z80 BUSAK Mode	209.2ns + Tsb	Tsb = 80ns 50ns 50ns 40ns	Z80 Z80A Z80B Z80H	2•5 4 6 8
8048	188.5ns		8048	11
8051/8344	215.4ns		80C51VS	12
80515/80535	185ns + TWHLH		80515-E-A	12
Z8	-237ns		Z8612	12
ZS8	220ns		Z8883	20

*	6502 family	G65SC10X	G65SC0X G65SC1X G65SC11X	R65C02 R65C102 R65C112	R650X R651X	MHz
	tPCS =	100ns	200ns		100ns	1
		50 <b>ns</b>	200ns	110ns	50ns	2
		35ns	150ns	80ns	35ns	3
		25ns	120ns	60ns		4


# 1) 6502F




# 2) 6809/6809E




# 3) 8085




# 4) 8086/88(MIN)




# 5) 8086/88(MAX)




# 6) 68000/10 & 68008




# 7) 80186/188




#### 8) 80286




# 9) NSC800




# 10) Z80 WAIT Mode



# 11) Z80 BUSAK Mode




#### 12) 8048



1-cycle instruction: If timing is within the specified parameters, emulation will stop at the next instruction cycle; otherwise the next instruction will be completed.


2-cycle instruction: If timing is within the specified parameters for either cycle, emulation will stop at the next instruction cycle; otherwise the next instruction will be completed.

#### 13) 8051/8344



Note:  $\underline{\underline{\text{Emul}}}$ ation will stop at the end of the current instruction, where  $\underline{\overline{\text{STOP}}}$  means that the CPU will be executing "SJMP \$" instructions.


#### 14) 80515/80535



\* TWHLH is WR or RD to ALE high. (Refer to AC Characteristics, page 202, Seimens Microcomputer Components, SAB 80515/80535 Single-Chip Microcontroller User's Manual, 7/85).

Note:  $\underline{\text{Emulation}}$  will stop at the end of the current instruction, where  $\underline{\text{STOP}}$  means that the CPU will be executing "SJMP \$" instructions.

#### 15) Z8 & ZS8



Note:  $\underline{\text{Emulation}}$  will stop at the end of the current instruction, where  $\underline{\text{STOP}}$  means that the CPU will be executing "JR \$" instructions.